

S1C31 Manual errata

ITEM: Limitation of changing RDWAIT settings			
Object manuals	Document codes	Items	Pages
S1C31W65 Technical Manual	414063300	4.8 Control Register	4-10
S1C31W73 Technical Manual	414076300	4.9 Control Register	4-11
S1C31W74 Technical Manual	413374500	4.9 Control Register	4-10
S1C31D01 Technical Manual	413520400	4.8 Control Register	4-12
S1C31D50/D51 Technical Manual	413699403	4.8 Control Register	4-10
<p>(Error) Control Register FLASHC Flash Read Cycle Register Bits 1-0 RDWAIT[1:0] These bits set the number of bus access cycles for reading from the Flash memory. Note: Be sure to set the FLASHCWAIT.RDWAIT[1:0] bits before the system clock is configured.</p>			
<p>(Correct) Control Register FLASHC Flash Read Cycle Register Bits 1-0 RDWAIT[1:0] These bits set the number of bus access cycles for reading from the Flash memory. Note: •Be sure to set the FLASHCWAIT.RDWAIT[1:0] bits before the system clock is configured. •<u>When changing the setting of the FLASHCWAIT.RDWAIT [1: 0] bits from 0x2 to 0x1,</u> <u>insert two NOP instructions immediately after that.</u></p> <p><u>(Example of program)</u> <u>FLASHC->WAIT_b.RDWAIT = 1;</u> <u>asm("NOP");</u> <u>asm("NOP");</u> <u>CLG->OSC_b.IOSCCEN = 0;</u></p>			

S1C31 Manual errata

ITEM: Corrective operation when a value out of the effective range is set			
Object manuals	Document codes	Items	Pages
S1C31W65 Technical Manual	414063300	10.4.2 Real-Time Clock Counter Operations	10-4
S1C31W73 Technical Manual	414076300	10.4.2 Real-Time Clock Counter Operations	10-4
S1C31W74 Technical Manual	413374500	10.4.2 Real-Time Clock Counter Operations	10-4
S1C31D01 Technical Manual	413520400	10.4.2 Real-Time Clock Counter Operations	10-4
S1C31D50/D51 Technical Manual	413699403	10.4.2 Real-Time Clock Counter Operations	10-4
<p>(Error)</p> <p>Corrective operation when a value out of the effective range is set</p> <p>When a value out of the effective range is set to the year, day of the week, or hour (in 24H mode) counter, the counter will be cleared to 0 at the next count-up timing. When a such value is set to the month, day, or hour (in 12H mode) counter, the counter will be set to 1 at the next count-up timing.</p>			
<p>(Correct)</p> <p>Corrective operation when a value out of the effective range is set</p> <p>When a value out of the effective range is set to the year, day of the week, or hour (in 24H mode) counter, the counter will be cleared to 0 at the next count-up timing <u>of the counter</u>. When a such value is set to the month, day, or hour (in 12H mode) counter, the counter will be set to 1 at the next count-up timing <u>of the counter</u>.</p> <p>Note: <u>RTCMON.RTCMOH bits=0 & RTCMON.RTCMOL[3:0] bits=0x0 are prohibited.</u></p>			

S1C31 Manual errata

ITEM: Real-Time Clock (RTCA) Theoretical Regulation Function			
Object manuals	Document codes	Items	Pages
S1C31W74 Technical Manual	413374500	10.3.2 Theoretical Regulation Function	10-2
S1C31D01 Technical Manual	413520400	10.3.2 Theoretical Regulation Function	10-2
<p>(Error)</p> <p>10.3.2 Theoretical Regulation Function</p> <p>The time-of-day clock loses accuracy if the OSC1 frequency f_{OSC1} has a frequency tolerance from 32.768 kHz. To correct this error without changing any external part, RTCA provides a theoretical regulation function. Follow the procedure below to perform theoretical regulation.</p> <ol style="list-style-type: none"> 1. Measure the frequency tolerance “m [ppm]” of f_{OSC1}. 2. Determine the theoretical regulation execution cycle time “n seconds.” 3. Determine the value to be written to the RTCCTL.RTCTRM[6:0] bits from the results in Steps 1 and 2. 4. Write the value determined in Step 3 to the RTCCTL.RTCTRM[6:0] bits periodically in n-second cycles using an RTCA alarm or second interrupt. 5. Monitor the RTC1S signal to check that every n-second cycle has no error included. <p>The correction value for theoretical regulation can be specified within the range from -64 to +63 and it should be written to the RTCCTL.RTCTRM[6:0] bits as a two’s-complement number. Use Eq. 9.1 to calculate the correction value.</p> <p>n: Theoretical regulation execution cycle time [second] (time interval to write the correct value to the RTCCTL.RTCTRM[6:0] bits periodically via software)</p> <p>m: OSC1 frequency tolerance [ppm]</p>			
<p>(Correct)</p> <p>10.3.2 Theoretical Regulation Function</p> <p>The time-of-day clock loses accuracy if the OSC1 frequency f_{OSC1} has a frequency tolerance from 32.768 kHz. To correct this error without changing any external part, RTCA provides a theoretical regulation function. Follow the procedure below to perform theoretical regulation.</p> <ol style="list-style-type: none"> 1. Determine the correction value of frequency tolerance “m [ppm] = - $\frac{(f_{OSC1}-32768[Hz])}{32768[Hz]} \times 10^6$” by measuring the f_{OSC1}. 2. Determine the theoretical regulation execution cycle time “n seconds.” 3. Determine the value to be written to the RTCCTL.RTCTRM[6:0] bits from the results in Steps 1 and 2. 4. Write the value determined in Step 3 to the RTCCTL.RTCTRM[6:0] bits periodically in n-second cycles using an RTCA alarm or second interrupt. 5. Monitor the RTC1S signal to check that every n-second cycle has no error included. 			

The correction value for theoretical regulation can be specified within the range from -64 to +63 and it should be written to the RTCCTL.RTCTRM[6:0] bits as a two's-complement number. Use Eq. 9.1 to calculate the correction value.

n: Theoretical regulation execution cycle time [second] (time interval to write the correct value to the RTCCTL.RTCTRM[6:0] bits periodically via software)

m: OSC1's correction value of frequency tolerance [ppm]

S1C31 Manual errata

ITEM: Flash Memory Pin																													
Object manuals	Document codes	Items	Pages																										
S1C31D01 Technical Manual	413520400	1.3.3 Pin Descriptions 4.3.1 Flash Memory Pin 25 Basic External Connection Diagram	1-9 4-2 25-1																										
<p>(Error)</p> <p>1.3.3 Pin Descriptions</p> <p style="text-align: center;">Table 1.3.3.1 Pin Description</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 20px;"> <thead> <tr> <th style="width: 10%;">P16</th> <th style="width: 10%;">P16</th> <th style="width: 10%;">I/O</th> <th style="width: 10%;">Hi-Z</th> <th style="width: 10%;">-</th> <th style="width: 50%;">I/O port</th> </tr> </thead> <tbody> <tr> <td></td> <td>EXCL11</td> <td>I</td> <td></td> <td></td> <td>16-bit PWM timer Ch.1 event counter input 1</td> </tr> <tr> <td></td> <td>UPMUX</td> <td>I/O</td> <td></td> <td></td> <td>User-selected I/O (universal port multiplexer)</td> </tr> </tbody> </table> <p>4.3.1 Flash Memory Pin</p> <p style="text-align: center;">Table 4.3.1.1 Flash Memory Pin</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 20px;"> <thead> <tr> <th style="width: 20%;">Pin name</th> <th style="width: 10%;">I/O</th> <th style="width: 10%;">Initial status</th> <th style="width: 60%;">Function</th> </tr> </thead> <tbody> <tr> <td>VPP</td> <td>P</td> <td>-</td> <td>Flash programming power supply</td> </tr> </tbody> </table> <p>For the VPP voltage, refer to “Recommended Operating Conditions, Flash programming voltage VPP” in the “Electrical Characteristics” chapter.</p> <p>Note: Always leave the VPP pin open except when programming the Flash memory.</p> <p>25 Basic External Connection Diagram</p> <div style="text-align: center; margin: 20px 0;"> </div>				P16	P16	I/O	Hi-Z	-	I/O port		EXCL11	I			16-bit PWM timer Ch.1 event counter input 1		UPMUX	I/O			User-selected I/O (universal port multiplexer)	Pin name	I/O	Initial status	Function	VPP	P	-	Flash programming power supply
P16	P16	I/O	Hi-Z	-	I/O port																								
	EXCL11	I			16-bit PWM timer Ch.1 event counter input 1																								
	UPMUX	I/O			User-selected I/O (universal port multiplexer)																								
Pin name	I/O	Initial status	Function																										
VPP	P	-	Flash programming power supply																										
<p>(Correct)</p> <p>1.3.3 Pin Descriptions</p> <p style="text-align: center;">Table 1.3.3.1 Pin Description</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">P16</th> <th style="width: 10%;">P16 (ENVPP)</th> <th style="width: 10%;">I/O</th> <th style="width: 10%;">Hi-Z</th> <th style="width: 10%;">-</th> <th style="width: 50%;">I/O port (Flash programming control signal output)</th> </tr> </thead> <tbody> <tr> <td></td> <td>EXCL11</td> <td>I</td> <td></td> <td></td> <td>16-bit PWM timer Ch.1 event counter input 1</td> </tr> <tr> <td></td> <td>UPMUX</td> <td>I/O</td> <td></td> <td></td> <td>User-selected I/O (universal port multiplexer)</td> </tr> </tbody> </table>				P16	P16 (ENVPP)	I/O	Hi-Z	-	I/O port (Flash programming control signal output)		EXCL11	I			16-bit PWM timer Ch.1 event counter input 1		UPMUX	I/O			User-selected I/O (universal port multiplexer)								
P16	P16 (ENVPP)	I/O	Hi-Z	-	I/O port (Flash programming control signal output)																								
	EXCL11	I			16-bit PWM timer Ch.1 event counter input 1																								
	UPMUX	I/O			User-selected I/O (universal port multiplexer)																								

4.3.1 Flash Memory Pin

Table 4.3.1.1 Flash Memory Pin

Pin name	I/O	Initial status	Function
V _{PP}	P	-	Flash programming power supply
(ENV _{PP})	O or Hi-Z	-	Flash programming control signal output


For the V_{PP} voltage, refer to “Recommended Operating Conditions, Flash programming voltage V_{PP}” in the “Electrical Characteristics” chapter.

Note: Always leave the V_{PP} pin open except when programming the Flash memory.

The ENV_{PP} pin outputs a control signal to the Bridge Board(S5U1C31001L) in flash programming.

Consider the influence of this signal on external circuit although it can be used as a normal pin.

25 Basic External Connection Diagram



S1C31 Manual Errata

ITEM Flash Programming																	
Object manual	Document code	item	Page														
S1C31D01 Technical Manual	413520400	4.3.3 Flash Programming	4-3														
		24.2 Recommended Operating Conditions	24-1														
		Appendix C Mounting Precautions	AP-C-1														
<p>(Error)</p> <p>4.3.3 Flash Programming</p> <p>The Flash memory supports on-board programming, so it can be programmed using a flash loader.</p> <p>The VPP voltage can be supplied from either an external power supply or the internal voltage booster.</p> <p>Choose the flash loader according to the VPP power supply to be used.</p> <p>Notes: · When the VPP voltage is supplied externally, 2.4 V or more VDD voltage is required.</p> <p style="padding-left: 20px;">· When the VPP voltage is generated internally, 2.7 V or more VDD voltage is required.</p> <p>24.2 Recommended Operating Conditions</p> <table border="1" style="width: 100%; border-collapse: collapse; margin: 10px 0;"> <thead> <tr> <th style="width: 30%;">Item</th> <th style="width: 10%;">Symbol</th> <th style="width: 30%;">Condition</th> <th style="width: 5%;">Min.</th> <th style="width: 5%;">Typ.</th> <th style="width: 5%;">Max.</th> <th style="width: 5%;">Unit</th> </tr> </thead> <tbody> <tr> <td>Capacitor between VSS and VPP</td> <td>CVPP</td> <td>*5</td> <td style="text-align: center;">-</td> <td style="text-align: center;">0.1</td> <td style="text-align: center;">-</td> <td style="text-align: center;">μF</td> </tr> </tbody> </table> <p>*5 CVPP should be connected only when the VPP voltage is not stable.</p> <p>Appendix C Mounting Precautions</p> <p>VPP pin</p> <p>If fluctuations in the Flash programming voltage VPP is large, connect a capacitor CVPP between the VSS and VPP pins to suppress fluctuations within VPP ± 1 V. The CVPP should be placed as close to the VPP pin as possible and use a sufficiently thick wiring pattern that allows current of several tens of mA to flow.</p>				Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Capacitor between VSS and VPP	CVPP	*5	-	0.1	-	μF
Item	Symbol	Condition	Min.	Typ.	Max.	Unit											
Capacitor between VSS and VPP	CVPP	*5	-	0.1	-	μF											
<p>(Correct)</p> <p>4.3.3 Flash Programming</p> <p>The Flash memory supports on-board programming, so it can be programmed using a flash loader.</p> <p>The VPP voltage can be supplied from either an external power supply or the internal voltage booster.</p> <p><u>The VPP voltage can also be generated by the internal power supply for generating the Flash programming voltage. Be sure to connect a capacitor CVPP between the VSS and VPP pins for stabilizing the voltage when the VPP voltage is supplied externally or for generating the voltage when the internal power supply</u></p>																	

is used.

The VPP pin must be left open except when programming the Flash memory. However, it is not necessary to disconnect the wire when using "Bridge Board (S5U1C31001L)" to supply the VPP voltage, as Bridge Board controls the power supply so that it will be supplied during Flash programming only.

- Notes:
- When the VPP voltage is supplied externally, 2.4 V or more VDD voltage is required.
 - When the VPP voltage is generated internally, 2.7 V or more VDD voltage is required
 - Be sure to avoid using the VPP pin output for driving external circuits when the VPP voltage is generated internally.

24.2 Recommended Operating Conditions

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Capacitor between VSS and VPP	CVPP	*5	-	0.1	-	μF

~~*5 CVPP should be connected only when the VPP voltage is not stable.~~

Appendix C Mounting Precautions

VPP pin

~~If fluctuations in the Flash programming voltage VPP is large,~~ Connect a capacitor CVPP between the VSS and VPP pins to suppress fluctuations within $V_{PP} \pm 1$ V. The CVPP should be placed as close to the VPP pin as possible and use a sufficiently thick wiring pattern that allows current of several tens of mA to flow.