S1C17 Family Technical Manual Errata

ITEM LCD drive voltage			
Object manual	Document	Object item	Page
	code		
S1C17701Technical Manual	411089905	26.4 Analog Circuit Characteristics	26-3
S1C17702Technical Manual	411581702	27.4 Analog Circuit Characteristics	27-3
S1C17704Technical Manual	411511903	26.4 Analog Circuit Characteristics	26-3
S1C17705/703Technical	411706602	25.9 LCD Driver Characteristics	25-10
Manual			
S1C17706Technical Manual	412026401	27.9 LCD Driver Characteristics	27-7

(Error)

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = 25°C, C1-C11 = 0.1µF, Checker pattern displayed, No panel load

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	
LCD drive voltage	Vc1	Connect 1MΩ load resistor between V	0.18Vc5		0.22Vc5	V	
	Vc2	Connect 1MΩ load resistor between V	0.39Vc5		0.43Vc5	V	
	Vсз	Connect 1MΩ load resistor between V	0.59Vc5		0.63Vc5	V	
	VC4	Connect 1MΩ load resistor between V	0.79Vc5		0.83Vc5	V	
	Vc5	Connect 1MΩ load resistor LC[3:0] = 0x0			4.20		V
		between Vss and Vcs	LC[3:0] = 0x1		4.30		V
1			1 C[3·0] = 0v3	1	4.40		M

(Correct)

Unless otherwise specified: VDD = 1.8 to 3.6V, VSS = 0V, Ta = 25°C, C1-C11 = 0.1µF, Checker pattern displayed, No panel load

Item	Symbol	Conditio	Min.	Тур.	Max.	Unit	
LCD drive voltage	Vc1	Connect 1MΩ load resistor betw	0.18Vc5		0.22Vc5	V	
	Vc2	Connect $1M\Omega$ load resistor betw	Connect 1MΩ load resistor between Vss and Vc2			0.43Vc5	V
	Vсз	Connect 1MΩ load resistor betw	0.5Vc5 a	nd Vc1	0.63Vc5	V	
	VC4	Connect $1M\Omega$ load resistor betw	Connect 1M Ω load resistor between Vss and Vc4			0.83Vc5	V
	Vc5	Connect 1MΩ load resistor	LC[3:0] = 0x0		4.20		V
		between Vss and Vcs	LC[3:0] = 0x1		4.30]	V
	I		1 C[3+0] = 0v3	7	4.40	1	V

S1C17 Family Technical Manual Errata

ITEM I2C Slave Input/Output Pins						
Object manual	Document code	Object item	Page			
S1C17601 Technical Manual	411805701	21.2 I2C Slave Input/Output Pins	21-2			
S1C17611 Technical Manual	411882301	21.2 I2C Slave Input/Output Pins	21-2			
S1C17706 Technical Manual	412026401	18.2 I2CS Input/Output Pins	18-1			
S1C17002 Technical Manual	411554402	V.3.2 I2C Slave I/O Pins	V-3-2			
S1C17003 Technical Manual	411635102	21.2 I2C Slave Input/Output Pins	21-2			
S1C17803 Technical Manual	411820401	21.2 I2CS Input/Output Pins	21-2			

(Addition)

Note: The pins go to high impedance status when the port function is switched. The SCL and SDA pins do not output a high level, so these lines should be pulled up to VDDwith an external pull-up resistor. Be sure to avoid pulling these pins up to a voltage that exceeds the VDD level.



ITEM I2C Master Input/Output Pins					
Object manual	Document code	Object item	Page		
S1C17601 Technical Manual	411805701	20.2 I2C Master Input/Output Pins	20-2		
S1C17611 Technical Manual	411882301	20.2 I2C Master Input/Output Pins	20-2		
S1C17701 Technical Manual	411089904	20.2 I2C I/O Pins	20-2		
S1C17704 Technical Manual	411511903	20.2 I2C I/O Pins	20-2		
S1C17706 Technical Manual	412026401	17.2 I2CM Input/Output Pins	17-1		
S1C17001 Technical Manual	411412301	20.2 I2C Input/Output Pins	252		
S1C17002 Technical Manual	411554402	V.2.2 I2C Master I/O Pins	V-2-2		
S1C17003 Technical Manual	411635102	20.2 I2C Master Input/Output Pins	20-2		
S1C17501 Technical Manual	411525602	VI.2.2 I2C I/O Pins	VI-2-2		
S1C17801 Technical Manual	411390802	VI.2.2 I2C I/O Pins	VI-2-2		
S1C17803 Technical Manual	411820401	20.2 I2CM Input/Output Pins	20-2		

S1C17 Family Technical Manual Errata

(Addition)

Note: The pins go to high impedance status when the port function is switched.

The SCL and SDA pins do not output a high level, so these lines should be pulled up to VDD

with an external pull-up resistor. Be sure to avoid pulling these pins up to a voltage that exceeds the VDD level.



ITEM 24.5 Intermittent Oper	ration				
Object manual	Docum	nent code	Object Item	Page	
S1C17706	412020	6401	24.5 Intermittent Operation	24-3	
			SVD Comparison Voltage Register	24-6	
Page 10-17 S1C17706 Technical Manual					
(Error)					
24.5 Intermittent Operation					
Table 24.5.2 Selection of Detection Result Judgment Times in Intermittent Operation Mode					
5	SVDSC[1:0]	Detectio	n result Judgment		
	0x3	Continuo	us 4 times detection		
	0x2	Continuo	us 3 times detection		
	0x1	Continuo	us 2 times detection		
	0x0	Continuo	us 1 times detection		
			(Default:0x0)		
Control Register Details					
D[5:4] SVDSC:SVD Samplin	ng Result Cou	ınt Bits			
Sets a number of times of	the continuo	ous logical	1 state in the detection result that	causes the	
SVDIF/SVD_IFG register to b	e set to 1 wł	nen the int	ermittent operation mode.		
Table 24.7.4 Selection c	of Detection	Result Jud	gment Times in Intermittent Operatio	n Mode	
2	SVDSC[1:0]	Detection	n result Judgment		
_	0x3	Continuo	us 4 times detection		
_	0x2	Continuo	us 3 times detection		
_	0x1	Continuo	us 2 times detection		
	0x0	Continuo	us 1 times detection		
			(Default:0x0)		
(Correct)					
24.5 Intermittent Operation					
Table 24.5.2 Selection of Detection Result Judgment Times in Intermittent Operation Mode					
	SVDSC[1:0]	Detection	n result Judgment		
	0x3	Continuo	us 8 times detection		
	0x2	Continuo	us 4 times detection		
	0x1	Continuo	us 2 times detection		

	0x0	Continuous 1 times detection					
(Default:0x0)							
Control Register Details							
D[5:4] SVDSC:SVD Samp	ling Result Cou	unt Bits					
Sets a number of times o	of the continuo	ous logical 1 state in the detec	tion result that causes the				
SVDIF/SVD_IFG register to	be set to 1 wł	nen the intermittent operation m	ode.				
Table 24.7.4 Selectior	of Detection	Result Judgment Times in Intern	nittent Operation Mode				
	SVDSC[1:0]	Detection result Judgment					
	0x3	Continuous 8 times detection					
	0x2	Continuous 4 times detection					
	0x1 Continuous 2 times detection						
	0x0 Continuous 1 times detection						
(Default:0x0)							

ITEM SEG Terminal Control Reg	ster			
Object manual	Document code	e Object Item		Page
S1C17706	4120226401	SEG Terminal	Control Register	21-25
		(LCD_SEGC)		
Page 21-25 S1C17706 Techr	nical Manual			
(Error)				
SEG Terminal Control Register (LO	CD_SEGC)			
Setting	<u>г</u>		1	
	NCLINE[4:0]	Reverse line		
	0xf	31 lines		
	:	:		
	0x1	1line		
	0x0	Normal		
D[4:0] SEG n Line[4:0] Reverse [Drive Selection E	Bits		
Enables the n-line AC reve	rse drive and se	ts the reverse lin	es	
	表 21.9,8 Selec	ting Reverse Line	S	
	NLINE[4:0]	Reverse lines		
	0xF	31line		
	:	:		
	0x1	1line		
	0x0	Normal		
(Correct)				
SEG Terminal Control Register (L	CD_SEGC)			
Setting			_	
	NCLINE[4:0]	Reverse line <mark>s</mark>		
	0x1f	31 lines		
	:	:		
	0x1	1line		
	0x0	Normal		
D[4:0] SEG n Line[4:0] Reverse [Drive Selection E	Bits		

Enables the n-line AC reve	erse drive and	sets the reverse l	nes			
	表 21.9,8 Selecting Reverse Lines					
	NLINE[4:0]	Reverse lines				
	0x <mark>1</mark> F	31 lines				
	:	:				
	0x1	1line				
	0x0	Normal				

ITEM						
Object manual	Document code	Object Item	Page			
S1C17706	412026401 21.5.4 COM Outputs Partial Drive		21-11			
Page 21-11 S1C17706 Technical Manual						
(Error)						
If the COM*DEN/LCD_COMC	0-3 register is se	et to 1, any COM output can be ou	Itput as the			
OFF waveforms (trun-off wave	forms) regardles	s of the display data RAM. This c	an limit the			
number of required display positions and reduce power consumption.						
(Correct)						
If the COM*DEN/LCD_COMC0-3 register is set to 0 , any COM output can be output as the						
OFF waveforms (trun-off waveforms) regardless of the display data RAM. This can limit the						

number of required display positions and reduce power consumption.

ITEM About the CBUFEN register of T16A/T16A2						
Object manual	Document code	Object Item	Page			
S1C17624/604/622/602/621	411914902	13.8 Control Register Details	13-14			
Technical Manual			13-15			
S1C17705/703 Technical Manual	411706602	10.8 Control Register Details	10-19			
S1C17706 Technical Manual	412026401	10.8 Control Register Details	10-17			
S1C17711 Technical Manual	411905602	10.8 Control Register Details	10-14			
S1C17554/564 Technical Manual	411914402	11.8 Control Register Details	11-14			
S1C17651 Technical Manual	412120600	12.8 Control Register Details	12-13			
Page 13-14 13-15 S1C624/604/622	2/602/621 Technical	Manual				
Page 10-17 S1C17706 Tech	nical Manual					
Page 12-13 S1C17651 Tech	nical Manual					
(Error)						
D3 CBUFEN: Compare Buffer E	nable Bit					
Enables or disables writing to	the compare buffer					
1 (R/W): Enabled						
0 (R/W): Disabled (default)						
Setting CBUFEN to 1 enables	the compare buffer	r. The compare A and B signals will be	generated by			
comparing the counter values	with the compare A	and B buffer values instead of the com	pare A and B			
register values. The compare	A and B register va	lues written via software are loaded to t	he compare			
A and B buffers when the cor	npare B signal is ge	nerated.				
Setting CBUFEN to 0 disable	s the compare buffe	r. The compare A and B signals will be	generated by			
comparing the counter values	with the compare A	and B register values.				
Note: Make sure the counter is hal	ed (PRUN = 0) befo	pre setting CBUFEN.				
(Correct)						
D3 CBUFEN: Compare Buffer E	D3 CBUFEN: Compare Buffer Enable Bit					
Enables or disables writing to the compare buffer.						
1 (R/W): Enabled						
0 (R/W): Disabled (default)						
Setting CBUFEN to 1 enables the compare buffer. The compare A and B signals will be generated by						
comparing the counter values	with the compare A	and B buffer values instead of the com	pare A and B			
register values. The compare	register values. The compare A and B register values written via software are loaded to the compare					

