# S1C17 Family Technical Manual Errata

<table>
<thead>
<tr>
<th>ITEM</th>
<th>LCD drive voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Document code</td>
<td>Object item Page</td>
</tr>
<tr>
<td>S1C17701Technical Manual</td>
<td>411089905 26.4 Analog Circuit Characteristics 26-3</td>
</tr>
<tr>
<td>S1C17702Technical Manual</td>
<td>411581702 27.4 Analog Circuit Characteristics 27-3</td>
</tr>
<tr>
<td>S1C17704Technical Manual</td>
<td>411511903 26.4 Analog Circuit Characteristics 26-3</td>
</tr>
<tr>
<td>S1C17705/703Technical Manual</td>
<td>411706602 25.9 LCD Driver Characteristics 25-10</td>
</tr>
<tr>
<td>S1C17706Technical Manual</td>
<td>412026401 27.9 LCD Driver Characteristics 27-7</td>
</tr>
</tbody>
</table>

---

**Error**

Unless otherwise specified: $V_{DD} = 1.8$ to 3.6V, $V_{SS} = 0$V, $T_a = 25^\circ$C, $C_{I-C_{11}} = 0.1$µF. Checker pattern displayed, No panel load.

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Condition</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>LCD drive voltage</td>
<td>$V_{CI}$</td>
<td>Connect 1MΩ load resistor between $V_{SS}$ and $V_{CI}$</td>
<td>0.18$V_{CC}$</td>
<td>0.22$V_{CC}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_{CD}$</td>
<td>Connect 1MΩ load resistor between $V_{SS}$ and $V_{CD}$</td>
<td>0.90$V_{CC}$</td>
<td>0.43$V_{CC}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_{CO}$</td>
<td>Connect 1MΩ load resistor between $V_{SS}$ and $V_{CO}$</td>
<td>0.59$V_{CC}$</td>
<td>0.63$V_{CC}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_{CM}$</td>
<td>Connect 1MΩ load resistor between $V_{SS}$ and $V_{CM}$</td>
<td>0.70$V_{CC}$</td>
<td>0.63$V_{CC}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_{CS}$</td>
<td>Connect 1MΩ load resistor between $V_{SS}$ and $V_{CS}$</td>
<td>$L[2:0] = 0x0$</td>
<td>4.20</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>$L[2:0] = 0x1$</td>
<td>4.20</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

---

**Correct**

Unless otherwise specified: $V_{DD} = 1.8$ to 3.6V, $V_{SS} = 0$V, $T_a = 25^\circ$C, $C_{I-C_{11}} = 0.1$µF. Checker pattern displayed, No panel load.

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Condition</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>LCD drive voltage</td>
<td>$V_{CI}$</td>
<td>Connect 1MΩ load resistor between $V_{SS}$ and $V_{CI}$</td>
<td>0.18$V_{CC}$</td>
<td>0.22$V_{CC}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_{CD}$</td>
<td>Connect 1MΩ load resistor between $V_{SS}$ and $V_{CD}$</td>
<td>0.90$V_{CC}$</td>
<td>0.43$V_{CC}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_{CO}$</td>
<td>Connect 1MΩ load resistor between $V_{SS}$ and $V_{CO}$</td>
<td>0.59$V_{CC}$</td>
<td>0.63$V_{CC}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_{CM}$</td>
<td>Connect 1MΩ load resistor between $V_{SS}$ and $V_{CM}$</td>
<td>0.70$V_{CC}$</td>
<td>0.63$V_{CC}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_{CS}$</td>
<td>Connect 1MΩ load resistor between $V_{SS}$ and $V_{CS}$</td>
<td>$L[2:0] = 0x0$</td>
<td>4.20</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>$L[2:0] = 0x1$</td>
<td>4.20</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>
S1C17 Series Technical Manual Errata

**ITEM About the CBUFEN register of T16A/T16A2**

<table>
<thead>
<tr>
<th>Object manual</th>
<th>Document code</th>
<th>Object Item</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1C17624/604/622/602/621 Technical Manual</td>
<td>411914902</td>
<td>13.8 Control Register Details</td>
<td>13-14</td>
</tr>
<tr>
<td>S1C17705/703 Technical Manual</td>
<td>411706602</td>
<td>10.8 Control Register Details</td>
<td>10-19</td>
</tr>
<tr>
<td>S1C17706 Technical Manual</td>
<td>412026401</td>
<td>10.8 Control Register Details</td>
<td>10-17</td>
</tr>
<tr>
<td>S1C17711 Technical Manual</td>
<td>411905602</td>
<td>10.8 Control Register Details</td>
<td>10-14</td>
</tr>
<tr>
<td>S1C17554/564 Technical Manual</td>
<td>411914402</td>
<td>11.8 Control Register Details</td>
<td>11-14</td>
</tr>
<tr>
<td>S1C17651 Technical Manual</td>
<td>412120600</td>
<td>12.8 Control Register Details</td>
<td>12-13</td>
</tr>
</tbody>
</table>

**Page 13-14 13-15** S1C624/604/622/602/621 Technical Manual

**Page 10-17** S1C17706 Technical Manual

**Page 12-13** S1C17651 Technical Manual

(Error)

D3  **CBUFEN: Compare Buffer Enable Bit**

Enables or disables writing to the compare buffer.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting CBUFEN to 1 enables the compare buffer. The compare A and B signals will be generated by comparing the counter values with the compare A and B buffer values instead of the compare A and B register values. The compare A and B register values written via software are loaded to the compare A and B buffers when the compare B signal is generated.

Setting CBUFEN to 0 disables the compare buffer. The compare A and B signals will be generated by comparing the counter values with the compare A and B register values.

**Note:** Make sure the counter is halted (PRUN = 0) before setting CBUFEN.

(Correct)

D3  **CBUFEN: Compare Buffer Enable Bit**

Enables or disables writing to the compare buffer.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting CBUFEN to 1 enables the compare buffer. The compare A and B signals will be generated by comparing the counter values with the compare A and B buffer values instead of the compare A and B register values. The compare A and B register values written via software are loaded to the compare buffer.
A and B buffers when the compare B signal is generated.

Setting CBUFEN to 0 disables the compare buffer. The compare A and B signals will be generated by comparing the counter values with the compare A and B register values.

**Note:** Make sure the counter is halted (CLKEN = 0) before setting CBUFEN.

---

**D3  CBUFEN:** Compare Buffer Enable Bit

Enables or disables writing to the compare buffer.

1 (R/W): Enabled

0 (R/W): Disabled (default)

When CBUFEN is set to 1, compare data is written via the compare data buffer. The buffer contents are loaded into the compare A and compare B registers when the compare B signal is generated.

When CBUFEN is set to 0, compare data is written directly to the compare A and compare B registers.

**Note:** Make sure the counter is halted (PRUN = 0) before setting CBUFEN.

---

**(Correct)**

**D3  CBUFEN:** Compare Buffer Enable Bit

Enables or disables writing to the compare buffer.

1 (R/W): Enabled

0 (R/W): Disabled (default)

When CBUFEN is set to 1, compare data is written via the compare data buffer. The buffer contents are loaded into the compare A and compare B registers when the compare B signal is generated.

When CBUFEN is set to 0, compare data is written directly to the compare A and compare B registers.

**Note:** Make sure the counter is halted (CLKEN = 0) before setting CBUFEN.
ITEM Transmission buffer empty interrupt at SPI slave mode

<table>
<thead>
<tr>
<th>Object manual</th>
<th>Document code</th>
<th>Object Item</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1C17003 Technical Manual</td>
<td>411635102</td>
<td>19.6 SPI Interrupts</td>
<td>19-8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>19.7 Control Register Details</td>
<td>19-13</td>
</tr>
<tr>
<td></td>
<td></td>
<td>19.8 Precautions</td>
<td>19-15</td>
</tr>
<tr>
<td>S1C17705/703 Technical Manual</td>
<td>411706602</td>
<td>19.6 SPI Interrupts</td>
<td>15-5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>19.7 Control Register Details</td>
<td>15-8</td>
</tr>
</tbody>
</table>

**Transmit buffer empty interrupt**

To use this interrupt, set SPTIE (D4/SPI_CTL register) to 1. If SPTIE is set to 0 (default), interrupt requests for this factor will not be sent to the ITC.

* SPTIE: Transmit Data Buffer Empty Interrupt Enable Bit in the SPI Control (SPI_CTL) Register (D4/0x4326)

When transmission data written to the transmit data buffer is transferred to the shift register, the SPI module sets the SPTBE bit (D0/SPI_ST register) to 1, indicating that the transmit data buffer is empty. If transmit buffer empty interrupts are permitted (SPTIE = 1), an interrupt request pulse is sent simultaneously to the ITC.

* SPTBE: Transmit Data Buffer Empty Flag in the SPI Status (SPI_ST) Register (D0/0x4320)

An interrupt occurs if other interrupt conditions are met.

You can inspect the SPTBE flag in the SPI interrupt processing routine to determine whether the SPI interrupt is attributable to a transmit buffer empty. If SPTBE is 1, the next transmission data can be written to the transmit data buffer by the interrupt processing routine.

**Correct**

Transmit buffer empty interrupt

To use this interrupt, set SPTIE (D4/SPI_CTL register) to 1. If SPTIE is set to 0 (default), interrupt requests for this factor will not be sent to the ITC.

* SPTIE: Transmit Data Buffer Empty Interrupt Enable Bit in the SPI Control (SPI_CTL) Register (D4/0x4326)

When transmission data written to the transmit data buffer is transferred to the shift register, the SPI module sets the SPTBE bit (D0/SPI_ST register) to 1, indicating that the transmit data buffer is empty. If transmit buffer empty interrupts are permitted (SPTIE = 1), an interrupt request pulse is sent simultaneously to the ITC. 

The transmission buffer empty interrupt is a common feature in SPI slave mode, allowing the processor to recognize when the transmission buffer is empty, enabling the processing of the next data transfer.
simultaneously to the ITC.

* **SPTBE**: Transmit Data Buffer Empty Flag in the SPI Status (SPI_ST) Register (D0/0x4320)

An interrupt occurs if other interrupt conditions are met.

You can inspect the SPTBE flag in the SPI interrupt processing routine to determine whether the SPI interrupt is attributable to a transmit buffer empty. If SPTBE is 1, the next transmission data can be written to the transmit data buffer by the interrupt processing routine.

Note: the transmit buffer empty interrupt can only be used in master mode.

Page 19-13 S1C17003 Technical Manual

(Error)

**D4 SPTIE**: Transmit Data Buffer Empty Interrupt Enable Bit

Permits or prohibits transmit data buffer empty SPI interrupts.

1 (R/W): Permitted

0 (R/W): Prohibited (default)

Setting SPTIE to 1 permits the output of SPI interrupt requests to the ITC due to a transmit data buffer empty. These interrupt requests are generated when the data written to the transmit data buffer is transferred to the shift register (when transmission starts). SPI interrupts are not generated by transmit data buffer empty if SPTIE is set to 0.

(Correct)

**D4 SPTIE**: Transmit Data Buffer Empty Interrupt Enable Bit

Permits or prohibits transmit data buffer empty SPI interrupts.

1 (R/W): Permitted

0 (R/W): Prohibited (default)

Setting SPTIE to 1 permits the output of SPI interrupt requests to the ITC due to a transmit data buffer empty. These interrupt requests are generated when the data written to the transmit data buffer is transferred to the shift register (when transmission starts). SPI interrupts are not generated by transmit data buffer empty if SPTIE is set to 0.

Note: the transmit buffer empty interrupt can only be used in master mode.

Page 19-15 S1C17003 Technical Manual

(Error)

- Do not access the SPI_CTL register (0x4326) while the SPBY flag (D2/SPI_ST register) is set to 1, or the SPRBF flag (D1/SPI_ST register) is set to 1 (while sending or receiving data).

  * **SPBSY**: Transfer Busy Flag in the SPI Status (SPI_ST) Register (D2/0x4320)
  * **SPRF**: Receive Data Buffer Full Flag in the SPI Status (SPI_ST) Register (D1/0x4320)

- Do not gain write access to read registers (the SPI_ST and SPI_RXD registers) while sending/receiving data via SPI.
(Correct)

Do not access the SPI_CTL register (0x4326) while the SPBY flag (D2/SPI_ST register) is set to 1, or the SPRBF flag (D1/SPI_ST register) is set to 1 (while sending or receiving data).

* **SPBSY**: Transfer Busy Flag in the SPI Status (SPI_ST) Register (D2/0x4320)
* **SPRBF**: Receive Data Buffer Full Flag in the SPI Status (SPI_ST) Register (D1/0x4320)

Do not gain write access to read registers (the SPI_ST and SPI_RXD registers) while sending/receiving data via SPI.

*The transmit buffer empty interrupt can only be used in master mode.*

---

(Error)

**Transmit buffer empty interrupt**

To use this interrupt, set SPTIE/SPI_CTLx register to 1. If SPTIE is set to 0 (default), interrupt requests for this factor will not be sent to the ITC.

When transmission data written to the transmit data buffer is transferred to the shift register, the SPI module sets the SPTBE/SPI_STx register to 1, indicating that the transmit data buffer is empty. If transmit buffer empty interrupts are permitted (SPTIE = 1), an interrupt request pulse is sent simultaneously to the ITC.

An interrupt occurs if other interrupt conditions are met. You can inspect the SPTBE flag in the SPI interrupt handler routine to determine whether the SPI interrupt is attributable to a transmit buffer empty. If SPTBE is 1, the next transmit data can be written to the transmit data buffer by the interrupt handler routine.

---

(Correct)

**Transmit buffer empty interrupt**

To use this interrupt, set SPTIE/SPI_CTLx register to 1. If SPTIE is set to 0 (default), interrupt requests for this factor will not be sent to the ITC.

When transmission data written to the transmit data buffer is transferred to the shift register, the SPI module sets the SPTBE/SPI_STx register to 1, indicating that the transmit data buffer is empty. If transmit buffer empty interrupts are permitted (SPTIE = 1), an interrupt request pulse is sent simultaneously to the ITC.

An interrupt occurs if other interrupt conditions are met. You can inspect the SPTBE flag in the SPI interrupt handler routine to determine whether the SPI interrupt is attributable to a transmit buffer empty. If SPTBE is 1, the next transmit data can be written to the transmit data buffer by the interrupt handler routine.

*Note: the transmit buffer empty interrupt can only be used in master mode.*
### D4 SPTIE: Transmit Data Buffer Empty Interrupt Enable Bit

Enables or disables SPI transmit data buffer empty interrupts.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0 (R/W): Disabled (default)</td>
<td>1 (R/W): Enabled</td>
</tr>
</tbody>
</table>

Setting SPTIE to 1 enables the output of SPI interrupt requests to the ITC due to a transmit data buffer empty. These interrupt requests are generated when the data written to the transmit data buffer is transferred to the shift register (when transmission starts).

SPI interrupts are not generated by transmit data buffer empty if SPTIE is set to 0.

**Note:** The transmit buffer empty interrupt can only be used in master mode.