Apr/17/2017

errata_c17121_12

S1C17 Family Technical Manual Errata

ITEM **A part of shipping form is discontinued**			
Object manual	Document code	Object item	Page
S1C17121 Technical Manual	411723702	Configuration as shipped	1-2

1.1 Features

(Error)

●Configuration as shipped

- TQFP14-100 12 mm x 12 mm body, 0.4 mm pitch
- VFBGA7H-144 7 mm x 7 mm, body, 0.5 mm pitch
- Bare chip 100 µm pitch

(Correct)

●Configuration as shipped

- TQFP14-100 12 mm x 12 mm body, 0.4 mm pitch
- VFBGA7H-144 7 mm x 7 mm, body, 0.5 mm pitch #1
- Bare chip 100 µm pitch

#1 : VFBGA7H-144 is discontinued.

Mar/29/2013

errata_c17121_11

S1C17 Family Technical Manual Errata

ITEM Heavy Load Protection Function			
Object manual	Document code	Object item	Page
S1C17121 Technical Manual	411723702	4.4 Heavy Load Protection Function	4-4

(Error)

The internal constant-voltage circuit is switched to Heavy Load mode by writing 1 to HVLD (D5/VD1_CTLregister), stabilizing VD1 output. Make this setting before driving heavy loads such as lamps and buzzers using the port output.

* HVLD: VD1 Heavy Load Protection Mode Bit in the VD1 Control (VD1_CTL) Register (D5/0x5120)

The LCD constant-voltage circuit is switched to Heavy Load Protection mode by writing 1 to LHVLD (D4/LCD_VREG register), stabilizing the VC1 to VC5 output. Make this setting if you observe brightness fluctuations on the LCD display.

* LHVLD: LCD Heavy Load Protection Mode Bit in the LCD Voltage Regulator Control (LCD_VREG) Register

(D4/0x50a3)

Note: Current consumption will be higher in Heavy Load Protection mode than normal operations. Avoid setting Heavy Load Protection via software unless necessary.

(Correct)

The internal constant-voltage circuit is switched to Heavy Load mode by writing 1 to HVLD (D5/VD1_CTLregister), stabilizing VD1 output. Make this setting before driving heavy loads such as lamps and buzzers using the port output.

* HVLD: VD1 Heavy Load Protection Mode Bit in the VD1 Control (VD1_CTL) Register (D5/0x5120)

The LCD constant-voltage circuit is switched to Heavy Load Protection mode by writing 1 to LHVLD (D4/LCD_VREG register), stabilizing the VC1 to VC5 output. Make this setting if you observe brightness fluctuations on the LCD display.

* LHVLD: LCD Heavy Load Protection Mode Bit in the LCD Voltage Regulator Control (LCD_VREG) Register

(D4/0x50a3)

Note: Current consumption will be higher in Heavy Load Protection mode than normal operations. Avoid setting Heavy Load Protection via software unless necessary. HVLD register can't use in S1C17121.

Aug/20/2010

errata_c17121_10

S1C17 Manual errata

ITEM: Basic External Connection Diagram		
Object manuals	Document code	Object number
S1C17705	411706600	P26-1
S1C17711	411905600	P26-1
S1C17121	411723700	P29-1
S1C17601	411805700	P29-1
S1C17611	411882300	P29-1
S1C17621/602/622/604/624	411914900	P30-1

P26-1(S1C17705)

(Error)



(Correct)



P26-1(S1C17711)

(Error)



(Correct)



P29-1(S1C17121, S1C17601, S1C17611)

P30-1(S1C17621/602/622/604/624)

(Error)



(Correct)



Aug/10/2010

errata_c17121_9

S1C17121 Manual errata

ITEM: Ceramic Package for Test Sample		
Object manuals	Document code	Object number
S1C17121	411723700	P30-1

(Addition)

QFP8-128pin

(Unit: mm)



Pin No.	Name	Pin No.	Name
1	N.C.	65	**VDD**
2	**SEG1**	66	**OSC4**
3	N.C.	67	**OSC3**
4	**SEG2**	68	**Vss**
5	**SEG3**	69	**VD1**
6	**SEG4**	70	**OSC2**
7	**SEG5**	71	**OSC1**
8	**SEG6**	72	**#TEST**
9	**SEG7**	73	**#RESET**
10	**SEG8**	74	N.C.
11	**SEG9**	75	**P00**/REMO
12	N.C.	76	N.C.
13	**SEG10**	77	**P01**/REMI
14	N.C.	78	**P02**/EXCL0
15	**SEG11**	79	N.C.
16	**SEG12**	80	**P03/**#ADTRG
17	N.C.	81	N.C.
18	**SEG13**	82	**P04**/SPICLK
19	**SEG14**	83	**P05**/SDO
20	**SEG15**	84	N.C.
21	**SEG16**	85	**P06**/SDI
22	**SEG17**	86	**P07**/#SPISS
23	**SEG18**	87	**P10**/SCLK0
24	**SEG19**	88	**P11**/SOUT0
25	**SEG20**	89	N.C.
26	**SEG21**	90	**P12**/SIN0
27	**SEG22**	91	N.C.
28	**SEG23**	92	**P13**/EXCL1/AIN7
29	**SEG24**	93	**P14**/EXCL2/AIN6
30	N.C.	94	**P15**/EXCL3/AIN5
31	**SEG25**	95	**Vss**
32	N.C.	96	**AVDD**
33	N.C.	97	**P16**/SCLK1/AIN4
34	**SEG26**	98	**P17**/AIN3
35	N.C.	99	**P20**/AIN2
36	**SEG27**	100	**P21**/AIN1
37	N.C.	101	**P22**/AIN0
38	**SEG28**	102	**VDD**
39	**SEG29**	103	**P23**/SENB0
40	**SEG30**	104	**P24**/SENA0
41	**SEG31**	105	**P25**/REF0
42	**SEG32**	106	**P26**/RFIN0
43	**SEG33**	107	**Vss**
44	**SEG34**	108	N.C.
45	**SEG35**	109	**P27**/SOUT1/RFIN1
46	N.C.	110	**P30**/SIN1/REF1
47	**COM7**/SEG36	111	N.C.
48	**COM6**/SEG37	112	**P31**/SCL0/SENA1
49	**COM5**/SEG38	113	**P32**/SDA0/SENB1
50	**COM4**/SEG39	114	**P33**/SCL1/SCL0
51	N.C.	115	N.C.
52	**COM3**	116	**P34**/SDA1/SDA0
53	**COM2**	117	**P35**/FOUT1/#BFR
54	**COM1**	118	**P36**/TOUT3/RFCLKO
55	**COM0**	119	**P37**/TOUTN3/LFRO/TOUT4
56	N.C.	120	N.C.
57	**TEST2**	121	**P40**/FOUTH
58	N.C.	122	**P41**
59	**CB**	123	**P42**
60	**CA**	124	N.C.
61	**Vc3**	125	**P43**
62	**Vc2**	126	N.C.
63	**Vc1**	127	**SEG0**
64	**Vss**	128	N.C.

Aug/10/2010

errata_c17121_8

S1C17 Manual errata

ITEM: SPI Clock		
Object manuals	Document code	Object number
S1C17121	411723700	P19-3
S1C17702	411581700	P19-3
S1C17003	411635100	P19-3
S1C17601	411805700	P19-3
S1C17611	411882300	P19-3
S1C17705	411706600	P15-2
S1C17621/S1C17602/S1C17622/ S1C17604/S1C17624	411914900	P19-3

P19-3(S1C17602,S1C17121,S1C17702,S1C17003,S1C17601,S1C17611)

(Error)

The Master mode SPI uses the internal clock output by the 16-bit timer Ch.1 as SPI clock. This clock is output from the SPICLK pin to slave device while also driving the shift register. Use the MCLK(D9/SPI_CTL register) to select to use the 16-bit timer ch.1 output clock or PCLK-1/4 clock. Setting MCLK to 1 selects the 16-bit timer Ch.1 output clock; setting to 0 selects to 0 selects the PCLK-1/4 clock.

*MCLK: SPI Clock Source Select Bit in the SPI Control(SPI_CTL)Register(D9/0x4326)

Using the 16-bit timer Ch.1 output clock enables programmable transfer rates. For more information on 16-bit timer control, see ”11 16-bit Timer(T16).”



(Correct)

The Master mode SPI uses the internal clock output by the 16-bit timer Ch.1 as SPI clock. This clock is output from the SPICLK pin to slave device while also driving the shift register. Use the MCLK(D9/SPI_CTL register) to select to use the 16-bit timer ch.1 output clock or PCLK-1/4 clock is used. Setting MCLK to 1 selects the 16-bit timer Ch.1 output clock; setting to 0 selects to 0 selects the PCLK-1/4 clock.

*MCLK: SPI Clock Source Select Bit in the SPI Control(SPI_CTL)Register(D9/0x4326)

Using the 16-bit timer Ch.1 output clock enables programmable transfer rates. For more information on 16-bit timer control, see ”11 16-bit Timer(T16).”



P15-2(S1C17705)

(Error)



Figure 15.3.1 Master Mode SPI Clock

(Correct)



Figure 15.3.1 Master Mode SPI Clock

P19-3(S1C17621/S1C17602/S1C17622/S1C17604/S1C17624)

(Error)



Figure 19.3.1 Master Mode SPI Clock

(Correct)



Figure 19.3.1 Master Mode SPI Clock

Jun/10/2010

errata_c17121_7

S1C17 Manual errata

ITEM: Input/Output Port Chattering Filter Function (P)			
Object manuals	Document codes	Items	Pages
S1C17121	411723701	10.6 P0 and P1 Port Chattering Filter Function 10.8 Control Register Details 10.9 Precautions	10-7 10-20 10-32
S1C17554/564	411914400	8.5 P0-P3 Port Chattering Filter Function 8.8 Control Register Details	8-4 8-10
S1C17601	411805700	10.6 P0 and P1 Port Chattering Filter Function 10.8 Control Register Details 10.9 Precautions	10-7 10-20 10-29
S1C17611	411882300	10.6 P0 and P1 Port Chattering Filter Function 10.8 Control Register Details 10.9 Precautions	10-7 10-20 10-28
S1C17624/604/622/602/621	411914900	9.6 P0 and P1 Port Chattering Filter Function 9.9 Control Register Details	9-4 9-11
S1C17705	411706600	8.6 P0-P3 Port Chattering Filter Function 8.9 Control Register Details	8-4 8-10
S1C17711	411905600	8.6 P0-P3 Port Chattering Filter Function 8.9 Control Register Details	8-4 8-10

Jun/10/2010

errata_c17121_7

(Correct)

(1) Add following description to the note of "Chattering Filter Function".

(2) Add following description to the note of “Control Register Details /Px_CHAT register".

(3) Add following description to "P0/P1 Port chattering filter circuit" of “Precautions”. (S1C17121/601/611)

• An unexpected interrupt may occur after SLEEP status is canceled if the slp instruction is executed while the chattering filter function is enabled. The chattering filter must be disabled before placing the CPU into SLEEP status.

Jun/10/2010

errata_c17121_6

S1C17 Manual errata

ITEM: Data Transmit Control (I2CS)			
Object manuals	Document codes	Items	Pages
S1C17002	411554401	V.3.5 Data Transmit/Receive Control	V-3-7
S1C17003	411645101	21.5 Data Transmit/Receive Control	21-7
S1C17121	411723701	21.5 Data Transmit/Receive Control	21-7
S1C17554/564	411914400	18.5 Data Transmit/Receive Control	18-4
S1C17601	411805700	21.5 Data Transmit/Receive Control	21-7
S1C17611	411882300	21.5 Data Transmit/Receive Control	21-7
S1C17624/604/622/602/621	411914900	21.5 Data Transmit/Receive Control	21-4
S1C17705	411706600	17.5 Data Transmit/Receive Control	17-4
S1C17711	411905600	17.5 Data Transmit/Receive Control	17-4

(Error)

Data transmission

When the clock stretch function is disabled (default)

Transmit data must be written to SDATA[7:0] within 1 cycle of the I2C clock (SCL* input clock) after TXEMP has been set to 1. This time is not enough for data preparation, so write transmit data before TXEMP has been set to 1. If the previous transmit data is still stored in SDATA[7:0], it is overwritten with the new data to be transferred. Therefore, the clear operation (see below) using TBUF_CLR is unnecessary.

When the clock stretch function is enabled

The master device is placed into wait status by the clock stretch function, so transmit data can be written after TXEMP is set. However, if the previous transmit data is still stored in SDATA[7:0], it will be sent immediately after TXEMP has been set. In order to avoid this problem, clear the I2CS_TRNS register using TBUF_CLR/I2CS_CTL register before this module is selected as the slave device. The I2CS_TRNS register is cleared by writing 1 to TBUF_CLR then writing 0 to it.

It is not necessary to clear the I2CS_TRNS register if the first transmit data is written before TXEMP has been set.

(Correct)

Data transmission

When the clock stretch function is disabled (default)

Transmit data must be written to SDATA[7:0] within 1 cycle of the I2C clock (SCL* input clock) after TXEMP has been set to 1. This time is not enough for data preparation, so write transmit data before TXEMP has been set to 1. If the previous transmit data is still stored in SDATA[7:0], it is overwritten with the new data to be transferred. Therefore, the clear operation (see below) using TBUF_CLR is unnecessary.

When the asynchronous address detection function is used, the data written before ASDET_EN is reset in 0 becomes invalid. Therefore, the transmission data must be written, after TXEMP has been set to 1.

When the clock stretch function is enabled

The master device is placed into wait status by the clock stretch function, so transmit data can be written after TXEMP is set. However, if the previous transmit data is still stored in SDATA[7:0], it will be sent immediately after TXEMP has been set. In order to avoid this problem, clear the I2CS_TRNS register using TBUF_CLR/I2CS_CTL register before this module is selected as the slave device. The I2CS_TRNS register is cleared by writing 1 to TBUF_CLR then writing 0 to it.

It is not necessary to clear the I2CS_TRNS register if the first transmit data is written before TXEMP has been set.

When the asynchronous address detection function is used, the data written before ASDET_EN is reset in 0 becomes invalid. Therefore, the transmission data must be written, after TXEMP has been set to 1.

May/11/2010

errata_c17121_5

S1C17 Manual errata

ITEM:

Object manuals	Document codes	Items	Pages
S1C17704 technical manual	411511902	18.10 Precautions	18-21
S1C17702 technical manual	411581701	18.10 Precautions	18-21
S1C17705 technical manual	411706600	14.9 Control Register Details	14-10
S1C17601 technical manual	411805700	18.10 Precautions	18-21
S1C17602 technical manual	411620100	18.10 Precautions	18-21
S1C17611 technical manual	411882300	18.10 Precautions	18-21
S1C17121 technical manual	411723701	18.10 Precautions	18-21
S1C17003 technical manual	411635101	18.10 Precautions	18-21

(Error)

For S1C17705

The following UART bits should be set with transfers disabled (RXEN = 0).

.....

All UART_CTLx register bits other than RXEN (RBFI, TIEN, RIEN, REIEN, TEIEN)

.....

For S1C17704

• Before setting the bits listed below, make sure the transmit and receive operations are disabled (RXEN = 0).

.....

- All bits (RBFI, TIEN, RIEN, and REIEN except RXEN) of the UART_CTL register

.....

For Others

• The following UART bits should be set with transfers blocked (RXEN = 0).

.....

- All UART_CTL register (0x4104) bits other than RXEN (RBFI, TIEN, RIEN, REIEN)

.....

(Correct)

• The following UART bits should be set with transfers disabled (RXEN = 0).

.....

- RBFI bit in the UART_CTL*x* register

.....

Mar/03/2010

errata_c17121_4

S1C17 Manual errata

ITEM: I2CM Interrupts

Object manuals	Document codes	Items	Pages
S1C17701 technical manual	411089903	20.6 I2C Interrupt	20-11
S1C17704 technical manual	411511902	20.6 I2C Interrupt	20-11
S1C17702 technical manual	411581701	20.6 I2C Interrupt	20-10
S1C17705 technical manual	411706600	16.6 I2CM Interrupts	16-6
S1C17601 technical manual	411805700	20.6 I2C Master Interrupts	20-10
S1C17602 technical manual	411620100	20.6 I2C Master Interrupts	20-10
S1C17611 technical manual	411882300	20.6 I2C Master Interrupts	20-10
S1C17121 technical manual	411723701	20.6 I2C Master Interrupts	20-10
S1C17001 technical manual	411412301	20.6 I2C Interrupt	250
S1C17003 technical manual	411635101	20.6 I2C Master Interrupts	20-10

(Error)

Transmit buffer empty interrupt

To use this interrupt, set TINTE/I2CM_ICTL register to 1. If TINTE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If transmit buffer empty interrupts are enabled (TINTE = 1), an interrupt request is output to the ITC as soon as the transmit data set in RTDT[7:0]/I2CM_DAT register is transferred to the shift register.

An interrupt occurs if other interrupt conditions are satisfied.

Receive buffer full interrupt

To use this interrupt, set RINTE/I2CM_ICTL register to 1. If RINTE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If receive buffer full interrupts are enabled (RINTE = 1), an interrupt request is output to the ITC as soon as the data received in the shift register is loaded to RTDT[7:0].

An interrupt occurs if other interrupt conditions are met.

For more information on interrupt processing, see the “Interrupt Controller (ITC)” chapter.

(Correct)

Transmit buffer empty interrupt

To use this interrupt, set TINTE/I2CM_ICTL register to 1. If TINTE is set to 0 (default),

interrupt requests for this cause will not be sent to the ITC.
If transmit buffer empty interrupts are enabled (TINTE = 1), an interrupt request is output to the ITC as soon as the transmit data set in RTDT[7:0]/I2CM_DAT register is transferred to the shift register.
An interrupt occurs if other interrupt conditions are satisfied.
Transmit buffer empty interrupt occurs when the data was only sent.

- The clear method of transmit buffer empty flag

  Write the data to RTDT/I2CM_DAT.

  When TXE/I2CM_DAT is 0, the data doesn't send and the flag is only cleared.

Receive buffer full interrupt

To use this interrupt, set RINTE/I2CM_ICTL register to 1. If RINTE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.
If receive buffer full interrupts are enabled (RINTE = 1), an interrupt request is output to the ITC as soon as the data received in the shift register is loaded to RTDT[7:0].
An interrupt occurs if other interrupt conditions are met.
Receive buffer full interrupt occurs when the data was only received.

- The clear method of receive buffer full flag

  Read the data from RTDT/I2CM_DAT.

NOTE: When I2CM interrupt occurs, decide the transmit buffer empty interrupt or the receive buffer full interrupt by the program sequence of the I2C master. There're not registers to decide which interrupt occurred.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

Dec/28/2009

errata_c17121_3

S1C17 Manual errata

ITEM: Mistakes of a method to clear receive data buffer.			
Object manuals	Document codes	Items	Pages
S17C17121 Technical Manual	411723700	18 UART	18-7, 18-19, 18-21

P18-7(S1C17121)

(Error)

Setting the RXEN bit to 0 empties the transmission and receive data buffers, clearing any remaining data. The data being transferred cannot be guaranteed if RXEN is set to 0 while data is being sent or received.

(Correct)

Setting the RXEN bit to 0 empties the transmission ~~and receive~~ data buffers, clearing any remaining data. The data being transferred cannot be guaranteed if RXEN is set to 0 while data is being sent or received.

P18-19(S1C17121)

(Error) **D0 RXEN: UART Enable Bit**

Permits data transfer by the UART.

1 (R/W): Permitted

0 (R/W): Prohibited (default)

Set RXEN to 1 before starting UART transfers. Setting RXEN to 0 will stop data transfers. Set the transfer conditions while RXEN is 0.

Preventing transfers by writing 0 to RXEN also clears transfer data buffers.

(Correct) **D0 RXEN: UART Enable Bit**

Permits data transfer by the UART.

1 (R/W): Permitted

0 (R/W): Prohibited (default)

Set RXEN to 1 before starting UART transfers. Setting RXEN to 0 will stop data transfers. Set the transfer conditions while RXEN is 0.

Preventing transfers by writing 0 to RXEN also clears ~~transfer~~ transmit data buffer~~s~~.

P18-21(S1C17121)

(Error)

Preventing transfer by setting RXEN to 0 clears (initializes) transfer data buffers. Before writing 0 to RXEN, confirm the absence of data in the buffers awaiting transmission or reading.

(Correct)

Preventing transfer by setting RXEN to 0 clears (initializes) transfer data buffers. Before writing 0 to RXEN, confirm the absence of data in the buffers awaiting transmission ~~or reading~~.

Dec/28/2009

errata_c17121_2

S1C17 Manual errata

ITEM: Mistakes of a method to reset of receive err flags.			
Object manuals	Document codes	Items	Pages
S17C17121 Technical Manual	411723700	18 UART	18-14

P18-14(S1C17121)

(Error) **D6 FER: Framing Error Flag Bit**

Indicates whether a framing error has occurred or not.

1 (R): Error occurred

0 (R): No error (default)

1 (W): Reset to 0

0 (W): Ignored

FER is set to 1 when a framing error occurs. Framing errors occur when data is received with the stop bit set to 0. FER is reset by writing 1 or by setting RXEN/UART_CTL*x* register to 0.

D5 PER: Parity Error Flag Bit

Indicates whether a parity error has occurred or not.

1 (R): Error occurred

0 (R): No error (default)

1 (W): Reset to 0

0 (W): Ignored

PER is set to 1 when a parity error occurs. Parity checking is enabled only when PREN/ UART_MOD*x* register is set to 1 and is performed when received data is transferred from the shift register to the receive data buffer. PER is reset by writing 1 or by setting RXEN/UART_CTL*x* register to 0.

D4 OER: Overrun Error Flag Bit

Indicates whether an overrun error has occurred or not.

1 (R): Error occurred

0 (R): No error (default)

1 (W): Reset to 0

0 (W): Ignored

OER is set to 1 when an overrun error occurs. Overrun errors occur when data is received in the shift register when the receive data buffer is already full and additional data is sent. The receive data buffer is not overwritten even if this error occurs. The shift register is overwritten as soon as the error occurs.

OER is reset by writing 1 or by setting RXEN/UART_CTL*x* register to 0.

(Correct) **D6 FER: Framing Error Flag Bit**

Indicates whether a framing error has occurred or not.

1 (R): Error occurred

0 (R): No error (default)

1 (W): Reset to 0

0 (W): Ignored

FER is set to 1 when a framing error occurs. Framing errors occur when data is received with the stop bit set to 0. FER is reset by writing 1 ~~or by setting RXEN/UART_CTL*x* register to 0~~.

D5 PER: Parity Error Flag Bit

Indicates whether a parity error has occurred or not.

1 (R): Error occurred

0 (R): No error (default)

1 (W): Reset to 0

0 (W): Ignored

PER is set to 1 when a parity error occurs. Parity checking is enabled only when PREN/ UART_MOD*x* register is set to 1 and is performed when received data is transferred from the shift register to the receive data buffer. PER is reset by writing 1 ~~or by setting RXEN/UART_CTL*x* register to 0~~.

D4 OER: Overrun Error Flag Bit

Indicates whether an overrun error has occurred or not.

1 (R): Error occurred

0 (R): No error (default)

1 (W): Reset to 0

0 (W): Ignored

OER is set to 1 when an overrun error occurs. Overrun errors occur when data is received in the shift register when the receive data buffer is already full and additional data is sent. The receive data buffer is not overwritten even if this error occurs. The shift register is overwritten as soon as the error occurs.

OER is reset by writing 1 ~~or by setting RXEN/UART_CTL*x* register to 0~~.

Oct/2/2009

errata_c17121_1

S1C17 series Manual errata

ITEM: Addition of the attention point at the time of HSCLK switching		
Object manuals	Document code	Object number
S1C17702 Technical Manual	411581700	7-5
S1C17602 Technical Manual	411620100	7-5
S1C17121 Technical Manual	411723700	7-5

7-5 S1C17702 Technical Manual

(Error)

Note: Both the IOSC and OSC3 oscillator circuits must be turned on when selecting HSCLK. Otherwise, the system will fail to switch to HSCLK even when HSCLKSEL is written to, and the HSCLKSEL value will remain unchanged.

(Correct)

Note: Both the IOSC and OSC3 oscillator circuits must be turned on when selecting HSCLK. Otherwise, the system will fail to switch to HSCLK even when HSCLKSEL is written to, and the HSCLKSEL value will remain unchanged. Additionally, please make the PCLKEN (D[1:0]/0x5080 :0x3) enabled if you want switch HSCLK.

7-5 S1C17602/ S1C17121 Technical Manual

(Error)

Note: To select HSCLK, both of the IOSC and OSC3 must be turned on. Writing to HSCLKSEL while both of them are not turned on does not switch HSCLK, and does not change the HSCLKSEL value.

(Correct)

Note: To select HSCLK, both of the IOSC and OSC3 must be turned on. Writing to HSCLKSEL while both of them are not turned on does not switch HSCLK, and does not change the HSCLKSEL value. Additionally, please make the PCLKEN (D[1:0]/0x5080 :0x3) enabled if you want switch HSCLK.