

S1D13706 Embedded Memory LCD Controller

Power Consumption

Document Number: X31B-G-006-02.1

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You are requested not to use, to resell, to export and/or to otherwise dispose of the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes.

All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©SEIKO EPSON CORPORATION 2001-2018. All rights reserved.

1 S1D13706 Power Consumption

S1D13706 power consumption is affected by many system design variables.

- Input clock frequency (CLKI/CLKI2): the CLKI/CLKI2 frequency determines the LCD frame-rate, CPU performance to memory, and other functions – the higher the input clock frequency, the higher the frame-rate, performance and power consumption.
- CPU interface: the S1D13706 current consumption depends on the BCLK frequency, data width, number of toggling pins, and other factors – the higher the BCLK, the higher the CPU performance and power consumption.
- V_{DD} voltage level: the voltage level affects power consumption – the higher the voltage, the higher the consumption.
- Display mode: the resolution and color depth affect power consumption – the higher the resolution/color depth, the higher the consumption.
- Internal CLK divide: internal registers allow the input clock to be divided before going to the internal logic blocks – the higher the divide, the lower the power consumption.

There is a power save mode in the S1D13706. The power consumption is affected by various system design variables.

- Clock states during the power save mode: disabling the clocks during power save mode has substantial power savings.

1.1 Conditions

The following table gives an example of a specific environment and its effects on power consumption.

Table 1-1: S1D13706 Total Power Consumption in mW

| Test Condition <i>All V_{DD} = 3.3V</i> | MCLK/ PCLK Ratio | Color Depth | S1D13706 Active (mW) | Power Save Mode | |
|---|------------------------|----------------|----------------------------|--------------------------|--|
| | | | | Clocks Active (mW) | Clocks Removed (mW) ¹ |
| LCD Panel = 60Hz 320x240 8-bit Single Color Format 2 CLKI = 6 MHz, CLKI2 = 6 MHz | 1/16 | 1 bpp | 6.58 | 3.02 | 0.00 |
| | 1/8 | 2 bpp | 7.76 | 3.02 | 0.00 |
| | 1/4 | 4 bpp | 8.80 | 3.02 | 0.00 |
| | 1/2 | 8 bpp | 10.61 | 3.02 | 0.00 |
| LCD Panel = 60Hz 320x240 4-bit Single Color CLKI = 6 MHz, CLKI2 = 6 MHz | 1/2 | 8 bpp | 11.16 | 3.02 | 0.00 |
| LCD Panel = 60Hz 320x240 4-bit Single Monochrome CLKI = 6 MHz, CLKI2 = 6 MHz | 1/2 | 8 bpp | 9.43 | 3.02 | 0.00 |
| LCD Panel = 60Hz 320x240 18-bit TFT CLKI = 6 MHz, CLKI2 = 6 MHz | 1/2 | 8 bpp | 8.84 | 3.02 | 0.00 |
| LCD Panel = 60Hz 320x240 18-bit HR-TFT CLKI = 6 MHz, CLKI2 = 6 MHz | 1/2 | 8 bpp | 9.26 | 3.02 | 0.00 |
| LCD Panel = 60Hz 320x240 18-bit D-TFD CLKI = 6 MHz, CLKI2 = 6 MHz | 1/2 | 8 bpp | 9.78 | 3.02 | 0.00 |
| LCD Panel = 60Hz 160x240 18-bit D-TFD CLKI = 6 MHz, CLKI2 = 6 MHz | 1/2 | 8 bpp | 6.45 | 3.02 | 0.00 |
| | 1/1 | 16 bpp | 8.12 | 3.02 | 0.00 |

Note

¹ CLKI and CLKI2 are stopped for this condition.

2 Summary

The system design variables in Section 1, “S1D13706 Power Consumption” and in Table 1-1: “S1D13706 Total Power Consumption in mW” show that S1D13706 power consumption depends on the specific implementation. Active Mode power consumption depends on the desired CPU performance and LCD frame-rate, whereas power save mode consumption depends on the CPU Interface and Input Clock state.

In a typical design environment, the S1D13706 can be configured to be an extremely power-efficient LCD Controller with high performance and flexibility.

3 Change Record

X31B-G-006-02

Revision 2.1 - Issued: March 26, 2018

- updated Sales and Technical Support Section
- updated some formatting

4 Sales and Technical Support

For more information on Epson Display Controllers, visit the Epson Global website.

https://global.epson.com/products_and_drivers/semicon/products/display_controllers/



For Sales and Technical Support, contact the Epson representative for your region.

https://global.epson.com/products_and_drivers/semicon/information/support.html

