

# CMOS 16-BIT SINGLE CHIP MICROCONTROLLER S1C17M20/M21/M22/M23/M24/M25 Technical Manual

#### Evaluation board/kit and Development tool important notice

- 1. This evaluation board/kit or development tool is designed for use for engineering evaluation, demonstration, or development purposes only. Do not use it for other purposes. It is not intended to meet the requirements of design for finished products.
- 2. This evaluation board/kit or development tool is intended for use by an electronics engineer and is not a consumer product. The user should use it properly and in a safe manner. Seiko Epson dose not assume any responsibility or liability of any kind of damage and/or fire coursed by the use of it. The user should cease to use it when any abnormal issue occurs even during proper and safe use.
- 3. The part used for this evaluation board/kit or development tool may be changed without any notice.

#### NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You are requested not to use, to resell, to export and/or to otherwise dispose of the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes.

All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

## Preface

This is a technical manual for designers and programmers who develop a product using the S1C17M20/M21/M22/M23/M24/M25. This document describes the functions of the IC, embedded peripheral circuit operations, and their control methods.

For the CPU functions and instructions, refer to the "S1C17 Family S1C17 Core Manual." For the functions and operations of the debugging tools, refer to the respective tool manuals. (Our "Products: Document Downloads" website provides the downloadable manuals.)

## Notational conventions and symbols in this manual

#### **Register address**

Peripheral circuit chapters do not provide control register addresses. Refer to "Peripheral Circuit Area" in the "Memory and Bus" chapter or "List of Peripheral Circuit Control Registers" in the Appendix.

#### **Register and control bit names**

In this manual, the register and control bit names are described as shown below to distinguish from signal and pin names.

XXX register: Represents a register including its all bits.

XXX.YYY bit: Represents the one control bit YYY in the XXX register.

XXX.ZZZ[1:0] bits: Represents the two control bits ZZZ1 and ZZZ0 in the XXX register.

#### Register table contents and symbols

Initial: Value set at initialization

- Reset: Initialization condition. The initialization condition depends on the reset group (H0, H1, or S0). For more information on the reset groups, refer to "Initialization Conditions (Reset Groups)" in the "Power Supply, Reset, and Clocks" chapter.
- R/W: R = Read only bit
  - W = Write only bit
  - WP = Write only bit with a write protection using the MSCPROT.PROT[15:0] bits
  - R/W = Read/write bit
  - R/WP = Read/write bit with a write protection using the MSCPROT.PROT[15:0] bits

#### Control bit read/write values

This manual describes control bit values in a hexadecimal notation except for one-bit values (and except when decimal or binary notation is required in terms of explanation). The values are described as shown below according to the control bit width.

 1 bit:
 0 or 1

 2 to 4 bits:
 0x0 to 0xf

 5 to 8 bits:
 0x00 to 0xff

 9 to 12 bits:
 0x000 to 0xfff

 13 to 16 bits:
 0x0000 to 0xffff

Decimal: 0 to 9999... Binary: 0b0000... to 0b1111...

#### **Channel number**

Multiple channels may be implemented in some peripheral circuits (e.g., 16-bit timer, etc.). The peripheral circuit chapters use 'n' as the value that represents the channel number in the register and pin names regardless of the number of channel actually implemented. Normally, the descriptions are applied to all channels. If there is a channel that has different functions from others, the channel number is specified clearly. Example) T16\_nCTL register of the 16-bit timer

If one channel is implemented (Ch.0 only):  $T16_nCTL = T16_0CTL$  only

If two channels are implemented (Ch.0 and Ch.1):  $T16_nCTL = T16_0CTL$  and  $T16_1CTL$ 

For the number of channels implemented in the peripheral circuits of this IC, refer to "Features" in the "Overview" chapter.

#### - Contents -

	Pret	ace	i
	Not	ational conventions and symbols in this manual	i
4	Overvi	ew	
		Features	
		Block Diagram	
	1.3	Pins	
		1.3.1 S1C17M20/M23 Pin Configuration Diagram	
		1.3.2 S1C17M21/M24 Pin Configuration Diagram	
		1.3.3 S1C17M22/M25 Pin Configuration Diagram	
		1.3.4 Pin Descriptions	
2		Supply, Reset, and Clocks	
	2.1	Power Generator (PWG)	
		2.1.1 Overview	
		2.1.2 Pins	
		2.1.3 VD1 Regulator Operation Mode	
	2.2	System Reset Controller (SRC)	
		2.2.1 Overview	
		2.2.2 Input Pin	
		2.2.3 Reset Sources	
		2.2.4 Initialization Conditions (Reset Groups)	
	2.3	Clock Generator (CLG)	
		2.3.1 Overview	
		2.3.2 Input/Output Pins	
		2.3.3 Clock Sources	
		2.3.4 Operations	
	2.4	Operating Mode	
		2.4.1 Initial Boot Sequence	
		2.4.2 Transition between Operating Modes	
	2.5	Interrupts	
	2.6	Control Registers	
		PWG VD1 Regulator Control Register	
		CLG System Clock Control Register	
		CLG Oscillation Control Register CLG OSC1 Control Register	
		CLG OSC1 Control Register	
		CLG Interrupt Flag Register	
		CLG Interrupt Enable Register	
		CLG FOUT Control Register	
3	CPILa	nd Debugger	3-1
Č		Overview	
		CPU Core	
	3.2	3.2.1 CPU Registers	
		3.2.1 Instruction Set	
		3.2.3 Reading PSR	
		3.2.4 I/O Area Reserved for the S1C17 Core	
	0.0	Debugger	
	3.3	3.3.1 Debugging Functions	
		3.3.1 Debugging Functions	
		3.3.3 List of Debugger Input/Output Pins	

		3.3.4 External Connection	
		3.3.5 Flash Security Function	3-4
	3.4	Control Register	3-4
		MISC PSR Register	. 3-4
		Debug RAM Base Register	. 3-5
4	Memo	ry and Bus	.4-1
		Overview	
		Bus Access Cycle	
		Flash Memory	
	ч.0	4.3.1 Flash Memory Pin	
		4.3.2 Flash Bus Access Cycle Setting	
		4.3.3 Flash Programming	
	1 1	RAM	
	4.5	Peripheral Circuit Control Registers	
	4.0	-	
	4.6	Control Registers MISC System Protect Register	
		MISC System Protect Register	
		FLASHC Flash Read Cycle Register	
_			
5		pt Controller (ITC)	
		Overview	
	5.2	Vector Table	
		5.2.1 Vector Table Base Address (TTBR)	
		Initialization	
	5.4	Maskable Interrupt Control and Operations	
		5.4.1 Peripheral Circuit Interrupt Control	
		5.4.2 ITC Interrupt Request Processing	
		5.4.3 Conditions to Accept Interrupt Requests by the CPU	
	5.5	NMI	5-4
	5.6	Software Interrupts	5-4
	5.7	Interrupt Processing by the CPU	5-5
	5.8	Control Registers	5-5
		MISC Vector Table Address Low Register	. 5-5
		MISC Vector Table Address High Register	
		ITC Interrupt Level Setup Register x	. 5-5
6	I/O Por	rts (PPORT)	.6-1
	6.1	Overview	6-1
	6.2	I/O Cell Structure and Functions	6-2
		6.2.1 Schmitt Input	
		6.2.2 Over Voltage Tolerant Fail-Safe Type I/O Cell	
		6.2.3 Pull-Up/Pull-Down	6-3
		6.2.4 CMOS Output and High Impedance State	6-3
	6.3	Clock Settings	6-3
		6.3.1 PPORT Operating Clock	6-3
		6.3.2 Clock Supply in SLEEP Mode	
		6.3.3 Clock Supply in DEBUG Mode	6-4
	6.4	Operations	6-4
		6.4.1 Initialization	6-4
		6.4.2 Port Input/Output Control	6-5
	6.5	Interrupts	6-6

	6.6	Control Registers	6-7
		Px Port Data Register	. 6-7
		Px Port Enable Register	
		Px Port Pull-up/down Control Register	
		Px Port Interrupt Flag Register	
		Px Port Interrupt Control Register	
		Px Port Chattering Filter Enable Register	
		Px Port Mode Select Register	
		Px Port Function Select Register	
		P Port Clock Control Register	
		P Port Interrupt Flag Group Register	
	6.7	Control Register and Port Function Configuration of this IC	
		6.7.1 P0 Port Group	
		6.7.2 P1 Port Group	
		6.7.3 P2 Port Group	
		6.7.4 P3 Port Group	
		6.7.5 P4 Port Group	
		6.7.6 Pd Port Group	6-23
		6.7.7 Common Registers between Port Groups	6-24
7	Univer	sal Port Multiplexer (UPMUX)	7-1
'		Overview	
		Peripheral Circuit I/O Function Assignment	
	7.3	Control Registers	
		Pxy-xz Universal Port Multiplexer Setting Register	. 7-2
8	Watch	dog Timer (WDT2)	.8-1
•		Overview	
	8.2	Clock Settings	
		8.2.1 WDT2 Operating Clock	
		8.2.2 Clock Supply in DEBUG Mode	
	8.3	Operations	
		8.3.1 WDT2 Control	
		8.3.2 Operations in HALT and SLEEP Modes	8-3
	8.4	Control Registers	8-3
		WDT2 Clock Control Register	
		WDT2 Control Register	. 8-4
		WDT2 Counter Compare Match Register	. 8-4
9	Real-T	ïme Clock (RTCA)	9-1
Ŭ		Overview	
	9.2	Output Pin and External Connection	
		9.2.1 Output Pin	
	9.3	Clock Settings	
		9.3.1 RTCA Operating Clock	
		9.3.2 Theoretical Regulation Function	9-2
	9.4	Operations	9-3
		9.4.1 RTCA Control	9-3
		9.4.2 Real-Time Clock Counter Operations	9-4
		9.4.3 Stopwatch Control	9-4
		9.4.4 Stopwatch Count-up Pattern	
	9.5	Interrupts	
		Control Registers	
	5.0	RTC Control Register	
		RTC Second Alarm Register	

	RTC Hour/Minute Alarm Register	
	RTC Stopwatch Control Register	
	RTC Second/1Hz Register	
	RTC Hour/Minute Register	
	RTC Month/Day Register	
	RTC Year/Week Register	
	RTC Interrupt Flag Register	
	RTC Interrupt Enable Register	9-13
10 Supply	/ Voltage Detector (SVD3)	10-1
	Overview	
10.2	Input Pins and External Connection	
	10.2.1 Input Pins	
	10.2.2 External Connection	
10.3	Clock Settings	
	10.3.1 SVD3 Operating Clock	
	10.3.2 Clock Supply in SLEEP Mode	
	10.3.3 Clock Supply in DEBUG Mode	. 10-3
10.4	Operations	. 10-3
	10.4.1 SVD3 Control	. 10-3
	10.4.2 SVD3 Operations	. 10-4
10.5	SVD3 Interrupt and Reset	. 10-4
	10.5.1 SVD3 Interrupt	
	10.5.2 SVD3 Reset	
10.6	Control Registers	
10.0	SVD3 Clock Control Register	
	SVD3 Control Begister	10-6
	SVD3 Control Register SVD3 Status and Interrupt Flag Register	
	SVD3 Status and Interrupt Flag Register	10-7
44 4C L:	SVD3 Status and Interrupt Flag Register SVD3 Interrupt Enable Register	10-7 10-8
	SVD3 Status and Interrupt Flag Register SVD3 Interrupt Enable Register	10-7 10-8 <b>11-1</b>
11.1	SVD3 Status and Interrupt Flag Register SVD3 Interrupt Enable Register Timers (T16) Overview	10-7 10-8 <b>11-1</b> 11-1
11.1	SVD3 Status and Interrupt Flag Register SVD3 Interrupt Enable Register	10-7 10-8 <b>11-1</b> 11-1
11.1 11.2	SVD3 Status and Interrupt Flag Register SVD3 Interrupt Enable Register Timers (T16) Overview	10-7 10-8 <b>11-1</b> 11-1 11-1
11.1 11.2	SVD3 Status and Interrupt Flag Register SVD3 Interrupt Enable Register Timers (T16) Overview Input Pin	10-7 10-8 <b>11-1</b> 11-1 11-1 11-2
11.1 11.2	SVD3 Status and Interrupt Flag Register SVD3 Interrupt Enable Register Timers (T16) Overview Input Pin Clock Settings	10-7 10-8 11-1 11-1 11-2 11-2
11.1 11.2	SVD3 Status and Interrupt Flag Register SVD3 Interrupt Enable Register Timers (T16) Overview Input Pin Clock Settings 11.3.1 T16 Operating Clock	10-7 10-8 11-1 11-1 11-2 11-2 11-2 11-2
11.1 11.2	SVD3 Status and Interrupt Flag Register	10-7 10-8 <b>11-1</b> 11-1 11-2 11-2 11-2 11-2 11-2
11.1 11.2 11.3	SVD3 Status and Interrupt Flag Register         SVD3 Interrupt Enable Register         Timers (T16)         Overview         Input Pin         Clock Settings         11.3.1 T16 Operating Clock.         11.3.2 Clock Supply in SLEEP Mode         11.3.3 Clock Supply in DEBUG Mode         11.3.4 Event Counter Clock.	10-7 10-8 <b>11-1</b> 11-1 11-2 11-2 11-2 11-2 11-2 11-2 11-2
11.1 11.2 11.3	SVD3 Status and Interrupt Flag Register	10-7 10-8 <b> 11-1</b> 11-1 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2
11.1 11.2 11.3	SVD3 Status and Interrupt Flag Register	10-7 10-8 <b> 11-1</b> 11-1 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2
11.1 11.2 11.3	SVD3 Status and Interrupt Flag Register	10-7 10-8 <b> 11-1</b> 11-1 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-3
11.1 11.2 11.3	SVD3 Status and Interrupt Flag Register         SVD3 Interrupt Enable Register         Timers (T16)         Overview         Input Pin         Clock Settings         11.3.1 T16 Operating Clock.         11.3.2 Clock Supply in SLEEP Mode         11.3.3 Clock Supply in DEBUG Mode         11.3.4 Event Counter Clock.         Operations         11.4.1 Initialization         11.4.2 Counter Underflow         11.4.3 Operations in Repeat Mode	10-7 10-8 <b> 11-1</b> 11-1 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-3 11-3 11-3
11.1 11.2 11.3	SVD3 Status and Interrupt Flag Register	10-7 10-8 <b> 11-1</b> 11-1 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-3 11-3 11-3 11-3
11.1 11.2 11.3 11.4	SVD3 Status and Interrupt Flag Register	10-7 10-8 <b> 11-1</b> 11-1 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-3 11-3 11-4
11.1 11.2 11.3 11.4	SVD3 Status and Interrupt Flag Register	10-7 10-8 <b> 11-1</b> 11-1 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-3 11-3 11-4 11-4
11.1 11.2 11.3 11.4	SVD3 Status and Interrupt Flag Register	10-7 10-8 11-1 11-1 11-1 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-3 11-3 11-4 11-4 11-4
11.1 11.2 11.3 11.4	SVD3 Status and Interrupt Flag Register         SVD3 Interrupt Enable Register         Timers (T16)         Overview         Input Pin         Clock Settings         11.3.1 T16 Operating Clock         11.3.2 Clock Supply in SLEEP Mode         11.3.3 Clock Supply in DEBUG Mode         11.3.4 Event Counter Clock         Operations         11.4.1 Initialization         11.4.2 Counter Underflow         11.4.3 Operations in Repeat Mode         11.4.4 Operations in One-shot Mode         11.4.5 Counter Value Read         Interrupt         Control Registers         T16 Ch.n Clock Control Register	10-7 10-8 <b> 11-1</b> 11-1 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-3 11-3 11-3 11-4 11-4 11-4
11.1 11.2 11.3 11.4	SVD3 Status and Interrupt Flag Register         SVD3 Interrupt Enable Register         Timers (T16)         Overview         Input Pin         Clock Settings         11.3.1 T16 Operating Clock         11.3.2 Clock Supply in SLEEP Mode         11.3.3 Clock Supply in DEBUG Mode         11.3.4 Event Counter Clock         Operations         11.4.1 Initialization         11.4.2 Counter Underflow         11.4.3 Operations in Repeat Mode         11.4.4 Operations in One-shot Mode         11.4.5 Counter Value Read         Interrupt         Control Registers         T16 Ch.n Clock Control Register         T16 Ch.n Mode Register	10-7 10-8 <b> 11-1</b> 11-1 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-3 11-3 11-3 11-4 11-4 11-4 11-4 11-5
11.1 11.2 11.3 11.4	SVD3 Status and Interrupt Flag Register         SVD3 Interrupt Enable Register         Timers (T16)         Overview         Input Pin         Clock Settings         11.3.1 T16 Operating Clock         11.3.2 Clock Supply in SLEEP Mode         11.3.3 Clock Supply in DEBUG Mode         11.3.4 Event Counter Clock         Operations         11.4.1 Initialization         11.4.2 Counter Underflow         11.4.3 Operations in Repeat Mode         11.4.4 Operations in One-shot Mode         11.4.5 Counter Value Read         Interrupt         Control Registers         T16 Ch.n Clock Control Register         T16 Ch.n Mode Register         T16 Ch.n Control Register	10-7 10-8 <b> 11-1</b> 11-1 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-3 11-3 11-3 11-4 11-4 11-4 11-5 11-5
11.1 11.2 11.3 11.4	SVD3 Status and Interrupt Flag Register         SVD3 Interrupt Enable Register         Timers (T16)         Overview         Input Pin         Clock Settings         11.3.1 T16 Operating Clock.         11.3.2 Clock Supply in SLEEP Mode         11.3.3 Clock Supply in DEBUG Mode.         11.3.4 Event Counter Clock.         Operations         11.4.1 Initialization         11.4.2 Counter Underflow         11.4.3 Operations in Repeat Mode         11.4.4 Operations in One-shot Mode         11.4.5 Counter Value Read         Interrupt.         Control Registers         T16 Ch.n Clock Control Register         T16 Ch.n Mode Register         T16 Ch.n Reload Data Register	10-7 10-8 <b> 11-1</b> 11-1 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-3 11-3 11-3 11-4 11-4 11-4 11-5 11-6
11.1 11.2 11.3 11.4	SVD3 Status and Interrupt Flag Register         SVD3 Interrupt Enable Register         Timers (T16)         Overview         Input Pin         Clock Settings         11.3.1 T16 Operating Clock.         11.3.2 Clock Supply in SLEEP Mode         11.3.3 Clock Supply in DEBUG Mode         11.3.4 Event Counter Clock.         Operations         11.4.1 Initialization         11.4.2 Counter Underflow         11.4.3 Operations in Repeat Mode         11.4.4 Operations in One-shot Mode         11.4.5 Counter Value Read         Interrupt         Control Registers         T16 Ch.n Clock Control Register         T16 Ch.n Mode Register         T16 Ch.n Reload Data Register         T16 Ch.n Counter Data Register	10-7 10-8 11-1 11-1 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-3 11-3 11-3 11-4 11-4 11-4 11-5 11-6 11-6
11.1 11.2 11.3 11.4	SVD3 Status and Interrupt Flag Register         SVD3 Interrupt Enable Register         Timers (T16)         Overview         Input Pin         Clock Settings         11.3.1 T16 Operating Clock.         11.3.2 Clock Supply in SLEEP Mode         11.3.3 Clock Supply in DEBUG Mode.         11.3.4 Event Counter Clock.         Operations         11.4.1 Initialization         11.4.2 Counter Underflow         11.4.3 Operations in Repeat Mode         11.4.4 Operations in One-shot Mode         11.4.5 Counter Value Read         Interrupt.         Control Registers         T16 Ch.n Clock Control Register         T16 Ch.n Mode Register         T16 Ch.n Reload Data Register	10-7 10-8 <b> 11-1</b> 11-1 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-2 11-3 11-3 11-3 11-4 11-4 11-4 11-5 11-6 11-6 11-6

12	UART	(UART3)	.12-1
	12.1	Overview	12-1
	12.2	Input/Output Pins and External Connections	12-2
		12.2.1 List of Input/Output Pins	
		12.2.2 External Connections	
		12.2.3 Input Pin Pull-Up Function	
		12.2.4 Output Pin Open-Drain Output Function	
		12.2.5 Input/Output Signal Inverting Function	
	12.3	Clock Settings	
		12.3.1 UART3 Operating Clock	
		12.3.2 Clock Supply in SLEEP Mode	
		12.3.3 Clock Supply in DEBUG Mode	
		12.3.4 Baud Rate Generator	
	12.4	Data Format	
		Operations	
	12.0	12.5.1 Initialization	
		12.5.2 Data Transmission	
		12.5.3 Data Reception	
		12.5.4 IrDA Interface	
		12.5.5 Carrier Modulation	
	12.6	Receive Errors	
	12.0	12.6.1 Framing Error	
		12.6.2 Parity Error	
		12.6.3 Overrun Error	
	12.7	Interrupts	
		Control Registers	
	12.0	UART3 Ch.n Clock Control Register	
		UART3 Ch. <i>n</i> Mode Register	
		UART3 Ch.n Baud-Rate Register	
		UART3 Ch.n Control Register	
		UART3 Ch.n Transmit Data Register	
		UART3 Ch.n Receive Data Register	
		UART3 Ch. <i>n</i> Status and Interrupt Flag Register UART3 Ch. <i>n</i> Interrupt Enable Register	
		UART3 Ch. <i>n</i> Carrier Waveform Register	
13	-	ronous Serial Interface (SPIA)	
		Overview	
	13.2	Input/Output Pins and External Connections	13-2
		13.2.1 List of Input/Output Pins	
		13.2.2 External Connections	
		13.2.3 Pin Functions in Master Mode and Slave Mode	
		13.2.4 Input Pin Pull-Up/Pull-Down Function	
	13.3	Clock Settings	
		13.3.1 SPIA Operating Clock	
		13.3.2 Clock Supply in DEBUG Mode	
		13.3.3 SPI Clock (SPICLKn) Phase and Polarity	13-4
	13.4	Data Format	13-5
	13.5	Operations	13-5
		13.5.1 Initialization	13-5
		13.5.2 Data Transmission in Master Mode	
		13.5.3 Data Reception in Master Mode	
		13.5.4 Terminating Data Transfer in Master Mode	13-8

	13.5.5 Data Transfer in Slave Mode	
	13.5.6 Terminating Data Transfer in Slave Mode	13-10
13.6	Interrupts	13-10
13.7	Control Registers	13-11
	SPIA Ch.n Mode Register	
	SPIA Ch.n Control Register	. 13-12
	SPIA Ch.n Transmit Data Register	. 13-13
	SPIA Ch.n Receive Data Register	
	SPIA Ch.n Interrupt Flag Register	
	SPIA Ch.n Interrupt Enable Register	. 13-14
14 I <sup>2</sup> C (I2)	C)	.14-1
•	Overview	
14.2	Input/Output Pins and External Connections	
	14.2.1 List of Input/Output Pins	
	14.2.2 External Connections	
14.3	Clock Settings	
	14.3.1 I2C Operating Clock	
	14.3.2 Clock Supply in DEBUG Mode	
	14.3.3 Baud Rate Generator	
14.4	Operations	. 14-4
	14.4.1 Initialization	
	14.4.2 Data Transmission in Master Mode	
	14.4.3 Data Reception in Master Mode	
	14.4.4 10-bit Addressing in Master Mode	
	14.4.5 Data Transmission in Slave Mode	
	14.4.6 Data Reception in Slave Mode	
	14.4.7 Slave Operations in 10-bit Address Mode	
	14.4.8 Automatic Bus Clearing Operation	
	14.4.9 Error Detection	
14.5	Interrupts	14-16
14.6	Control Registers	14-17
	I2C Ch.n Clock Control Register	. 14-17
	I2C Ch.n Mode Register	
	I2C Ch. <i>n</i> Baud-Rate Register	
	I2C Ch.n Own Address Register	
	I2C Ch.n Control Register	
	I2C Ch.n Transmit Data Register	
	I2C Ch.n Receive Data Register I2C Ch.n Status and Interrupt Flag Register	
	I2C Ch.n Interrupt Enable Register	
	PWM Timers (T16B)	
15.1	Overview	. 15-1
15.2	Input/Output Pins	. 15-2
15.3	Clock Settings	. 15-3
	15.3.1 T16B Operating Clock	
	15.3.2 Clock Supply in SLEEP Mode	
	15.3.3 Clock Supply in DEBUG Mode	
	15.3.4 Event Counter Clock	
15.4	Operations	
	15.4.1 Initialization	
	15.4.2 Counter Block Operations	
	15.4.3 Comparator/Capture Block Operations	
	15.4.4 TOUT Output Control	

	15.5	Interrupt	15-22
	15.6	Control Registers	15-22
		T16B Ch.n Clock Control Register	15-22
		T16B Ch.n Counter Control Register	15-23
		T16B Ch. <i>n</i> Max Counter Data Register	
		T16B Ch. <i>n</i> Timer Counter Data Register	. 15-24
		T16B Ch.n Counter Status Register	
		T16B Ch. <i>n</i> Interrupt Flag Register	
		T16B Ch.n Interrupt Enable Register	
		T16B Ch.n Comparator/Capture m Control Register	
		T16B Ch.n Compare/Capture <i>m</i> Data Register	. 15-30
16	Sound	Generator (SNDA)	.16-1
	16.1	Overview	. 16-1
		Output Pins and External Connections	
	10.2	16.2.1 List of Output Pins	
		16.2.2 Output Pin Drive Mode	
		16.2.3 External Connections	
	10.0		
	16.3	Clock Settings	
		16.3.1 SNDA Operating Clock	
		16.3.2 Clock Supply in SLEEP Mode	
		16.3.3 Clock Supply in DEBUG Mode	
	16.4	Operations	
		16.4.1 Initialization	
		16.4.2 Buzzer Output in Normal Buzzer Mode	
		16.4.3 Buzzer Output in One-shot Buzzer Mode	
		16.4.4 Output in Melody Mode	. 16-7
	16.5	Interrupts	. 16-9
	16.6	Control Registers	. 16-9
		SNDA Clock Control Register	
		SNDA Select Register	. 16-10
		SNDA Control Register	. 16-11
		SNDA Data Register	. 16-11
		SNDA Interrupt Flag Register	
		SNDA Interrupt Enable Register	. 16-13
17	IR Ren	note Controller (REMC3)	.17-1
		Overview	
	17.2	Input/Output Pins and External Connections	
		17.2.1 Output Pin	
		17.2.2 External Connections	
	17.3	Clock Settings	
		17.3.1 REMC3 Operating Clock	
		17.3.2 Clock Supply in SLEEP Mode	
		17.3.3 Clock Supply in DEBUG Mode	. 17-2
	17.4	Operations	. 17-2
		17.4.1 Initialization	
		17.4.2 Data Transmission Procedures	. 17-3
		17.4.3 REMO Output Waveform	
		17.4.4 Continuous Data Transmission and Compare Buffers	
	17.5	Interrupts	
		Application Example: Driving EL Lamp	
	17.7	Control Registers	
		REMC3 Clock Control Register	
		REMC3 Data Bit Counter Control Register	ı/-ö

	REMC3 Data Bit Counter Register	
	REMC3 Data Bit Active Pulse Length Register	
	REMC3 Data Bit Length Register	
	REMC3 Status and Interrupt Flag Register	
	REMC3 Interrupt Enable Register	
	REMC3 Carrier Waveform Register	
	REMC3 Carrier Modulation Control Register	17-12
18 R/F C	converter (RFC)	18-1
	1 Overview	
	2 Input/Output Pins and External Connections	
10.	18.2.1 List of Input/Output Pins	
	18.2.2 External Connections	
18.	3 Clock Settings	
	18.3.1 RFC Operating Clock	
	18.3.2 Clock Supply in SLEEP Mode	18-3
	18.3.3 Clock Supply in DEBUG Mode	. 18-3
18.	4 Operations	. 18-3
	18.4.1 Initialization	
	18.4.2 Operating Modes	
	18.4.3 RFC Counters	
	18.4.4 Converting Operations and Control Procedure	
	18.4.5 CR Oscillation Frequency Monitoring Function	
	5 Interrupts	
18.	6 Control Registers	
	RFC Ch.n Clock Control Register	
	RFC Ch.n Control Register	
	RFC Ch.n Oscillation Trigger Register	
	RFC Ch.n Measurement Counter Low and High Registers	
	RFC Ch.n Time Base Counter Low and High Registers	
	RFC Ch.n Interrupt Flag Register	
	RFC Ch.n Interrupt Enable Register	18-11
19 12-bi	t A/D Converter (ADC12A)	19-1
19.	1 Overview	19-1
	2 Input Pins and External Connections	
10.	19.2.1 List of Input Pins	
	19.2.2 External Connections	
19.	3 Clock Settings	
	19.3.1 ADC12A Operating Clock	
	19.3.2 Sampling Time	
19.	4 Operations	19-3
	19.4.1 Initialization	. 19-3
	19.4.2 Conversion Start Trigger Source	. 19-3
	19.4.3 Conversion Mode and Analog Input Pin Settings	19-4
	19.4.4 A/D Conversion Operations and Control Procedures	
19	5 Interrupts	
19.	6 Control Registers ADC12A Ch.n Control Register	
	ADC12A Ch.n Trigger/Analog Input Select Register	
	ADC12A Ch.n Configuration Register	
	ADC12A Ch.n Interrupt Flag Register	
	ADC12A Ch. <i>n</i> Interrupt Enable Register	
	ADC12A Ch.n Result Register m	

20	Multip	lier/Divider (COF	PRO2)	
	20.1	Overview		
	20.2	Operation Mode a	nd Output Mode	
	20.3	Multiplication	·	
		-		
			n Results	
		<b>.</b> .		
21			ics	
	21.1	Absolute Maximur	n Ratings	
	21.2	Recommended O	perating Conditions	
	21.3	Current Consump	tion	
	21.4	System Reset Cor	ntroller (SRC) Characteristics	
		-	CLG) Characteristics	
		,	aracteristics	
			(PPORT) Characteristics	
			etector (SVD3) Characteristics	
			aracteristics	
		-	rial Interface (SPIA) Characteristics	
		. ,	eristics	
	21.1	2 R/F Converter (R	FC) Characteristics	
	21.1	3 12-bit A/D Conve	erter (ADC12A) Characteristics	
22	Basic	External Connec	tion Diagram	22-1
			-	
23	Packa	ge		23-1
Ар	pendix	A List of Periph	eral Circuit Control Registers	AP-A-1
		0x4000-0x4008	Misc Registers (MISC)	AP-A-1
		0x4020	Power Generator (PWG)	AP-A-1
			Clock Generator (CLG)	
			Interrupt Controller (ITC)	
			Watchdog Timer (WDT2)	
			Real-time Clock (RTCA)	
			Supply Voltage Detector (SVD3)	
			16-bit Timer (T16) Ch.0	
		0x41b0	Flash Controller (FLASHC)	
			I/O Ports (PPORT)	
			Universal Port Multiplexer (UPMUX)	
			UART (UART3) Ch.0	
			16-bit Timer (T16) Ch.1	
			Synchronous Serial Interface (SPIA) Ch.0	
			I <sup>2</sup> C (I2C) Ch.0	
			16-bit PWM Timer (T16B) Ch.0	
			16-bit PWM Timer (T16B) Ch.1	
			UART (UART3) Ch.1	
			16-bit Timer (T16) Ch.2	AP-A-26
			Supervise Carial Interface (CDIA) OF 1	
		0x5270-0x527a	Synchronous Serial Interface (SPIA) Ch.1	
		0x5270–0x527a 0x5300–0x530a	Sound Generator (SNDA)	AP-A-27
		0x5270–0x527a 0x5300–0x530a 0x5320–0x5332	Sound Generator (SNDA) IR Remote Controller (REMC3)	AP-A-27 AP-A-28
		0x5270–0x527a 0x5300–0x530a 0x5320–0x5332 0x5440–0x5450	Sound Generator (SNDA) IR Remote Controller (REMC3) R/F Converter (RFC) Ch.0 (S1C17M22/M25).	AP-A-27 AP-A-28 AP-A-29
		0x5270-0x527a 0x5300-0x530a 0x5320-0x5332 0x5440-0x5450 0x5460-0x5470	Sound Generator (SNDA) IR Remote Controller (REMC3)	AP-A-27 AP-A-28 AP-A-29 AP-A-30 AP-A-30

#### CONTENTS

	0x54a0–0x54ba	12-bit A/D Converter (ADC12A)	AP-A-31
	0xffff90	Debugger (DBG)	AP-A-33
Appendix	B Power Saving		AP-B-1
B.1	Operating Status C	onfiguration Examples for Power Saving	AP-B-1
B.2	Other Power Saving	g Methods	AP-B-2
Appendix	C Mounting Pre	cautions	AP-C-1
Appendix	D Measures Ag	ainst Noise	AP-D-1
Appendix	E Initialization F	Routine	AP-E-1
Revision H	listory		

# 1 Overview

The S1C17M20/M21/M22/M23/M24/M25 is a 16-bit embedded Flash MCU that features low power consumption. The embedded Flash memory can also be used as an EEPROM emulation data memory via software. The S1C17M20/M21/M22/M23/M24/M25 includes various serial interfaces, an A/D converter, and various timers as well as a high-performance 16-bit CPU. It is suitable for applications that require an A/D conversion function, such as household equipment and FA products.

# **1.1 Features**


			Table 1.1.1 Fe	atures	
Model		S1C17	M20/M23	S1C17M21/M24	S1C17M22/M25
		24-pin PKG	32-pin PKG		
CPU					
CPU core		Seiko Epson o	riginal 16-bit RISC CI	PU core S1C17	
Other		On-chip debugger			
Embedded Flash r	nemory	· · · ·	· · · · · · · · · · · · · · · · · · ·		
Capacity		16K bytes (S10	C17M20/M21/M22)		
(for both instructions	s and data)		C17M23/M24/M25)		
Erase/program cou				y the debugging tool ICDm	nini
Other				ding/programming by ICD	
			ramming function us		
			ming voltage can be		
Embedded RAM		Tridon program	ining tonago oan bo	generated internally.	
Capacity		2K bytes			
Clock generator (	CL G)	ZIT Dytes			
System clock source		A sources (IOS	C/OSC1/OSC3/EXO	SC)	
System clock freque		21 MHz (max.)			
operating frequenc		[~ 1 WI 12 (111dX.)			
IOSC oscillator circ		700 647 (ture)	embedded oscillator		
(boot clock source)				conceletion of SI EED ato	te to vector table read by the CPU)
OSC1 oscillator circ		25 µs (max.) st	·		te to vector table read by the CPO)
USC I oscillator circ	Cuit		32.768 kHz (typ.) cr	ystal oscillator	
		32 kHz (typ.) embedded oscillator     Oscillation stop detection circuit included			
0000 111 1		-			
OSC3 oscillator circ	cuit	- 21 MHz (max.) crystal/ceramic oscillator			
		12, 16, and 20 MHz-switchable embedded oscillator			
		Auto-trimming function for the embedded oscillator			
EXOSC clock input		21 MHz (max.) square or sine wave input			
Other		Configurable system clock division ratio			
		Configurable system clock used at wake up from SLEEP state Operating clock frequency for the CPU and all peripheral circuits is selectable.			
		Operating cloc	k frequency for the C	PU and all peripheral circu	iits is selectable.
I/O port (PPORT)					
Number of general-		17 bits (max.)	23 bits (max.)		39 bits (max.)
purpose ports	Output port	1 bit (max.)			
	Other		d with the peripheral	/0.	
Number of input int		15 bits (max.)	19 bits (max.)		35 bits (max.)
Number of ports the		15 bits	19 bits		32 bits
universal port multip	olexer (UPMUX	) A peripheral ci	rcuit I/O function sele	cted via software can be a	ssigned to each port.
Timers					
Watchdog timer (W	DT2)	Generates NM	l or watchdog timer r	eset.	
		Programmable NMI/reset generation cycle			
Real-time clock (RT	CA)	128–1 Hz counter, second/minute/hour/day/day of the week/month/year counters			
		Theoretical regulation function for 1-second correction			
		Alarm and stop	watch functions		
16-bit timer (T16)		4 channels			
		Generates the	SPIA master clocks a	and the ADC12A trigger sig	inal.
16-bit PWM timer (	T16B)	Generates the SPIA master clocks and the ADC12A trigger signal. 2 channels			
	- /	Event counter/	capture function		
			n generation function		
				nput ports: 2 ports/channe	2
Supply voltage de	tector (SVD3)			Part Parter a Parter offering	-
		Vpp or external	voltage (one externa	l voltage input port is prov	ided and an external voltage level
				• • • •	
Detection level					5 0 V)
				1.2 10 0	
				ording to the detection love	e evaluation
Detection voltage Detection level Other		can be detecte VDD: 28 levels ( Intermittent op	d even if it exceeds 1.8 to 5.0 V)/external eration mode	• • • •	5.0 V)

Model Serial interfaces UART (UART3)	S1C17M20/M23 S1C17M21/I	M24 S1C17M22/M25
	24-pin PKG 32-pin PKG	
UART (UART3)		
	2 channels	
	Baud-rate generator included, IrDA1.0 supported	
	Open drain output, signal polarity, and baud rate divis	sion ratio are configurable.
	Infrared communication carrier modulation output fur	loction
Synchronous serial interface	2 channels	
(SPIA)	2 to 16-bit variable data length	
	The 16-bit timer (T16) can be used for the baud-rate	generator in master mode.
I <sup>2</sup> C (I2C)	1 channel	
	Baud-rate generator included	
Sound generator (SNDA)		
Buzzer output function	512 Hz to 16 kHz output frequencies	
	One-shot output function	
Melody generation function	Pitch: 128 Hz to 16 kHz ≈ C3 to C6	
	Duration: 7 notes/rests (Half note/rest to thirty-secon	d note/rest)
	Tempo: 16 tempos (30 to 480)	
	Tie/slur may be specified.	
IR remote controller (REMC3)		
Number of transmitter channels	1 channel	0
Other	EL lamp drive waveform can be generated for an app	lication example.
D/5 I (D50)	Output inversion function	
R/F converter (RFC)		
Conversion method	-	CR oscillation type
		with 24-bit counters
Number of conversion channels		2 channels (Up to two sensors
		can be connected to each
		channel.)
Supported sensors		DC-bias resistive sensors
12-bit A/D converter (ADC12A)		
Conversion method	Successive approximation type	
Resolution	12 bits	
Number of conversion channels	1 channel	0 monto
Number of analog signal input ports Multiplier/divider (COPRO2)	4 ports 6 ports	8 ports
Arithmetic functions	16-bit × 16-bit multiplier	
	16-bit × 16-bit + 32-bit multiply and accumulation uni	+
	32-bit ÷ 32-bit divider	L
Reset		
#RESET pin	Reset when the reset pin is set to low.	
Power-on reset	Reset at power on.	
Brownout reset	Reset when the power supply voltage drops.	
	Reset when the P00 to P01/P02/P03 keys are presse	d simultaneously (can be enabled/disabled
	using a register).	
Key entry reset		
Key entry reset		
Key entry reset Watchdog timer reset	Reset when the watchdog timer overflows (can be en Reset when the supply voltage detector detects the se	abled/disabled using a register).
Key entry reset	Reset when the watchdog timer overflows (can be en	abled/disabled using a register).
Key entry reset Watchdog timer reset	Reset when the watchdog timer overflows (can be en Reset when the supply voltage detector detects the se	abled/disabled using a register).
Key entry reset Watchdog timer reset Supply voltage detector reset	Reset when the watchdog timer overflows (can be en Reset when the supply voltage detector detects the se	abled/disabled using a register). et voltage level (can be enabled/disabled us-
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt	Reset when the watchdog timer overflows (can be en Reset when the supply voltage detector detects the se ing a register).	abled/disabled using a register). et voltage level (can be enabled/disabled us-
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Non-maskable interrupt	Reset when the watchdog timer overflows (can be en Reset when the supply voltage detector detects the se ing a register). 4 systems (Reset, address misaligned interrupt, debu	abled/disabled using a register). et voltage level (can be enabled/disabled us-
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Non-maskable interrupt Programmable External int.	Reset when the watchdog timer overflows (can be en Reset when the supply voltage detector detects the se ing a register). 4 systems (Reset, address misaligned interrupt, debu 1 system (8 levels)	abled/disabled using a register). et voltage level (can be enabled/disabled us- g, NMI)
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Non-maskable interrupt Programmable Interrupt External int. Internal int.	Reset when the watchdog timer overflows (can be en Reset when the supply voltage detector detects the se ing a register). 4 systems (Reset, address misaligned interrupt, debu 1 system (8 levels)	abled/disabled using a register). et voltage level (can be enabled/disabled us- g, NMI)
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Non-maskable interrupt Programmable Interrupt External int. Power supply voltage	Reset when the watchdog timer overflows (can be en Reset when the supply voltage detector detects the se ing a register). 4 systems (Reset, address misaligned interrupt, debu 1 system (8 levels) 17 systems (8 levels)	abled/disabled using a register). et voltage level (can be enabled/disabled us- g, NMI)
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Non-maskable interrupt Programmable Interrupt Interrupt Power supply voltage Vod operating voltage	Reset when the watchdog timer overflows (can be en         Reset when the supply voltage detector detects the set ing a register).         4 systems (Reset, address misaligned interrupt, debut 1 system (8 levels)         17 systems (8 levels)         1.8 to 5.5 V	abled/disabled using a register). et voltage level (can be enabled/disabled us- g, NMI)
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Programmable External int. interrupt Internal int. Power supply voltage VDD operating voltage VDD operating voltage for Flash	Reset when the watchdog timer overflows (can be en         Reset when the supply voltage detector detects the set ing a register).         4 systems (Reset, address misaligned interrupt, debut 1 system (8 levels)         17 systems (8 levels)         1.8 to 5.5 V         2.4 to 5.5 V (When VPP (7.5 V) is supplied externally)	abled/disabled using a register). et voltage level (can be enabled/disabled us- g, NMI)
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Non-maskable interrupt Programmable Interrupt Bower supply voltage Vbb operating voltage Vbb operating voltage for Flash programming Operating temperature	Reset when the watchdog timer overflows (can be en         Reset when the supply voltage detector detects the set ing a register).         4 systems (Reset, address misaligned interrupt, debut 1 system (8 levels)         17 systems (8 levels)         1.8 to 5.5 V         2.4 to 5.5 V (When VPP (7.5 V) is supplied externally)	abled/disabled using a register). et voltage level (can be enabled/disabled us- g, NMI)
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Non-maskable interrupt Programmable interrupt Noner supply voltage Vod operating voltage Vod operating voltage for Flash programming	Reset when the watchdog timer overflows (can be en Reset when the supply voltage detector detects the so ing a register). 4 systems (Reset, address misaligned interrupt, debut 1 system (8 levels) 17 systems (8 levels) 1.8 to 5.5 V 2.4 to 5.5 V 2.4 to 5.5 V (When VPP (7.5 V) is supplied externally) 2.4 to 5.5 V (When VPP is generated internally) -40 to 85°C	abled/disabled using a register). et voltage level (can be enabled/disabled us- g, NMI)
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Programmable Interrupt Power supply voltage Vob operating voltage Vob operating voltage Operating temperature Operating temperature range	Reset when the watchdog timer overflows (can be en         Reset when the supply voltage detector detects the set ing a register).         4 systems (Reset, address misaligned interrupt, debut 1 system (8 levels)         17 systems (8 levels)         1.8 to 5.5 V         2.4 to 5.5 V (When VPP (7.5 V) is supplied externally)         2.4 to 5.5 V (When VPP is generated internally)         -40 to 85°C	abled/disabled using a register). et voltage level (can be enabled/disabled us- g, NMI)
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Non-maskable interrupt Programmable interrupt Power supply voltage Vob operating voltage Vob operating voltage Vob operating voltage Operating temperature Operating temperature range Current consumption (typ. value)	Reset when the watchdog timer overflows (can be en Reset when the supply voltage detector detects the se ing a register). 4 systems (Reset, address misaligned interrupt, debu 1 system (8 levels) 17 systems (8 levels) 1.8 to 5.5 V 2.4 to 5.5 V (When VPP (7.5 V) is supplied externally) 2.4 to 5.5 V (When VPP is generated internally) -40 to 85°C	abled/disabled using a register). et voltage level (can be enabled/disabled us- g, NMI)
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Non-maskable interrupt Programmable Interrupt Interrupt Vob operating voltage Vob operating voltage Vob operating voltage for Flash programming Operating temperature Operating temperature range Current consumption (typ. value) SLEEP mode	Reset when the watchdog timer overflows (can be en         Reset when the supply voltage detector detects the sating a register).         4 systems (Reset, address misaligned interrupt, debut 1 system (8 levels)         17 systems (8 levels)         1.8 to 5.5 V         2.4 to 5.5 V (When VPP (7.5 V) is supplied externally)         2.4 to 5.5 V (When VPP is generated internally)         -40 to 85°C         0.36 μA         IOSC = OFF, OSC1 = OFF, OSC3 = OFF	abled/disabled using a register). et voltage level (can be enabled/disabled us- g, NMI)
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Non-maskable interrupt Programmable interrupt Power supply voltage Vob operating voltage Vob operating voltage Vob operating voltage Operating temperature Operating temperature range Current consumption (typ. value)	Reset when the watchdog timer overflows (can be en         Reset when the supply voltage detector detects the set ing a register).         4 systems (Reset, address misaligned interrupt, debut 1 system (8 levels)         17 systems (8 levels)         1.8 to 5.5 V         2.4 to 5.5 V (When VPP (7.5 V) is supplied externally)         2.4 to 5.5 V (When VPP is generated internally)         -40 to 85°C         0.36 μA         IOSC = OFF, OSC1 = OFF, OSC3 = OFF         0.7 μA	abled/disabled using a register). et voltage level (can be enabled/disabled us- g, NMI)
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Non-maskable interrupt Programmable External int. interrupt Internal int. Power supply voltage Vbb operating voltage Vbb operating voltage for Flash programming Operating temperature Operating temperature range Current consumption (typ. value) SLEEP mode HALT mode	Reset when the watchdog timer overflows (can be en         Reset when the supply voltage detector detects the set ing a register).         4 systems (Reset, address misaligned interrupt, debut 1 system (8 levels)         17 systems (8 levels)         17 systems (8 levels)         1.8 to 5.5 V         2.4 to 5.5 V (When VPP (7.5 V) is supplied externally)         2.4 to 5.5 V (When VPP is generated internally)         -40 to 85°C         0.36 μA         IOSC = OFF, OSC1 = OFF, OSC3 = OFF         0.7 μA         OSC1 = 32.768 kHz (crystal oscillator), RTC = ON	abled/disabled using a register). et voltage level (can be enabled/disabled us- g, NMI)
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Non-maskable interrupt Programmable Interrupt Interrupt Vob operating voltage Vob operating voltage Vob operating voltage for Flash programming Operating temperature Operating temperature range Current consumption (typ. value) SLEEP mode	Reset when the watchdog timer overflows (can be en         Reset when the supply voltage detector detects the set ing a register).         4 systems (Reset, address misaligned interrupt, debut 1 system (8 levels)         17 systems (8 levels)         17 systems (8 levels)         1.8 to 5.5 V         2.4 to 5.5 V (When VPP (7.5 V) is supplied externally)         2.4 to 5.5 V (When VPP is generated internally)         -40 to 85°C         0.36 μA         IOSC = OFF, OSC1 = OFF, OSC3 = OFF         0.7 μA         OSC1 = 32.768 kHz (crystal oscillator), RTC = ON         5 μA	abled/disabled using a register). et voltage level (can be enabled/disabled us- g, NMI)
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Non-maskable interrupt Programmable External int. interrupt Internal int. Power supply voltage Vbb operating voltage Vbb operating voltage for Flash programming Operating temperature Operating temperature range Current consumption (typ. value) SLEEP mode HALT mode	Reset when the watchdog timer overflows (can be en         Reset when the supply voltage detector detects the series a register).         4 systems (Reset, address misaligned interrupt, debut 1 system (8 levels)         17 systems (8 levels)         17 systems (8 levels)         1.8 to 5.5 V         2.4 to 5.5 V (When VPP (7.5 V) is supplied externally)         2.4 to 5.5 V (When VPP is generated internally)         -40 to 85°C         0.36 μA         IOSC = OFF, OSC1 = OFF, OSC3 = OFF         0.7 μA         OSC1 = 32.768 kHz (crystal oscillator), RTC = ON         5 μA         OSC1 = 32.768 kHz (crystal oscillator), RTC = ON, CF	abled/disabled using a register). et voltage level (can be enabled/disabled us- g, NMI)
Key entry reset Watchdog timer reset Supply voltage detector reset Interrupt Non-maskable interrupt Programmable External int. Power supply voltage Vbb operating voltage Vbb operating voltage for Flash programming Operating temperature Operating temperature range Current consumption (typ. value) SLEEP mode HALT mode	Reset when the watchdog timer overflows (can be en         Reset when the supply voltage detector detects the set ing a register).         4 systems (Reset, address misaligned interrupt, debut 1 system (8 levels)         17 systems (8 levels)         17 systems (8 levels)         1.8 to 5.5 V         2.4 to 5.5 V (When VPP (7.5 V) is supplied externally)         2.4 to 5.5 V (When VPP is generated internally)         -40 to 85°C         0.36 μA         IOSC = OFF, OSC1 = OFF, OSC3 = OFF         0.7 μA         OSC1 = 32.768 kHz (crystal oscillator), RTC = ON         5 μA	abled/disabled using a register). et voltage level (can be enabled/disabled us- g, NMI)

Model	S1C17	M20/M23	S1C17M21/M24	S1C17M22/M25
	24-pin PKG	32-pin PKG		
Shipping form				
Package	*1 SQFN4-24PIN	SQFN5-32PIN	TQFP12-32PIN	TQFP12-48PIN
	(P-VQFN024-	(P-VQFN032-	(P-TQFP032-0707-0.80,	(P-TQFP048-0707-0.50,
	0404-0.50,	0505-0.50,	7 × 7 mm, t = 1.2 mm,	7 × 7 mm, t = 1.2 mm,
	4 × 4 mm,	5 × 5 mm,	0.8 mm pitch)	0.5 mm pitch)
	t = 1 mm,	t = 1 mm,		
	0.5 mm pitch)	0.5 mm pitch)		

\*1 Shown in parentheses are JEITA package names.

# 1.2 Block Diagram



\* The pin configuration and peripheral circuit function depends on the model. For detailed information, refer to Section 1.3, "Pins." Figure 1.2.1 S1C17M20/M21/M22/M23/M24/M25 Block Diagram

## 1.3 Pins

## 1.3.1 S1C17M20/M23 Pin Configuration Diagram

#### SQFN4-24PIN




Figure 1.3.1.1 S1C17M20/M23 Pin Configuration Diagram (SQFN4-24PIN)

#### SQFN5-32PIN





Figure 1.3.1.2 S1C17M20/M23 Pin Configuration Diagram (SQFN5-32PIN)

## 1.3.2 S1C17M21/M24 Pin Configuration Diagram

#### TQFP12-32PIN



## 1.3.3 S1C17M22/M25 Pin Configuration Diagram

**TQFP12-48PIN** 




Figure 1.3.3.1 S1C17M22/M25 Pin Configuration Diagram (TQFP12-48PIN)

## 1.3.4 Pin Descriptions

#### Symbol meanings

Assigned signal: The signal listed at the top of each pin is assigned in the initial state. The pin function must be switched via software to assign another signal (see the "I/O Ports" chapter).

I/O:	I O I/O P A Hi-Z	= Input = Output = Input/output = Power supply = Analog signal = High impedance state
Initial state:	I (Pull-up) I (Pull-down Hi-Z O (H) O (L)	<ul> <li>Input with pulled up</li> <li>Input with pulled down</li> <li>High impedance state</li> <li>High level output</li> <li>Low level output</li> </ul>

Tolerant fail-safe structure:

1

= Over voltage tolerant fail-safe type I/O cell included (see the "I/O Ports" chapter)

Table 1.3.4.1	Pin description
---------------	-----------------

Pin/pad name	Assigned signal	I/O	Initial state	Tolerant fail-safe structure	Function	M20/M23 (24-pin)	M20/M23 M21/M24 (32-pin)	M22/M25 (48-pin)
Vdd	Vdd	Р	-	-	Power supply (+)	1	<ul> <li>Image: A set of the set of the</li></ul>	1
Vss	Vss	Р	-	-	GND	1	1	1
Vpp	Vpp	Р	-	-	Power supply for Flash programming	1	1	1
Vd1	VD1	A	-	-	VD1 regulator output	1	1	1
OSC1	OSC1	Α	-	-	OSC1 oscillator circuit input	-	1	1
OSC2	OSC2	Α	-	-	OSC1 oscillator circuit output	-	$\checkmark$	1
#RESET	#RESET	I	I (Pull-up)	-	Reset input	1	1	1
P00	P00	I/O	Hi-Z	$\checkmark$	I/O port	1	✓	1
	EXCL00	I	]		16-bit PWM timer Ch.0 event counter input 0	1	1	1
	UPMUX	I/O	]		User-selected I/O (universal port multiplexer)	1	1	1
P01	P01	1/0	Hi-Z	1	I/O port	1	1	1
	EXCL01	I	1		16-bit PWM timer Ch.0 event counter input 1	1	1	1
	UPMUX	1/0	1		User-selected I/O (universal port multiplexer)	1	1	1
P02	P02	1/0	Hi-Z	~	I/O port	1	1	1
	BZOUT	0	1		Sound generator output	1	1	1
	UPMUX	1/0	1		User-selected I/O (universal port multiplexer)	1	1	1
P03	P03	1/0	Hi-Z	1	I/O port	1	1	1
	#BZOUT	0	1		Sound generator inverted output	1	1	1
	UPMUX	1/0	1		User-selected I/O (universal port multiplexer)	1	1	1
P04	P04	1/0	Hi-Z	1	I/O port	-	-	1
	RFCLKO0	0	1		R/F converter Ch.0 clock monitor output	-	-	1
	UPMUX	1/0	1		User-selected I/O (universal port multiplexer)	-	-	1
P05	P05	1/0	Hi-Z	1	I/O port	-	-	1
	RFCLKO1	0	1		R/F converter Ch.1 clock monitor output	-	-	1
	UPMUX	1/0	1		User-selected I/O (universal port multiplexer)	-	-	1
P06	P06	1/0	Hi-Z	~	I/O port	-	-	1
	UPMUX	1/0	1		User-selected I/O (universal port multiplexer)	-	-	1
P07	P07	1/0	Hi-Z	1	I/O port	-	-	1
	UPMUX	1/0	1		User-selected I/O (universal port multiplexer)	-	-	1
P10	P10	1/0	Hi-Z	1	I/O port	-	1	1
	UPMUX	1/0	1		User-selected I/O (universal port multiplexer)	-	1	1
P11	P11	1/0	Hi-Z	1	I/O port	-	1	1
	UPMUX	1/0	1	-	User-selected I/O (universal port multiplexer)	-	1	1
P12	P12	1/0	Hi-Z	1	I/O port	1	1	1
	REMO	0		-	IR remote controller transmit data output	1	1	1
	UPMUX	1/0	1		User-selected I/O (universal port multiplexer)	1		1

#### **1 OVERVIEW**

Pin/pad name	Assigned signal	I/O	Initial state	Tolerant fail-safe structure	Function	M20/M23 (24-pin)	M20/M23 M21/M24 (32-pin)	M22/M25 (48-pin)
P13	P13	I/O	Hi-Z	1	I/O port	1	1	1
	FOUT	0			Clock external output	1	1	1
	UPMUX	I/O			User-selected I/O (universal port multiplexer)	1	1	1
P14	P14	I/O	Hi-Z	1	I/O port	1	1	1
	#ADTRG0	1			12-bit A/D converter Ch.0 trigger input	1	1	1
	UPMUX	1/0			User-selected I/O (universal port multiplexer)	1	<ul> <li>Image: A state of the state of</li></ul>	<ul> <li>Image: A start of the start of</li></ul>
P15	P15	1/0	Hi-Z	$\checkmark$	I/O port		<ul> <li>Image: A state of the state of</li></ul>	<ul> <li>Image: A start of the start of</li></ul>
	CLPLS UPMUX	0	-		IR remote controller clear pulse output		✓ ✓	✓ ✓
P16	P16	1/0	Hi-Z	<ul> <li>✓</li> </ul>	User-selected I/O (universal port multiplexer)	-	✓ _	<i>✓</i>
FIO	UPMUX	1/0	111-2	v	User-selected I/O (universal port multiplexer)		_	✓ ✓
P17	P17	1/0	Hi-Z	1	I/O port		_	✓ ✓
	UPMUX	1/0		•	User-selected I/O (universal port multiplexer)		-	· ·
P20	P20	1/0	Hi-Z	-	I/O port	-	-	· /
	UPMUX	1/0			User-selected I/O (universal port multiplexer)	_	_	1
	ADIN07	Α			12-bit A/D converter Ch.0 analog signal input 7	-	-	1
P21	P21	I/O	Hi-Z	-	I/O port	-	-	1
	UPMUX	I/O	]		User-selected I/O (universal port multiplexer)	-	-	1
	ADIN06	Α			12-bit A/D converter Ch.0 analog signal input 6	-	-	1
P22	P22	I/O	Hi-Z	-	I/O port	-	1	1
	UPMUX	I/O			User-selected I/O (universal port multiplexer)		1	1
	ADIN05	A			12-bit A/D converter Ch.0 analog signal input 5	-	1	1
P23	P23	I/O	Hi-Z	-	I/O port	-	1	1
	UPMUX	I/O	-		User-selected I/O (universal port multiplexer)		1	1
	ADIN04	A			12-bit A/D converter Ch.0 analog signal input 4	-	<ul> <li>Image: A state of the state of</li></ul>	<ul> <li>Image: A start of the start of</li></ul>
P24	P24	1/0	Hi-Z	-	I/O port	<i>✓</i>	<ul> <li>✓</li> </ul>	1
	EXCL10		-		16-bit PWM timer Ch.1 event counter input 0	✓ ✓	✓ ✓	<ul> <li>Image: A start of the start of</li></ul>
	UPMUX ADIN03	I/O A	-		User-selected I/O (universal port multiplexer) 12-bit A/D converter Ch.0 analog signal input 3		✓ ✓	✓ ✓
P25	P25	1/0	Hi-Z	_	I/O port		✓ ✓	✓ ✓
1 20	EXCL11	1/0			16-bit PWM timer Ch.1 event counter input 1	- V	✓ ✓	✓ ✓
	UPMUX	1/0			User-selected I/O (universal port multiplexer)	1	· ·	· /
	ADIN02	Α			12-bit A/D converter Ch.0 analog signal input 2	1	1	1
P26	P26	I/O	Hi-Z	-	I/O port	1	1	1
	UPMUX	I/O	1		User-selected I/O (universal port multiplexer)	1	1	1
	ADIN01	Α			12-bit A/D converter Ch.0 analog signal input 1	1	1	1
P27	P27	I/O	Hi-Z	-	I/O port	1	1	1
	UPMUX	I/O			User-selected I/O (universal port multiplexer)	1	1	1
	ADIN00	A			12-bit A/D converter Ch.0 analog signal input 0	1	1	1
P30	P30	1/0	Hi-Z	-	I/O port	1	<ul> <li>Image: A state of the state of</li></ul>	<ul> <li>Image: A start of the start of</li></ul>
	UPMUX	1/0			User-selected I/O (universal port multiplexer)	✓ ✓	✓ ✓	<ul> <li>Image: A start of the start of</li></ul>
DO1	VREFA0	A	11: 7		12-bit A/D converter Ch.0 reference voltage input		<ul> <li>Image: A state of the state of</li></ul>	<ul> <li>Image: A start of the start of</li></ul>
P31	P31 EXOSC	1/0	Hi-Z	1	I/O port Clock generator external clock input		<i>✓</i>	<i>\</i>
	UPMUX	  /0	-		User-selected I/O (universal port multiplexer)		✓ ✓	✓ ✓
P32	P32	1/0	Hi-Z	1	I/O port	✓ ✓	✓ ✓	✓ ✓
1 02	RTC1S	0	1	•	Real-time clock 1-second cycle pulse output	- V	✓ ✓	<i>v</i>
	UPMUX	1/0			User-selected I/O (universal port multiplexer)	- V	✓ ✓	✓ ✓
	EXSVD0	A			External power supply voltage detection input	1	1	1
P33	P33	I/O	Hi-Z	1	I/O port	-	-	1
	SENB0	A	1		R/F converter Ch.0 sensor B oscillator pin	-	-	1
	UPMUX	I/O	1		User-selected I/O (universal port multiplexer)	-	-	1
P34	P34	I/O	Hi-Z	1	I/O port	-	-	1
	SENA0	Α			R/F converter Ch.0 sensor A oscillator pin	-	-	1
	UPMUX	I/O			User-selected I/O (universal port multiplexer)	-	-	1
P35	P35	I/O	Hi-Z	1	I/O port	-	-	1
	REF0	A			R/F converter Ch.0 reference oscillator pin	-	-	1
	UPMUX	I/O			User-selected I/O (universal port multiplexer)	-	-	1

Pin/pad name	Assigned signal	I/O	Initial state	Tolerant fail-safe structure	Function	M20/M23 (24-pin)	M20/M23 M21/M24 (32-pin)	M22/M25 (48-pin)
P36	P36	I/O	Hi-Z	1	I/O port	-	-	1
	RFIN0	Α			R/F converter Ch.0 oscillation input	-	-	1
	UPMUX	I/O			User-selected I/O (universal port multiplexer)	-	-	1
P37	P37	I/O	Hi-Z	1	I/O port	-	-	1
	SENB1	Α			R/F converter Ch.1 sensor B oscillator pin	-	-	1
	UPMUX	I/O			User-selected I/O (universal port multiplexer)	-	-	1
P40	P40	I/O	Hi-Z	1	I/O port	-	-	1
	SENA1	Α			R/F converter Ch.1 sensor A oscillator pin	-	-	1
P41	P41	I/O	Hi-Z	1	I/O port	-	-	1
	REF1	Α			R/F converter Ch.1 reference oscillator pin	-	-	1
P42	P42	I/O	Hi-Z	1	I/O port	-	-	1
	RFIN1	Α			R/F converter Ch.1 oscillation input	-	-	1
PD0	DST2	0	O (L)	1	On-chip debugger status output	1	1	1
	PD0	I/O			I/O port	1	1	1
PD1	DSIO	I/O	I (Pull-up)	1	On-chip debugger data input/output	1	1	1
	PD1	I/O			I/O port	1	1	1
PD2	DCLK	0	O (H)	-	On-chip debugger clock output	1	1	1
	PD2	0			Output port	1	1	1
PD3	PD3	I/O	Hi-Z	1	I/O port	-	1	1
	OSC3	Α			OSC3 oscillator circuit input	-	1	1
PD4	PD4	I/O	Hi-Z	1	I/O port	-	1	1
	OSC4	Α			OSC3 oscillator circuit output	-	1	1

Note: In the peripheral circuit descriptions, the assigned signal name is used as the pin name.

#### Universal port multiplexer (UPMUX)

The universal port multiplexer (UPMUX) allows software to select the peripheral circuit input/output function to be assigned to each pin from those listed below.

Peripheral circuit	Signal to be assigned	I/O	Channel number n	Function
Synchronous serial	SDIn	I	<i>n</i> = 0, 1	SPIA Ch.n data input
interface (SPIA)	SDOn	0		SPIA Ch.n data output
	SPICLKn	I/O		SPIA Ch.n clock input/output
	#SPISSn	I		SPIA Ch.n slave-select input
I <sup>2</sup> C (I2C)	SCLn	I/O	<i>n</i> = 0	I2C Ch.n clock input/output
	SDAn	I/O		I2C Ch.n data input/output
UART (UART3)	USINn	I	<i>n</i> = 0, 1	UART3 Ch.n data input
	USOUTn	0		UART3 Ch.n data output
16-bit PWM timer (T16B)	TOUTn0/CAPn0	I/O	<i>n</i> = 0, 1	T16B Ch.n PWM output/capture input 0
	TOUTn1/CAPn1	I/O		T16B Ch.n PWM output/capture input 1

Table 1.3.4.2 Peripheral Circuit Input/output Function Selectable by UPMUX

Note: Do not assign a function to two or more pins simultaneously.

# 2 Power Supply, Reset, and Clocks

The power supply, reset, and clocks in this IC are managed by the embedded power generator, system reset controller, and clock generator, respectively.

# 2.1 Power Generator (PWG)

## 2.1.1 Overview

PWG is the power generator that controls the internal power supply system to drive this IC with stability and low power. The main features of PWG are outlined below.

- Embedded VDI regulator
  - The VD1 regulator generates the VD1 voltage to drive internal circuits, this makes it possible to keep current consumption constant independent of the VDD voltage level.
  - The VDI regulator supports two operation modes, normal mode and economy mode, and setting the VDI regulator into economy mode at light loads helps achieve low-power operations.

Figure 2.1.1.1 shows the PWG configuration.




Figure 2.1.1.1 PWG Configuration

## 2.1.2 Pins

Table 2.1.2.1 lists the PWG pins.

Table 2.1.2.1 List of PWG Pins

Pin name	I/O	Initial status	Function
Vdd	Р	-	Power supply (+)
Vss	Р	-	GND
VD1	А	-	Embedded regulator output pin

For the VDD operating voltage range and recommended external parts, refer to "Recommended Operating Conditions, Power supply voltage VDD" in the "Electrical Characteristics" chapter and the "Basic External Connection Diagram" chapter, respectively.

## 2.1.3 VD1 Regulator Operation Mode

The VDI regulator supports two operation modes, normal mode and economy mode. Setting the VDI regulator into economy mode at light loads helps achieve low-power operations. Table 2.1.3.1 lists examples of light load conditions in which economy mode can be set.

Table 2.1.3.1 Examples of Light Load Conditions in which Economy Mode Can be Set

Light load condition	Exceptions
SLEEP mode (when all oscillators are stopped, or OSC1 only is active)	When a clock source except for OSC1 is
HALT mode (when OSC1 only is active)	active
RUN mode (when OSC1 only is active)	

The VD1 regulator also supports automatic mode in which the hardware detects a light load condition and automatically switches between normal mode and economy mode. Use the VD1 regulator in automatic mode when no special control is required.


# 2.2 System Reset Controller (SRC)

### 2.2.1 Overview

SRC is the system reset controller that resets the internal circuits according to the requests from the reset sources to archive steady IC operations. The main features of SRC are outlined below.

- Embedded reset hold circuit maintains reset state to boot the system safely while the internal power supply is unstable after power on or the oscillation frequency is unstable after the clock source is initiated.
- Supports reset requests from multiple reset sources.
  - #RESET pin
  - POR and BOR
  - Key-entry reset
  - Watchdog timer reset
  - Supply voltage detector reset
  - Peripheral circuit software reset (supports some peripheral circuits only)
- The CPU registers and peripheral circuit control bits will be reset with an appropriate initialization condition according to changes in status.

Figure 2.2.1.1 shows the SRC configuration.



## 2.2.2 Input Pin

Table 2.2.2.1 shows the SRC pin.

Pin name	I/O	Initial status	Function
Pin name	1/0	Initial status	Function
#RESET	I	l (Pull-up)	Reset input

The #RESET pin is connected to the noise filter that removes pulses not conforming to the requirements. An internal pull-up resistor is connected to the #RESET pin, so the pin can be left open. For the #RESET pin characteristics, refer to "#RESET pin characteristics" in the "Electrical Characteristics" chapter.

## 2.2.3 Reset Sources


The reset source refers to causes that request system initialization. The following shows the reset sources.

#### **#RESET** pin

Inputting a reset signal with a certain low level period to the #RESET pin issues a reset request.

#### POR and BOR

POR (Power On Reset) issues a reset request when the rise of VDD is detected. BOR (Brownout Reset) issues a reset request when a certain VDD voltage level is detected. Reset requests from these circuits ensure that the system will be reset properly when the power is turned on and the supply voltage is out of the operating voltage range. Figure 2.2.3.1 shows an example of POR and BOR internal reset operation according to variations in VDD.



For the POR and BOR electrical specifications, refer to "POR/BOR characteristics" in the "Electrical Characteristics" chapter.

#### **Key-entry reset**

Inputting a low level signal of a certain period to the I/O port pins configured to a reset input issues a reset request. This function must be enabled using an I/O port register. For more information, refer to the "I/O Ports" chapter.

#### Watchdog timer reset

Setting the watchdog timer into reset mode will issue a reset request when the counter overflows. This helps return the runaway CPU to a normal operating state. For more information, refer to the "Watchdog timer" chapter.

#### Supply voltage detector reset

By enabling the low power supply voltage detection reset function, the supply voltage detector will issue a reset request when a drop in the power supply voltage is detected. This makes it possible to put the system into reset state if the IC must be stopped under a low voltage condition. For more information, refer to the "Supply Voltage Detector" chapter.

#### Peripheral circuit software reset

Some peripheral circuits provide a control bit for software reset (MODEN or SFTRST). Setting this bit initializes the peripheral circuit control bits. Note, however, that the software reset operations depend on the peripheral circuit. For more information, refer to "Control Registers" in each peripheral circuit chapter.

Note: The MODEN bit of some peripheral circuits does not issue software reset.

## 2.2.4 Initialization Conditions (Reset Groups)

A different initialization condition is set for the CPU registers and peripheral circuit control bits, individually. The reset group refers to an initialization condition. Initialization is performed when a reset source included in a reset group issues a reset request. Table 2.2.4.1 lists the reset groups. For the reset group to initialize the registers and control bits, refer to the "CPU and Debugger" chapter or "Control Registers" in each peripheral circuit chapter.

Reset group	Reset source	Reset cancelation timing
HO	#RESET pin	Reset state is maintained for the reset
	POR and BOR	hold time tRSTR after the reset request is
	Key-entry reset	canceled.
	Supply voltage detector reset	
	Watchdog timer reset	
H1	#RESET pin	
	POR and BOR	
S0	Peripheral circuit software reset	Reset state is canceled immediately
	(MODEN and SFTRST bits. The	after the reset request is canceled.
	software reset operations de-	
	pend on the peripheral circuit.	

Table 2.2.4.1 List of Reset Groups

# 2.3 Clock Generator (CLG)

### 2.3.1 Overview

CLG is the clock generator that controls the clock sources and manages clock supply to the CPU and the peripheral circuits. The main features of CLG are outlined below.

- Supports multiple clock sources.
  - IOSC oscillator circuit that oscillates with a fast startup and no external parts required
  - Low-power OSC1 oscillator circuit in which the oscillator type can be specified from high-precision 32.768 kHz crystal oscillator (an external resonator is required) and internal oscillator
  - High-speed OSC3 oscillator circuit in which the oscillator type can be specified from crystal/ceramic oscillator (an external resonator is required) and internal oscillator
  - EXOSC clock input circuit that allows input of square wave and sine wave clock signals
- The system clock (SYSCLK), which is used as the operating clock for the CPU and bus, and the peripheral circuit operating clocks can be configured individually by selecting the suitable clock source and division ratio.
- IOSCCLK output from the IOSC oscillator circuit is used as the boot clock for fast booting.
- Controls the oscillator and clock input circuits to enable/disable according to the operating mode, RUN or SLEEP mode.
- Provides a flexible system clock switching function at SLEEP mode cancelation.
  - The clock sources to be stopped in SLEEP mode can be selected.
  - SYSCLK to be used at SLEEP mode cancelation can be selected from all clock sources.
  - The oscillator and clock input circuit on/off state can be maintained or changed at SLEEP mode cancelation.
- Provides the FOUT function to output an internal clock for driving external ICs or for monitoring the internal state.

Figure 2.3.1.1 shows the CLG configuration.

Table 2.3.1.1 CLG Configuration of S1C17M20/M21/M22/M23/M24/M25

Item	S1C17M20/M23		S1C17M21/M22/M24/M25	
Item	24-pin package	32-pin package	STC17W21/W22/W24/W25	
IOSC oscillator circuit	Available	Available	Available	
OSC1 crystal oscillator circuit	Unavailable	Available	Available	
OSC1 internal oscillator circuit	Available	Available	Available	
OSC3 crystal/ceramic oscillator circuit	Unavailable	Available	Available	
OSC3 internal oscillator circuit	Available	Available	Available	
EXOSC clock input	Available	Available	Available	




Figure 2.3.1.1 CLG Configuration

## 2.3.2 Input/Output Pins

Table 2.3.2.1 lists the CLG pins.

Table 2.3.2.1 List of CLG Pins

Pin name	I/O*	Initial status*	Function	
OSC1	A	-	OSC1 oscillator circuit input	
OSC2	A	-	OSC1 oscillator circuit output	
OSC3	A	-	OSC3 oscillator circuit input	
OSC4	A	-	OSC3 oscillator circuit output	
EXOSC	I	I	EXOSC clock input	
FOUT	0	O (L)	FOUT clock output	

\* Indicates the status when the pin is configured for CLG.

If the port is shared with the CLG input/output function and other functions, the CLG function must be assigned to the port. For more information, refer to the "I/O Ports" chapter.

## 2.3.3 Clock Sources

#### **IOSC** oscillator circuit

The IOSC oscillator circuit features a fast startup and no external parts are required for oscillating. Figure 2.3.3.1 shows the configuration of the IOSC oscillator circuit.




Figure 2.3.3.1 IOSC Oscillator Circuit Configuration

The IOSC oscillator circuit output clock IOSCCLK is used as SYSCLK at booting. For the oscillation characteristics, refer to "IOSC oscillator circuit characteristics" in the "Electrical Characteristics" chapter.

#### **OSC1** oscillator circuit

The OSC1 oscillator circuit is a low-power oscillator circuit that allows software to select the oscillator type from two different types shown below. Figure 2.3.3.2 shows the configuration of the OSC1 oscillator circuit.

#### Crystal oscillator

This oscillator circuit includes a gain-controlled oscillation inverter and a variable gate capacitor allowing use of various crystal resonators (32.768 kHz typ.) with ranges from cylinder type through surface-mount type. The oscillator circuit also includes a feedback resistor and a drain resistor, so no external parts are required except for a crystal resonator. The embedded oscillation stop detector, which detects oscillation stop and restarts the oscillator, allows the system to operate in safety under adverse environments that may stop the oscillation. The oscillator in initiating, this makes it possible to use a low-power resonator that is difficult to start up.

**Note**: Depending on the circuit board or the crystal resonator type used, an external gate capacitor C<sub>G1</sub> and a drain capacitor C<sub>D1</sub> may be required.

#### Internal oscillator

This 32 kHz oscillator circuit operates without any external parts. When the internal oscillator circuit is used, the OSC1 and OSC3 pins must be left open.




Figure 2.3.3.2 OSC1 Oscillator Circuit Configuration

For the recommended parts and the oscillation characteristics, refer to the "Basic External Connection Diagram" chapter and "OSC1 oscillator circuit characteristics" in the "Electrical Characteristics" chapter, respectively.

#### **OSC3** oscillator circuit

The OSC3 oscillator circuit is a high-speed oscillator circuit that allows software to select the oscillator type from two different types shown below. Figure 2.3.3.3 shows the configuration of the OSC3 oscillator circuit.

#### Crystal/ceramic oscillator

This oscillator circuit includes a feedback resistor and a drain resistor, so no external part is required except for a crystal/ceramic resonator. The embedded gain-controlled inverter allows selection of the resonator from a wide frequency range.

#### Internal oscillator

This oscillator circuit features a fast startup and no external parts are required for oscillating. The OSC3CLK frequency can be selected using the CLGOSC3.OSC3FQ[1:0] bits. This oscillator circuit is equipped with an auto-trimming function that automatically adjusts the frequency. This helps reduce frequency deviation due to unevenness in manufacturing quality, temperature, and changes in voltage. For more information on the auto-trimming function, refer to "OSC3 oscillation auto-trimming function" in this chapter.




Figure 2.3.3.3 OSC3 Oscillator Circuit Configuration

For the recommended parts and the oscillation characteristics, refer to the "Basic External Connection Diagram" chapter and "OSC3 oscillator circuit characteristics" in the "Electrical Characteristics" chapter, respectively.

#### **EXOSC** clock input

EXOSC is an external clock input circuit that supports square wave and sine wave clocks. Figure 2.3.3.4 shows the configuration of the EXOSC clock input circuit.




Figure 2.3.3.4 EXOSC Clock Input Circuit

EXOSC has no oscillation stabilization waiting circuit included, therefore, it must be enabled when a stabilized clock is being supplied. For the input clock characteristics, refer to "EXOSC external clock input characteristics" in the "Electrical Characteristics" chapter.

### 2.3.4 Operations

#### Oscillation start time and oscillation stabilization waiting time

The oscillation start time refers to the time after the oscillator circuit is enabled until the oscillation signal is actually sent to the internal circuits. The oscillation stabilization waiting time refers to the time it takes the clock to stabilize after the oscillation starts. To avoid malfunctions of the internal circuits due to an unstable clock during this period, the oscillator circuit includes an oscillation stabilization waiting circuit that can disable supplying the clock to the system until the designated time has elapsed. Figure 2.3.4.1 shows the relationship between the oscillation start time and the oscillation stabilization waiting time.




Figure 2.3.4.1 Oscillation Start Time and Oscillation Stabilization Waiting Time


The oscillation stabilization waiting times for the OSC1 and OSC3 oscillator circuits can be set using the CLGOSC1.OSC1WT[1:0] bits and CLGOSC3.OSC3WT[2:0] bits, respectively. To check whether the oscillation stabilization waiting time is set properly and the clock is stabilized immediately after the oscillation starts or not, monitor the oscillation clock using the FOUT output function. The oscillation stabilization waiting time for the IOSC oscillator circuit is fixed at 16 IOSCCLK clocks. The oscillation stabilization waiting time for the OSC1 oscillator circuit should be set to 16,384 OSC1CLK clocks or more when crystal oscillator is selected, or 4,096 OSC1CLK clocks or more when internal oscillator is selected. The oscillation stabilization waiting time for the OSC3 oscillator circuit should be set to 1,024 OSC3CLK clocks or more when crystal/ceramic oscillator is selected, or four OSC3CLK clocks or more when internal oscillator is selected.

When the oscillation stabilization waiting operation has completed, the oscillator circuit sets the oscillation stabilization waiting completion flag and starts clock supply to the internal circuits.

**Note**: The oscillation stabilization waiting time is always expended at start of oscillation even if the oscillation stabilization waiting completion flag has not be cleared to 0.

When the oscillation startup control circuit in the OSC1 crystal oscillator circuit is enabled by setting the CLGOSC1.OSC1BUP bit to 1, it uses the high-gain oscillation inverter for a set period of time (startup boosting operation) after the oscillator circuit is enabled (by setting the CLGOSC.OSC1EN bit to 1) to reduce oscillation start time. Note, however, that the oscillation operation may become unstable if there is a large gain differential between normal operation and startup boosting operation. Furthermore, the oscillation start time being actually reduced depends on the characteristics of the resonator used. Figure 2.3.4.2 shows an operation example when the oscillation startup control circuit is used.








Figure 2.3.4.2 Operation Example when the OSC1 Crystal Oscillation Startup Control Circuit is Used

#### Oscillation start procedure for the IOSC oscillator circuit

Follow the procedure shown below to start oscillation of the IOSC oscillator circuit.

- 1. Write 1 to the CLGINTF.IOSCSTAIF bit. (Clear interrupt flag)
- 2. Write 1 to the CLGINTE.IOSCSTAIE bit. (Enable interrupt)
- 3. Write 1 to the CLGOSC JOSCEN bit. (Start oscillation)
- 4. IOSCCLK can be used if the CLGINTF.IOSCSTAIF bit = 1 after an interrupt occurs.

#### Oscillation start procedure for the OSC1 oscillator circuit

Follow the procedure shown below to start oscillation of the OSC1 oscillator circuit.

- 1. Write 1 to the CLGINTF.OSC1STAIF bit. (Clear interrupt flag)
- 2. Write 1 to the CLGINTE.OSC1STAIE bit. (Enable interrupt)
- 3. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 4. Configure the following CLGOSC1 register bits:
  - CLGOSC1.OSC1SELCR bit (Select oscillator type)
  - CLGOSC1.OSC1WT[1:0] bits (Set oscillation stabilization waiting time)

In addition to the above, configure the following bits when using the crystal oscillator:

- CLGOSC1.INV1N[1:0] bits (Set oscillation inverter gain) (Set internal gate capacitor)
- CLGOSC1.CGI1[2:0] bits
  - CLGOSC1.INV1B[1:0] bits
  - CLGOSC1.OSC1BUP bit
- 5. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)
- 6. Write 1 to the CLGOSC.OSC1EN bit. (Start oscillation)
- 7. OSC1CLK can be used if the CLGINTF.OSC1STAIF bit = 1 after an interrupt occurs.

The setting values of the CLGOSC1.INV1N[1:0], CLGOSC1.CG11[2:0], CLGOSC1.OSC1WT[1:0], and CLGOSC1.INV1B[1:0] bits should be determined after performing evaluation using the populated circuit board.

Note: Make sure the CLGOSC.OSC1EN bit is set to 0 (while the OSC3 oscillation is halted) when switching the oscillator within two types.

#### Oscillation start procedure for the OSC3 oscillator circuit

Follow the procedure shown below to start oscillation of the OSC3 oscillator circuit.

- 1. Write 1 to the CLGINTE.OSC3STAIF bit. (Clear interrupt flag)
- 2. Write 1 to the CLGINTE.OSC3STAIE bit. (Enable interrupt)
- 3. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 4. Configure the following CLGOSC3 register bits:
  - CLGOSC3.OSC3MD bit (Select oscillator type) - CLGOSC3.OSC3WT[2:0] bits
    - (Set oscillation stabilization waiting time)

(Set oscillation inverter gain for startup boosting period)

(Enable/disable oscillation startup control circuit)

- In addition to the above, configure the following bits when using the crystal/ceramic oscillator:
- CLGOSC3.OSC3INV[1:0] bits (Set oscillation inverter gain)
  - Configure the following bits when using the internal oscillator:
  - CLGOSC3.OSC3FQ[1:0] bits (Select oscillation frequency)

- 5. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits.(Set system protection)
- 6. When using the crystal/ceramic oscillator, assign the OSC3 oscillator input/output functions to the ports. (Refer to the "I/O Ports" chapter.)
- 7. Write 1 to the CLGOSC.OSC3EN bit. (Start oscillation)
- 8. OSC3CLK can be used if the CLGINTF.OSC3STAIF bit = 1 after an interrupt occurs.

The setting values of the CLGOSC3.OSC3INV[1:0] and CLGOSC3.OSC3WT[2:0] bits should be determined after performing evaluation using the populated circuit board.

**Note**: Make sure the CLGOSC.OSC3EN bit is set to 0 (while the OSC3 oscillation is halted) when switching the oscillator within two types.

#### System clock switching

The CPU boots using IOSCCLK as SYSCLK. After booting, the clock source of SYSCLK can be switched according to the processing speed required. The SYSCLK frequency can also be set by selecting the clock source division ratio, this makes it possible to run the CPU at the most suitable performance for the process to be executed. The CLGSCLK.CLKSRC[1:0] and CLGSCLK.CLKDIV[1:0] bits are used for this control.

The CLGSCLK register bits are protected against writings by the system protect function, therefore, the system protection must be removed by writing 0x0096 to the MSCPROT.PROT[15:0] bits before the register setting can be altered. For the transition between the operating modes including the system clock switching, refer to "Operating Mode."

#### **Clock control in SLEEP mode**

The CPU enters SLEEP mode when it executes the slp instruction. Whether the clock sources being operated are stopped or not at this point can be selected in each source individually. This allows the CPU to fast switch between SLEEP mode and RUN mode, and the peripheral circuits to continue operating without disabling the clock in SLEEP mode. The CLGOSC.IOSCSLPC, CLGOSC.OSC1SLPC, CLGOSC.OSC3SLPC, and CLGOSC.EXOSCSLPC bits are used for this control. Figure 2.3.4.3 shows a control example.




Figure 2.3.4.3 Clock Control Example in SLEEP Mode

The SYSCLK condition (clock source and division ratio) at wake-up from SLEEP mode to RUN mode can also be configured. This allows flexible clock control according to the wake-up process. Configure the clock using the CLGSCLK.WUPSRC[1:0] and CLGSCLK.WUPDIV[1:0] bits, and write 1 to the CLGSCLK.WUPMD bit to enable this function.

#### 2 POWER SUPPLY, RESET, AND CLOCKS

(1) When the CLGSCLK.WUPMD bit = 0				Oscillation stabilization waiting time				
SYSCLK (CPU operating clock)	OSC1CLK	SLEEP mode (CPU stop, CLK stop)		OSC1CLK (Unstable)	OSC1CLK			
		↑ Executing the Inte slp instruction (Wał						
	CLGSCLK.CLKSRC[1:0] = CLGSCLK.WUPSRC[1:0]	( )		Starting up with the same clock as one that used before SLEEP mode was entered.				
(2) When the CLGSCLK.WUPMD bit = 1 and the CLGSCLK.WUPSRC[1:0] bits = 0x0								
SYSCLK (CPU operating clock)	OSC1CLK	SLEEP mode (CPU stop, CLK stop)		CCLK IOSC table)	CLK			
		truction (V 0x1 (OSC1)	CLG * Swite	SCLK.CLKSRC[1:0] = SCLK.WUPSRC[1:0] ching to IOSC that fea tion allows high-speed	= 0x0 (IOSC) tures fast			



#### **Clock external output (FOUT)**

The FOUT pin can output the clock generated by a clock source or its divided clock to outside the IC. This allows monitoring the oscillation frequency of the oscillator circuit or supplying an operating clock to external ICs. Follow the procedure shown below to start clock external output.

- 1. Assign the FOUT function to the port. (Refer to the "I/O Ports" chapter.)
- 2. Configure the following CLGFOUT register bits:
  - CLGFOUT.FOUTSRC[1:0] bits
  - CLGFOUT.FOUTDIV[2:0] bits
  - Set the CLGFOUT.FOUTEN bit to 1.

(Select clock source) (Set clock division ratio) (Enable clock external output)

#### **OSC3** oscillation auto-trimming function

The OSC3 internal oscillator circuit has the auto-trimming function that adjusts the OSC3CLK clock frequency by trimming the clock with reference to the high precision OSC1CLK clock generated by the OSC1 crystal oscillator circuit. Follow the procedure shown below to enable the auto-trimming function.

- 1. After enabling the OSC1 oscillation, check if the stabilized clock is supplied (CLGINTF.OSC1STAIF bit = 1).
- 2. After enabling the OSC3 oscillation, check if the stabilized clock is supplied (CLGINTF.OSC3STAIF bit = 1).
- 3. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- If the SYSCLK clock source is OSC3, set the CLGSCLK.CLKSRC[1:0] bits to a value other than 0x2 (OSC3).
- 5. Write 1 to the CLGINTF.OSC3TEDIF bit. (Clear interrupt flag)
- 6. Write 1 to the CLGINTE.OSC3TEDIE bit. (Enable interrupt)
- 7. Write 1 to the CLGOSC3.OSC3STM bit. (Enable OSC3 oscillation auto-trimming)
- 8. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)
- 9. The trimmed OSC3CLK can be used if the CLGINTF.OSC3TEDIF bit = 1 after an interrupt occurs.

After the trimming operation has completed, the CLGOSC3.OSC3STM bit automatically reverts to 0. Although the trimming time depends on the temperature, an average of several 10 ms is required. When OSC3CLK is being used as the system clock or a peripheral circuit clock, do not use the auto-trimming function.

#### **OSC1** oscillation stop detection function

The oscillation stop detection function restarts the OSC1 oscillator circuit when it detects oscillation stop under adverse environments that may stop the oscillation. Follow the procedure shown below to enable the oscillation stop detection function.

- 1. After enabling the OSC1 oscillation, check if the stabilized clock is supplied (CLGINTF.OSC1STAIF bit = 1).
- 2. Write 1 to the CLGINTF.OSC1STPIF bit.
- 3. Write 1 to the CLGINTE.OSC1STPIE bit. (Enable interrupt)
- 4. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- Set the following CLGOSC1 register bits:
   Set the CLGOSC1.OSDRB bit to 1.

(Enable OSC1 restart function)

(Clear interrupt flag)

- Set the CLGOSC1.OSDEN bit to 1. (Enable oscillation stop detection function)
- 6. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits.(Set system protection)
- The OSC1 oscillation stops if the CLGINTF.OSC1STPIF bit = 1 after an interrupt occurs. If the CLGOSC1.OSDRB bit = 1, the hardware restarts the OSC1 oscillator circuit.
- Note: Enabling the oscillation stop detection function increase the oscillation stop detector current (losp1).

## 2.4 Operating Mode

## 2.4.1 Initial Boot Sequence

Figure 2.4.1.1 shows the initial boot sequence after power is turned on.




Figure 2.4.1.1 Initial Boot Sequence

**Note**: The reset cancelation time at power-on varies according to the power rise time and reset request cancelation time.

For the reset hold time tRSTR, refer to "Reset hold circuit characteristics" in the "Electrical Characteristics" chapter.

## 2.4.2 Transition between Operating Modes

State transitions between operating modes shown in Figure 2.4.2.1 take place in this IC.

#### **RUN** mode

RUN mode refers to the state in which the CPU is executing the program. A transition to this mode takes place when the system reset request from the system reset controller is canceled. RUN mode is classified into "IOSC RUN," "OSC1 RUN," "OSC3 RUN," and "EXOSC RUN" by the SYSCLK clock source.

#### HALT mode

When the CPU executes the halt instruction, it suspends program execution and stops operating. This state is HALT mode. In this mode, the clock sources and peripheral circuits keep operating. This mode can be set while no software processing is required and it reduces power consumption as compared with RUN mode. HALT mode is classified into "IOSC HALT," "OSC1 HALT," "OSC3 HALT," and "EXOSC HALT" by the SYSCLK clock source.

Seiko Epson Corporation

#### SLEEP mode

When the CPU executes the slp instruction, it suspends program execution and stops operating. This state is SLEEP mode. In this mode, the clock sources stop operating as well. However, the clock source in which the CLGOSC.IOSCSLPC/OSC1SLPC/OSC3SLPC/EXOSCSLPC bit is set to 0 keeps operating, so the peripheral circuits with the clock being supplied can also operate. By setting this mode when no software processing and peripheral circuit operations are required, power consumption can be less than HALT mode.

**Note:** The current consumption when a clock source is active in SLEEP mode by setting the CLGOSC. IOSCSLPC/OSC1SLPC/OSC3SLPC/EXOSCSLPC bit to 0 is equivalent to the value in HALT mode with the same clock source condition (refer to "Current Consumption, Current consumption in HALT mode IHALT1, IHALT2, and IHALT3" in the "Electrical Characteristics" chapter).

#### **DEBUG** mode

When a debug interrupt occurs, the CPU enters DEBUG mode. DEBUG mode is canceled when the retd instruction is executed. For more information on DEBUG mode, refer to "Debugger" in the "CPU and Debugger" chapter.




Figure 2.4.2.1 Operating Mode-to-Mode State Transition Diagram

# **Canceling HALT or SLEEP mode**

The conditions listed below generate the HALT/SLEEP cancelation signal to cancel HALT or SLEEP mode and put the CPU into RUN mode. This transition is executed even if the CPU does not accept the interrupt request.

- Interrupt request from a peripheral circuit
- NMI from the watchdog timer
- Debug interrupt
- Reset request

# 2.5 Interrupts

CLG has a function to generate the interrupts shown in Table 2.5.1.

Table 2.3.1 GEG Interrupt 1 unctions					
Interrupt	Interrupt flag	Set condition	Clear condition		
IOSC oscillation stabiliza-	CLGINTF.IOSCSTAIF	When the IOSC oscillation stabilization waiting	Writing 1		
tion waiting completion		operation has completed after the oscillation starts			
OSC1 oscillation stabili-	CLGINTF.OSC1STAIF	When the OSC1 oscillation stabilization waiting	Writing 1		
zation waiting completion		operation has completed after the oscillation starts			
OSC3 oscillation stabili-	CLGINTF.OSC3STAIF	When the OSC3 oscillation stabilization waiting	Writing 1		
zation waiting completion		operation has completed after the oscillation starts			
OSC1 oscillation stop	CLGINTF.OSC1STPIF	When OSC1CLK is stopped, or when the CLGOSC.	Writing 1		
		OSC1EN or CLGOSC1.OSDEN bit setting is al-	_		
		tered from 1 to 0.			
OSC3 oscillation auto-	CLGINTF.OSC3TEDIF	When the OSC3 oscillation auto-trimming opera-	Writing 1		
trimming completion		tion has completed			

Table 2.5.1 CLG Interrupt Functions

CLG provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

# 2.6 Control Registers

**Note**: Do not alter the initial values of the control bits for the functions that are not supported in the model to be used.

# PWG VD1 Regulator Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PWGVD1CTL	15–8	-	0x00	_	R	-
	7–2	-	0x00	_	R	
	1–0	REGMODE[1:0]	0x0	H0	R/WP	

### Bits 15–2 Reserved

### Bits 1–0 REGMODE[1:0]

These bits control the internal regulator operating mode.

PWGVD1CTL.REGMODE[1:0] bits	Operating mode
0x3	Economy mode
0x2	Normal mode
0x1	Reserved
0x0	Automatic mode

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
CLGSCLK	15	WUPMD	0	HO	R/WP	-
	14	-	0	-	R	
	13–12	WUPDIV[1:0]	0x0	H0	R/WP	
	11–10	-	0x0	-	R	
	9–8	WUPSRC[1:0]	0x0	H0	R/WP	
	7–6	-	0x0	-	R	
	5–4	CLKDIV[1:0]	0x0	H0	R/WP	
	3–2	-	0x0	-	R	
	1–0	CLKSRC[1:0]	0x0	H0	R/WP	

# **CLG System Clock Control Register**

### Bit 15 WUPMD

This bit enables the SYSCLK switching function at wake-up. 1 (R/WP): Enable

0 (R/WP): Disable

When the CLGSCLK.WUPMD bit = 1, setting values of the CLGSCLK.WUPSRC[1:0] bits and the CLGSCLK.WUPDIV[1:0] bits are loaded to the CLGSCLK.CLKSRC[1:0] bits and the CLGSCLK. CLKDIV[1:0] bits, respectively, at wake-up from SLEEP mode to switch SYSCLK. When the CLG-SCLK.WUPMD bit = 0, the CLGSCLK.CLKSRC[1:0] and CLGSCLK.CLKDIV[1:0] bits are not altered at wake-up.

Note: When the CLGSCLK.WUPMD bit = 1, the clock source enable bits (CLGOSC.EXOSCEN, CLGOSC.OSC1EN, CLGOSC.OSC3EN, CLGOSC.IOSCEN) except for the SYSCLK source selected by the CLGSCLK.CLKSRC[1:0] bits will be cleared to 0 to stop the clocks after a system wake-up. However, the enable bit of the clock source being operated during SLEEP mode by setting the CLGOSC.\*\*\*\*SLPC bit retains 1 after a wake-up.

### Bit 14 Reserved

### Bits 13-12 WUPDIV[1:0]

These bits select the SYSCLK division ratio for resetting the CLGSCLK.CLKDIV[1:0] bits at wake-up. This setting is ineffective when the CLGSCLK.WUPMD bit = 0.

### Bits 11–10 Reserved

### Bits 9–8 WUPSRC[1:0]

These bits select the SYSCLK clock source for resetting the CLGSCLK.CLKSRC[1:0] bits at wake-up. When a currently stopped clock source is selected, it will automatically start oscillating or clock input at wake-up. However, this setting is ineffective when the CLGSCLK.WUPMD bit = 0.

			0	•				
CLGSCLK.	CLGSCLK.WUPSRC[1:0] bits							
WUPDIV[1:0] bits	0x0	0x1	0x2	0x3				
WOPDIV[1:0] bits	IOSCCLK	OSC1CLK	OSC3CLK	EXOSCCLK				
0x3	1/8	Reserved	1/8	Reserved				
0x2	1/4	Reserved	1/4	Reserved				
0x1	1/2	1/2	1/2	Reserved				
0x0	1/1	1/1	1/1	1/1				

Table 2.6.2 SYSCLK Clock Source and Division Ratio Settings at Wake-up

### Bits 7–6 Reserved

### Bits 5–4 CLKDIV[1:0]

These bits set the division ratio of the clock source to determine the SYSCLK frequency.

#### Bits 3–2 Reserved

### Bits 1–0 CLKSRC[1:0]

These bits select the SYSCLK clock source. When a currently stopped clock source is selected, it will automatically start oscillating or clock input.

CLGSCLK.		CLGSCLK.CL	CLGSCLK.CLKSRC[1:0] bits				
CLGSCLK. CLKDIV[1:0] bits	0x0	0x1	0x2	0x3			
CLKDIV[1:0] bits	IOSCCLK	OSC1CLK	OSC3CLK	EXOSCCLK			
0x3	1/8	Reserved	1/8	Reserved			
0x2	1/4	Reserved	1/4	Reserved			
0x1	1/2	1/2	1/2	Reserved			
0x0	1/1	1/1	1/1	1/1			

Table 2.6.3 SYSCLK Clock Source and Division Ratio Settings

# **CLG Oscillation Control Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
CLGOSC	15–12	-	0x0	-	R	-
	11	EXOSCSLPC	1	H0	R/W	
	10	OSC3SLPC	1	H0	R/W	
	9	OSC1SLPC	1	H0	R/W	
	8	IOSCSLPC	1	H0	R/W	
	7–4	-	0x0	-	R	
	3	EXOSCEN	0	H0	R/W	
	2	OSC3EN	0	H0	R/W	
	1	OSC1EN	0	H0	R/W	
	0	IOSCEN	1	H0	R/W	

### Bits 15–12 Reserved

### Bit 11 EXOSCSLPC

Bit 10 OSC3SLPC

### Bit 9 OSC1SLPC

### Bit 8 IOSCSLPC

These bits control the clock source operations in SLEEP mode.

1 (R/W): Stop clock source in SLEEP mode

0 (R/W): Continue operation state before SLEEP

Each bit corresponds to the clock source as follows: CLGOSC.EXOSCSLPC bit: EXOSC clock input CLGOSC.OSC3SLPC bit: OSC3 oscillator circuit CLGOSC.OSC1SLPC bit: OSC1 oscillator circuit CLGOSC.IOSCSLPC bit: IOSC oscillator circuit

### Bits 7–4 Reserved

- Bit 3 EXOSCEN
- Bit 2 OSC3EN
- Bit 1 OSC1EN

# Bit 0 IOSCEN

These bits control the clock source operation.

- 1(R/W): Start oscillating or clock input
- 0(R/W): Stop oscillating or clock input

Each bit corresponds to the clock source as follows:CLGOSC.EXOSCEN bit:EXOSC clock inputCLGOSC.OSC3EN bit:OSC3 oscillator circuitCLGOSC.OSC1EN bit:OSC1 oscillator circuitCLGOSC.IOSCEN bit:IOSC oscillator circuit

# **CLG OSC1 Control Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
CLGOSC1	15	_	0	-	R	-
	14	OSDRB	1	H0	R/WP	
	13	OSDEN	0	H0	R/WP	
	12	OSC1BUP	1	H0	R/WP	
	11	OSC1SELCR	0	H0	R/WP	
	10–8	CGI1[2:0]	0x0	H0	R/WP	
	7–6	INV1B[1:0]	0x2	H0	R/WP	
	5–4	INV1N[1:0]	0x1	H0	R/WP	
	3–2	-	0x0	-	R	
	1–0	OSC1WT[1:0]	0x2	HO	R/WP	

# Bit 15 Reserved

### Bit 14 OSDRB

This bit enables the OSC1 oscillator circuit restart function by the oscillation stop detector when OSC1 crystal oscillation stop is detected.

1 (R/WP): Enable (Restart the OSC1 oscillator circuit when oscillation stop is detected.) 0 (R/WP): Disable

### Bit 13 OSDEN

This bit controls the oscillation stop detector in the OSC1 oscillator circuit. 1 (R/WP): OSC1 oscillation stop detector on 0 (R/WP): OSC1 oscillation stop detector off

Note: Do not write 1 to the CLGOSC1.OSDEN bit before stabilized OSC1CLK is supplied. Furthermore, the CLGOSC1.OSDEN bit should be set to 0 when the CLGOSC.OSC1EN bit is set to 0.

### Bit 12 OSC1BUP

This bit enables the oscillation startup control circuit in the OSC1 crystal oscillator circuit. 1 (R/WP): Enable (Activate booster operation at startup.) 0 (R/WP): Disable

### Bit 11 OSC1SELCR

This bit selects an oscillator type of the OSC1 oscillator circuit. 1 (R/WP): Internal oscillator 0 (R/WP): Crystal oscillator

### Bits 10-8 CGI1[2:0]

These bits set the internal gate capacitance in the OSC1 crystal oscillator circuit.

	aute oupdoltarioe oetting
CLGOSC1.CGI1[2:0] bits	Capacitance
0x7	Max.
0x6	↑ (
0x5	
0x4	
0x3	
0x2	
0x1	] ↓
0x0	Min.

Table 2.6.4 OSC1 Internal Gate Capacitance Setting

For more information, refer to "OSC1 oscillator circuit characteristics, Crystal oscillator internal gate capacitance CGIIC" in the "Electrical Characteristics" chapter.

### Bits 7-6 INV1B[1:0]

These bits set the oscillation inverter gain that will be applied at boost startup of the OSC1 crystal oscillator circuit.

Table 2.6.5	Setting Oscillation	Inverter Gain at	OSC1 Boos	t Startup
-------------	---------------------	------------------	-----------	-----------

CLGOSC1.INV1B[1:0] bits	Inverter gain
0x3	Max.
0x2	↑
0x1	↓
0x0	Min.

**Note**: The CLGOSC1.INV1B[1:0] bits must be set to a value equal to or larger than the CLGOSC1. INV1N[1:0] bits.

# Bits 5-4 INV1N[1:0]

These bits set the oscillation inverter gain applied at normal operation of the OSC1 crystal oscillator circuit.

Table 2.6.6 Setting Oscillation Inverter	Gain at OSC1 Normal Operation
--	-------------------------------

CLGOSC1.INV1N[1:0] bits	Inverter gain
0x3	Max.
0x2	↑ I
0x1	Ļ
0x0	Min.

#### Bits 3–2 Reserved

#### Bits 1-0 OSC1WT[1:0]

These bits set the oscillation stabilization waiting time for the OSC1 oscillator circuit.

Table 2.6.7 OSC1 Oscillation Stabilization Waiting Time Setting

CLGOSC1.OSC1WT[1:0] bits	Oscillation stabilization waiting time
0x3	65,536 clocks
0x2	16,384 clocks
0x1	4,096 clocks
0x0	Reserved

# **CLG OSC3 Control Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
CLGOSC3	15–12	-	0x0	_	R	_
	11–10	OSC3FQ[1:0]	0x1	H0	R/WP	
	9	OSC3MD	0	H0	R/WP	
	8	-	0	-	R	
	7–6	-	0x0	-	R	
	5–4	OSC3INV[1:0]	0x3	H0	R/WP	
	3	OSC3STM	0	H0	R/WP	
	2–0	OSC3WT[2:0]	0x6	H0	R/WP	

#### Bits 15–12 Reserved

### Bits 11-10 OSC3FQ[1:0]

These bits set the oscillation frequency of the OSC3 internal oscillator circuit.

CLGOSC3.OSC3FQ[1:0] bits	Oscillation frequency
0x3	Reserved
0x2	20 MHz
0x1	16 MHz
0x0	12 MHz

# Bit 9 OSC3MD

This bit selects an oscillator type of the OSC3 oscillator circuit. 1 (R/WP): Crystal/ceramic oscillator

- 0 (R/WP): Internal oscillator
- Bits 8–6 Reserved

#### Bits 5–4 OSC3INV[1:0]

These bits set the oscillation inverter gain of the OSC3 crystal/ceramic oscillator circuit.

Table 2.6.9	OSC3 Oscillation Inverter Gain Setting	r

Table 2.0.9 0303 Oscillation inverter dain Setting							
CLGOSC3.OSC3INV[1:0] bits	Inverter gain						
0x3	Max.						
0x2	<u>↑</u>						
0x1	Ļ						
0x0	Min.						

#### Bit 3 OSC3STM

This bit controls the OSC3 internal oscillator auto-trimming function.

- 1 (WP): Start trimming
- 0 (WP): Stop trimming
- 1 (R): Trimming is executing.
- 0 (R): Trimming has finished. (Trimming operation inactivated.)

This bit is automatically cleared to 0 when trimming has finished.

- Notes: Do not use OSC3CLK as the system clock or peripheral circuit clocks while the CLGOSC3. OSC3STM bit = 1.
  - The auto-trimming function does not work if the OSC1 oscillator circuit is stopped. Make sure the CLGINTF.OSC1STAIF bit is set to 1 before starting the trimming operation.
  - · Do not alter the CLGOSC3.OSC3FQ[1:0] bits while auto-trimming is being executed.
  - Select the 32.768 kHz crystal oscillator for the OSC1 oscillator circuit when using the autotrimming function. The clock cannot be adjusted properly by the internal oscillator.

#### Bits 2–0 OSC3WT[2:0]

These bits set the oscillation stabilization waiting time for the OSC3 oscillator circuit.

Table 2.0.16 Cool Cool and Charles and Charles and Cool and					
CLGOSC3.OSC3WT[2:0] bits	Oscillation stabilization waiting time				
0x7	65,536 clocks				
0x6	16,384 clocks				
0x5	4,096 clocks				
0x4	1,024 clocks				
0x3	256 clocks				
0x2	64 clocks				
0x1	16 clocks				
0x0	4 clocks				

 Table 2.6.10
 OSC3 Oscillation
 Stabilization
 Waiting Time Setting

# **CLG Interrupt Flag Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
CLGINTF	15–8	-	0x00	-	R	-
	7	-	0x0	-	R	
	6	(reserved)	0	H0	R	
	5	OSC1STPIF	0	H0	R/W	Cleared by writing 1.
	4	OSC3TEDIF	0	H0	R/W	
	3	-	0	-	R	-
	2	OSC3STAIF	0	H0	R/W	Cleared by writing 1.
	1	OSC1STAIF	0	H0	R/W	
	0	IOSCSTAIF	0	H0	R/W	

#### Bits 15–6, 3 Reserved

#### Bit 5 OSC1STPIF

- Bit 4 OSC3TEDIF
- Bit 2 OSC3STAIF
- Bit 1 OSC1STAIF

# Bit 0 IOSCSTAIF

These bits indicate the CLG interrupt cause occurrence statuses.

- 1 (R): Cause of interrupt occurred
- 0 (R): No cause of interrupt occurred
- 1 (W): Clear flag
- 0 (W): Ineffective

Each bit corresponds to the interrupt as follows:

CLGINTF.OSC1STPIF bit: OSC1 oscillation stop interrupt

CLGINTF.OSC3TEDIF bit: OSC3 oscillation auto-trimming completion interrupt

CLGINTF.OSC3STAIF bit: OSC3 oscillation stabilization waiting completion interrupt

CLGINTF.OSC1STAIF bit: OSC1 oscillation stabilization waiting completion interrupt

CLGINTF.IOSCSTAIF bit: IOSC oscillation stabilization waiting completion interrupt

**Note:** The CLGINTF.IOSCSTAIF bit is 0 after system reset is canceled, but IOSCCLK has already been stabilized.

# **CLG Interrupt Enable Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
CLGINTE	15–8	-	0x00	-	R	_
	7	-	0	-	R	
	6	(reserved)	0	H0	R	
	5	OSC1STPIE	0	H0	R/W	
	4	OSC3TEDIE	0	H0	R/W	
	3	-	0	-	R	
	2	OSC3STAIE	0	H0	R/W	
	1	OSC1STAIE	0	H0	R/W	
	0	IOSCSTAIE	0	H0	R/W	

#### Bits 15–6, 3 Reserved

- Bit 5 OSC1STPIE
- Bit 4 OSC3TEDIE
- Bit 2 OSC3STAIE
- Bit 1 OSC1STAIE

### Bit 0 IOSCSTAIE

These bits enable the CLG interrupts.

- 1 (R/W): Enable interrupts
- 0 (R/W): Disable interrupts

Each bit corresponds to the interrupt as follows:

CLGINTE.OSC1STPIE bit: OSC1 oscillation stop interrupt

CLGINTE.OSC3TEDIE bit: OSC3 oscillation auto-trimming completion interrupt

CLGINTE.OSC3STAIE bit: OSC3 oscillation stabilization waiting completion interrupt

CLGINTE.OSC1STAIE bit: OSC1 oscillation stabilization waiting completion interrupt

CLGINTE.IOSCSTAIE bit: IOSC oscillation stabilization waiting completion interrupt

# **CLG FOUT Control Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
CLGFOUT	15–8	-	0x00	-	R	-
	7	-	0	_	R	
	6–4	FOUTDIV[2:0]	0x0	H0	R/W	
	3–2	FOUTSRC[1:0]	0x0	H0	R/W	
	1	-	0	-	R	
	0	FOUTEN	0	H0	R/W	

## Bits 15–7 Reserved

#### Bits 6-4 FOUTDIV[2:0]

These bits set the FOUT clock division ratios.

#### Bits 3-2 FOUTSRC[1:0]

These bits select the FOUT clock sources.

Table 2.6.11 FOUT Clock Source and Division Ratio Settings								
CLGFOUT.	CLGFOUT.FOUTSRC[1:0] bits							
FOUTDIV[2:0] bits	0x0	0x1	0x2	0x3				
FOUTDIV[2:0] bits	IOSCCLK	OSC1CLK	OSC3CLK	SYSCLK				
0x7	1/128	1/32,768	1/128	Reserved				
0x6	1/64	1/4,096	1/64	Reserved				
0x5	1/32	1/1,024	1/32	Reserved				
0x4	1/16	1/256	1/16	Reserved				
0x3	1/8	1/8	1/8	Reserved				
0x2	1/4	1/4	1/4	Reserved				
0x1	1/2	1/2	1/2	Reserved				

Table 2.6.11	FOUT Clo	ock Source and	Division	Ratio Settings
--------------	----------	----------------	----------	----------------

Note: When the CLGFOUT.FOUTSRC[1:0] bits are set to 0x3, the FOUT output will be stopped in SLEEP/HALT mode as SYSCLK is stopped.

1/1

1/1

1/1

#### Bit 1 Reserved

#### Bit 0 FOUTEN

This bit controls the FOUT clock external output.

1/1

1 (R/W): Enable external output

0x0

- 0 (R/W): Disable external output
- Note: Since the FOUT signal generated is out of sync with writings to the CLGFOUT.FOUTEN bit, a glitch may occur when the FOUT output is enabled or disabled.

# **3** CPU and Debugger

# 3.1 Overview


This IC incorporates the Seiko Epson original 16-bit CPU core (S1C17) with a debugger. The main features of the CPU core are listed below.

- Seiko Epson original 16-bit RISC processor
  - 24-bit general-purpose registers: 8
  - 24-bit special registers:
  - 8-bit special register:
  - Up to 16M bytes of memory space (24-bit address)
  - Harvard architecture using separated instruction bus and data bus

2

1

- · Compact and fast instruction set optimized for development in C language
  - Code length: 16-bit fixed length
  - Number of instructions: 111 basic instructions (184 including variations)
  - Execution cycle: Main instructions are executed in one cycle.
  - Extended immediate instructions: Immediate data can be extended up to 24 bits.
- · Supports reset, NMI, address misaligned, debug, and external interrupts.
  - Reads a vector from the vector table and branches to the interrupt handler routine directly.
  - Can generate software interrupts with a vector number specified (all vector numbers specifiable).
- HALT mode (halt instruction) and SLEEP mode (slp instruction) are provided as the standby function.
- Incorporates a debugger with three-wire communication interface to assist in software development.





# 3.2 CPU Core

# 3.2.1 CPU Registers

The CPU includes eight general-purpose registers and three special registers (Table 3.2.1.1).

	CPU register name		Initial	Reset
General-purpose registers		R0 to R7	0x000000	HO
Special	Program counter	PC	The reset vector is automatically loaded.	HO
registers	Stack pointer	SP	0x000000	HO
	Processor status register	PSR	0x00	HO

Table 3 2 1 1	Initialization of	CPU Registers
10010 0.2.1.1	initialization of	

For details on the CPU registers, refer to the "S1C17 Family S1C17 Core Manual." For more information on the reset vector, refer to the "Interrupt Controller" chapter.

# 3.2.2 Instruction Set

The CPU instruction codes are all fixed to 16 bits in length which, combined with pipelined processing, allows the most important instructions to be executed in one cycle. For details on the instructions, refer to the "S1C17 Family S1C17 Core Manual."

# 3.2.3 Reading PSR

The PSR contents can be read through the MSCPSR register. Note, however, that data cannot be written to PSR through the MSCPSR register.

# 3.2.4 I/O Area Reserved for the S1C17 Core

The address range from 0xfffc00 to 0xffffff is the I/O area reserved for the S1C17 core. Do not access this area except when it is required.

# 3.3 Debugger

# 3.3.1 Debugging Functions

The debugger provides the following functions:

- Instruction break: A debug interrupt is generated immediately before the set instruction address is executed. An instruction break can be set at up to four addresses.
- Single step: A debug interrupt is generated after each instruction has been executed.
- Forcible break: A debug interrupt is generated using an external input signal.
- Software break: A debug interrupt is generated when the brk instruction is executed.

When a debug interrupt occurs, the CPU enters DEBUG mode. The peripheral circuit operations in DEBUG mode depend on the setting of the DBRUN bit provided in the clock control register of each peripheral circuit. For more information on the DBRUN bit, refer to "Clock Supply in DEBUG Mode" in each peripheral circuit chapter. DE-BUG mode continues until a cancel command is sent from the personal computer or the CPU executes the retd instruction. Neither hardware interrupts nor NMI are accepted during DEBUG mode.

# 3.3.2 Resource Requirements and Debugging Tools

# Debugging work area

Debugging requires a 64-byte debugging work area. For more information on the work area location, refer to the "Memory and Bus" chapter. The start address of this debugging work area can be read from the DBRAM register.

# **Debugging tools**

To perform debugging, connect ICDmini (S5U1C17001H) to the input/output pin for the debugger embedded in this IC and control it from the personal computer. This requires the tools shown below.

- S1C17 Family In-Circuit Debugger ICDmini (S5U1C17001H)
- S1C17 Family C Compiler Package (e.g., S5U1C17001C)

# 3.3.3 List of Debugger Input/Output Pins

Table 3.3.3.1 lists the debug pins.

Pin name	I/O	Initial state	Function	
DCLK	0	0	On-chip debugger clock output pin	
			Outputs a clock to the ICDmini (S5U1C17001H).	
DSIO	I/O	I	On-chip debugger data input/output pin	
			Used to input/output debugging data and input the break signal.	
DST2	0	0	On-chip debugger status output pin	
			Outputs the processor status during debugging.	

Table 3.3.3.1 List of Debug Pins

The debugger input/output pins are shared with general-purpose I/O ports and are initially set as the debug pins. If the debugging function is not used, these pins can be switched to general-purpose I/O port pins. For details, refer to the "I/O Ports" chapter.

- **Notes:** Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on.
  - Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode.

# 3.3.4 External Connection

Figure 3.3.4.1 shows a connection example between this IC and ICDmini when performing debugging.




Figure 3.3.4.1 External Connection

For the recommended pull-up resistor value, refer to "Recommended Operating Conditions, DSIO pull-up resistor RDBG" in the "Electrical Characteristics" chapter. RDBG is not required when using the DSIO pin as a general-purpose I/O port pin.

# 3.3.5 Flash Security Function

This IC provides a security function to protect the internal Flash memory from unauthorized reading and tampering by using the debugger through ICDmini. Figure 3.3.5.1 shows a Flash security function setting flow.




Figure 3.3.5.1 Shipment of IC with ROM Data Programmed and Flash Security Function Setting Flow

The following shows the status of the IC with protected Flash:

- The Flash memory data is undefined if it is read from the debugger.
- An error occurs if an attempt is made to program the Flash memory through ICDmini.

However, the Flash security function can be disabled by entering the unprotecting password predefined to GNU17 IDE (the security function will take effect again after a reset). For setting the password, refer to the "(S1C17 Family C Compiler Package) S5U1C17001C Manual."

**Note**: Disable the Flash security function before debugging an IC with protected Flash via ICDmini. The debugging functions may not run normally if the Flash security function is enabled.

# 3.4 Control Register

Register n	ame	Bit	Bit name	Initial	Reset	R/W	Remarks	
MSCPSR		15–8	-	0x00	-	R	-	
		7–5	PSRIL[2:0]	0x0	H0	R		
		4	PSRIE	0	HO	R		
		3	PSRC	0	HO	R		
		2	PSRV	0	HO	R		
		1	PSRZ	0	HO	R		
		0	PSRN	0	H0	R		
Bits 15–8	8 Reserved							
Bits 7–5	<b>PSRIL[2:0]</b> The value (0 to 7) of the PSR IL[2:0] (interrupt level) bits can be read out with these bits.							
Bit 4	<b>PSRI</b> The va		or 1) of the PSR IE (in	nterrupt ei	nable) bit	can be re	ad out with this bit.	
Bit 3	PSRC	;						
	The va	alue (0	or 1) of the PSR C (ca	rry) flag (	can be rea	d out wit	h this bit.	
Bit 2	<b>PSRV</b> The value (0 or 1) of the PSR V (overflow) flag can be read out with this bit.							
Bit 1	<b>PSRZ</b> The value (0 or 1) of the PSR Z (zero) flag can be read out with this bit.							
Bit 0	0 PSRN							

# MISC PSR Register

The value (0 or 1) of the PSR N (negative) flag can be read out with this bit.

# **Debug RAM Base Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
DBRAM	31–24	-	0x00	-	R	-
	23–0	DBRAM[23:0]	*1	H0	R	

\*1 Debugging work area start address

# Bits 31–24 Reserved

# Bits 23–0 DBRAM[23:0]

The start address of the debugging work area (64 bytes) can be read out with these bits.

# 4 Memory and Bus

# 4.1 Overview

This IC supports up to 16M bytes of accessible memory space for both instructions and data. The features are listed below.

- · Embedded Flash memory that supports on-board programming
- All memory and control registers are accessible in 16-bit width and one cycle.
- · Write-protect function to protect system control registers

Figure 4.1.1 shows the memory map.




Figure 4.1.1 Meritory i

# 4.2 Bus Access Cycle

The CPU uses the system clock for bus access operations. First, "Bus access cycle," "Device size," and "Access size" are defined as follows:

- Bus access cycle: One system clock period = 1 cycle
- Device size: Bit width of the memory and peripheral circuits that can be accessed in one cycle
- Access size: Access size designated by the CPU instructions (e.g.,  $ld \ \%rd$ ,  $[\%rb] \rightarrow 16$ -bit data transfer)

Table 4.2.1 lists numbers of bus access cycles by different device size and access size. The peripheral circuits can be accessed with an 8-bit, 16-bit, or 32-bit instruction.

#### 4 MEMORY AND BUS

Device size	Access size	Number of bus access cycles
8 bits	8 bits	1
	16 bits	2
	32 bits	4
16 bits	8 bits	1
	16 bits	1
	32 bits	2
32 bits	8 bits	1
	16 bits	1
	32 bits	1

Table 4.2.1 Number of Bus Access Cycles

**Note**: When data is transferred to a memory in 32-bit access, the eight high-order bits are written to the memory as 0x00 since the bit width of the S1C17 core general-purpose registers is 24 bits. Conversely when sending from a memory to a register, the eight high-order bits are ignored. The CPU performs 32-bit access for stack operations in an interrupt handling. In this case, the CPU read/write 32-bit data that consists of the PSR value as the eight high-order bits and the return address as the 24 low-order bits. For more information, refer to the "S1C17 Family S1C17 Core Manual."

The CPU adopts Harvard architecture that allows simultaneous processing of an instruction fetch and a data access. However, they are not performed simultaneously under one of the conditions listed below. This prolongs the instruction fetch cycle for the number of data area bus cycles.

- When the CPU executes an instruction stored in the Flash area and accesses data in the Flash area
- When the CPU executes an instruction stored in the internal RAM area and accesses data in the internal RAM area

# 4.3 Flash Memory

The Flash memory is used to store application programs and data. Address 0x8000 in the Flash area is defined as the vector table base address by default, therefore a vector table must be located beginning from this address. For more information on the vector table, refer to "Vector Table" in the "Interrupt Controller" chapter.

# 4.3.1 Flash Memory Pin

Table 4.3.1.1 shows the Flash memory pin.

Table 4.3.1.1 Flash Memory Pin						
Pin name	I/O	Initial status	Function			
Vpp	Р	-	Flash programming power supply			

For the VPP voltage, refer to "Recommended Operating Conditions, Flash programming voltage VPP" in the "Electrical Characteristics" chapter.

Note: Always leave the VPP pin open except when programming the Flash memory.

# 4.3.2 Flash Bus Access Cycle Setting

There is a limit of frequency to access the Flash memory with no wait cycle, therefore, the number of bus access cycles for reading must be changed according to the system clock frequency. The number of bus access cycles for reading can be configured using the FLASHCWAIT.RDWAIT[1:0] bits. Select a setting for higher frequency than the system clock.

# 4.3.3 Flash Programming

The Flash memory supports on-board programming, so it can be programmed with the ROM data by using the debugger through an ICDmini. Figure 4.3.3.1 shows connection diagrams for on-board programming.




Figure 4.3.3.1 External Connection

The VPP pin must be left open except when programming the Flash memory. However, it is not necessary to disconnect the wire when using ICDmini to supply the VPP voltage, as ICDmini controls the power supply so that it will be supplied during Flash programming only. The VPP voltage can also be generated by the internal power supply for generating the Flash programming voltage. Be sure to connect CVPP for stabilizing the voltage when the VPP voltage is supplied externally or for generating the voltage when the internal power supply is used.

For detailed information on ROM data programming method, refer to the "(S1C17 Family C Compiler Package) S5U1C17001C Manual." The IC can also be shipped after being programmed in the factory with the ROM data developed. Should you desire to ship the IC with ROM data programmed from the factory, please contact our customer support.

Notes: • The Flash programming requires a 2.4 V or higher VDD voltage.

• Be sure to avoid using the VPP pin output for driving external circuits when the VPP voltage is generated internally.

# 4.4 RAM

The RAM can be used to execute the instruction codes copied from another memory as well as storing variables or other data. This allows higher speed processing and lower power consumption than Flash memory.

**Note**: The 64 bytes at the end of the RAM is reserved as the debug RAM area. When using the debug functions under application development, do not access this area from the application program. This area can be used for applications of mass-produced devices that do not need debugging.

The RAM size used by the application can be configured to equal or less than the implemented size using the MSCIRAMSZ.IRAMSZ[2:0] bits. For example, this function can be used to prevent creating programs that seek to access areas outside the RAM area of the target model when developing an application for a model in which the RAM size is smaller than this IC. After the limitation is applied, accessing an address outside the RAM area results in the same operation (undefined value is read out) as when a reserved area is accessed.

# 4.5 Peripheral Circuit Control Registers

The control registers for the peripheral circuits are located in the 8K-byte area beginning with address 0x4000. Table 4.5.1 shows the control register map. For details of each control register, refer to "List of Peripheral Circuit Registers" in the appendix or "Control Registers" in each peripheral circuit chapter.

		.1 Peripheral Cir	rcuit Control Register Map
Peripheral circuit	Address		Register name
MISC registers (MISC)		MSCPROT	MISC System Protect Register
		MSCIRAMSZ	MISC IRAM Size Register
		MSCTTBRL	MISC Vector Table Address Low Register
		MSCTTBRH	MISC Vector Table Address High Register
		MSCPSR	MISC PSR Register
Power generator (PWG)		PWGVD1CTL	PWG VD1 Regulator Control Register
Clock generator (CLG)		CLGSCLK	CLG System Clock Control Register
		CLGOSC	CLG Oscillation Control Register
		CLGOSC1	CLG OSC1 Control Register
		CLGOSC3	CLG OSC3 Control Register
		CLGINTF	CLG Interrupt Flag Register
	0x404e	CLGINTE	CLG Interrupt Enable Register
		CLGFOUT	CLG FOUT Control Register
Interrupt controller (ITC)	0x4080	ITCLV0	ITC Interrupt Level Setup Register 0
	0x4082		ITC Interrupt Level Setup Register 1
	0x4084		ITC Interrupt Level Setup Register 2
	0x4086	ITCLV3	ITC Interrupt Level Setup Register 3
	0x4088	ITCLV4	ITC Interrupt Level Setup Register 4
	0x408a	ITCLV5	ITC Interrupt Level Setup Register 5
	0x408c	ITCLV6	ITC Interrupt Level Setup Register 6
	0x408e	ITCLV7	ITC Interrupt Level Setup Register 7
	0x4090	ITCLV8	ITC Interrupt Level Setup Register 8
	0x4092	ITCLV9	ITC Interrupt Level Setup Register 9
	0x4094	ITCLV10	ITC Interrupt Level Setup Register 10
Watchdog timer (WDT2)	0x40a0	WDTCLK	WDT2 Clock Control Register
	0x40a2	WDTCTL	WDT2 Control Register
	0x40a4	WDTCMP	WDT2 Counter Compare Match Register
Real-time clock (RTCA)	0x40c0	RTCCTL	RTC Control Register
	0x40c2	RTCALM1	RTC Second Alarm Register
	0x40c4	RTCALM2	RTC Hour/Minute Alarm Register
	0x40c6	RTCSWCTL	RTC Stopwatch Control Register
	0x40c8	RTCSEC	RTC Second/1Hz Register
	0x40ca	RTCHUR	RTC Hour/Minute Register
	0x40cc	RTCMON	RTC Month/Day Register
	0x40ce	RTCYAR	RTC Year/Week Register
	0x40d0	RTCINTF	RTC Interrupt Flag Register
	0x40d2	RTCINTE	RTC Interrupt Enable Register
Supply voltage detector (SVD3)	0x4100	SVDCLK	SVD3 Clock Control Register
	0x4102	SVDCTL	SVD3 Control Register
	0x4104	SVDINTF	SVD3 Status and Interrupt Flag Register
	0x4106	SVDINTE	SVD3 Interrupt Enable Register
16-bit timer (T16) Ch.0	0x4160	T16_0CLK	T16 Ch.0 Clock Control Register
	0x4162	T16_0MOD	T16 Ch.0 Mode Register
	0x4164	T16_0CTL	T16 Ch.0 Control Register
	0x4166	T16_0TR	T16 Ch.0 Reload Data Register
	0x4168	T16_0TC	T16 Ch.0 Counter Data Register
	-	T16_0INTF	T16 Ch.0 Interrupt Flag Register
	0x416c	T16_0INTE	T16 Ch.0 Interrupt Enable Register
Flash controller (FLASHC)		FLASHCWAIT	FLASHC Flash Read Cycle Register
I/O ports (PPORT)	0x4200		P0 Port Data Register
	0x4202	POIOEN	P0 Port Enable Register
	0x4204	PORCTL	P0 Port Pull-up/down Control Register
	0x4206	POINTF	P0 Port Interrupt Flag Register
	0x4208	POINTCTL	P0 Port Interrupt Control Register
		POCHATEN	P0 Port Chattering Filter Enable Register
		POMODSEL	P0 Port Mode Select Register
		POFNCSEL	P0 Port Function Select Register
	0x4210	PIDAI	P1 Port Data Register
		PIDAI PIIOEN	P1 Port Enable Register

Table 4.5.1 Peripheral Circuit Control Register Map

Address		Register name
0x4216	P1INTF	P1 Port Interrupt Flag Register
0x4218	P1INTCTL	P1 Port Interrupt Control Register
0x421a	P1CHATEN	P1 Port Chattering Filter Enable Register
0x421c	P1MODSEL	P1 Port Mode Select Register
0x421e	P1FNCSEL	P1 Port Function Select Register
0x4220	P2DAT	P2 Port Data Register
0x4222	P2IOEN	P2 Port Enable Register
0x4224	P2RCTL	P2 Port Pull-up/down Control Register
0x4226	P2INTF	P2 Port Interrupt Flag Register
0x4228	P2INTCTL	P2 Port Interrupt Control Register
0x422a	P2CHATEN	P2 Port Chattering Filter Enable Register
0x422c	P2MODSEL	P2 Port Mode Select Register
0x422e	P2FNCSEL	P2 Port Function Select Register
0x4230	P3DAT	P3 Port Data Register
0x4232	P3IOEN	P3 Port Enable Register
0x4234	P3RCTL	P3 Port Pull-up/down Control Register
0x4236	P3INTF	P3 Port Interrupt Flag Register
0x4238	P3INTCTL	P3 Port Interrupt Control Register
0x423a	P3CHATEN	P3 Port Chattering Filter Enable Register
		P3 Port Mode Select Register
		P3 Port Function Select Register
0x4240	P4DAT	P4 Port Data Register *1 *2 *3
0x4242	P4IOEN	P4 Port Enable Register *1 *2 *3
		P4 Port Pull-up/down Control Register *1 *2 *3
		P4 Port Interrupt Flag Register *1 *2 *3
0x4248	P4INTCTL	P4 Port Interrupt Control Register *1 *2 *3
0x424a	P4CHATEN	P4 Port Chattering Filter Enable Register *1 *2 *3
0x424c	P4MODSEL	P4 Port Mode Select Register *1 *2 *3
		P4 Port Function Select Register *1 *2 *3
		Pd Port Data Register
		Pd Port Enable Register
		Pd Port Pull-up/down Control Register
		Pd Port Mode Select Register
		Pd Port Function Select Register
		P Port Clock Control Register
		P Port Interrupt Flag Group Register
		P00–01 Universal Port Multiplexer Setting Register
		P02–03 Universal Port Multiplexer Setting Register
		P04–05 Universal Port Multiplexer Setting Register *1 *2 *3
		P06–07 Universal Port Multiplexer Setting Register *1 *2 *3
		P10–11 Universal Port Multiplexer Setting Register *1
		P12–13 Universal Port Multiplexer Setting Register
		P14–15 Universal Port Multiplexer Setting Register
		P16–17 Universal Port Multiplexer Setting Register *1 *2 *3
		P20–21 Universal Port Multiplexer Setting Register *1 *2 *3
		P22–23 Universal Port Multiplexer Setting Register *1
		P24–25 Universal Port Multiplexer Setting Register
		P26–27 Universal Port Multiplexer Setting Register
0x4316		
	P2UPMUX3 P3UPMUX0	
0x4318	P3UPMUX0	P30–31 Universal Port Multiplexer Setting Register
0x4318 0x431a	P3UPMUX0 P3UPMUX1	P30–31 Universal Port Multiplexer Setting Register P32–33 Universal Port Multiplexer Setting Register
0x4318 0x431a 0x431c	P3UPMUX0 P3UPMUX1 P3UPMUX2	P30–31 Universal Port Multiplexer Setting Register P32–33 Universal Port Multiplexer Setting Register P34–35 Universal Port Multiplexer Setting Register *1 *2 *3
0x4318 0x431a 0x431c 0x431e	P3UPMUX0 P3UPMUX1 P3UPMUX2 P3UPMUX3	P30–31 Universal Port Multiplexer Setting Register P32–33 Universal Port Multiplexer Setting Register P34–35 Universal Port Multiplexer Setting Register *1 *2 *3 P36–37 Universal Port Multiplexer Setting Register *1 *2 *3
0x4318 0x431a 0x431c 0x431e 0x4380	P3UPMUX0 P3UPMUX1 P3UPMUX2 P3UPMUX3 UA0CLK	P30–31 Universal Port Multiplexer Setting Register P32–33 Universal Port Multiplexer Setting Register P34–35 Universal Port Multiplexer Setting Register *1 *2 *3 P36–37 Universal Port Multiplexer Setting Register *1 *2 *3 UART3 Ch.0 Clock Control Register
0x4318 0x431a 0x431c 0x431c 0x431e 0x4380 0x4382	P3UPMUX0 P3UPMUX1 P3UPMUX2 P3UPMUX3 UA0CLK UA0MOD	P30–31 Universal Port Multiplexer Setting Register P32–33 Universal Port Multiplexer Setting Register P34–35 Universal Port Multiplexer Setting Register *1 *2 *3 P36–37 Universal Port Multiplexer Setting Register *1 *2 *3 UART3 Ch.0 Clock Control Register UART3 Ch.0 Mode Register
0x4318 0x431a 0x431c 0x431e 0x4380 0x4380 0x4382 0x4384	P3UPMUX0 P3UPMUX1 P3UPMUX2 P3UPMUX3 UA0CLK UA0MOD UA0BR	<ul> <li>P30–31 Universal Port Multiplexer Setting Register</li> <li>P32–33 Universal Port Multiplexer Setting Register</li> <li>P34–35 Universal Port Multiplexer Setting Register *1 *2 *3</li> <li>P36–37 Universal Port Multiplexer Setting Register *1 *2 *3</li> <li>UART3 Ch.0 Clock Control Register</li> <li>UART3 Ch.0 Mode Register</li> <li>UART3 Ch.0 Baud-Rate Register</li> </ul>
0x4318 0x431a 0x431c 0x431c 0x431e 0x4380 0x4382 0x4384 0x4386	P3UPMUX0 P3UPMUX1 P3UPMUX2 P3UPMUX3 UA0CLK UA0MOD UA0BR UA0CTL	<ul> <li>P30–31 Universal Port Multiplexer Setting Register</li> <li>P32–33 Universal Port Multiplexer Setting Register</li> <li>P34–35 Universal Port Multiplexer Setting Register *1 *2 *3</li> <li>P36–37 Universal Port Multiplexer Setting Register *1 *2 *3</li> <li>UART3 Ch.0 Clock Control Register</li> <li>UART3 Ch.0 Baud-Rate Register</li> <li>UART3 Ch.0 Control Register</li> <li>UART3 Ch.0 Control Register</li> </ul>
0x4318 0x431a 0x431c 0x431c 0x431c 0x4380 0x4380 0x4382 0x4384 0x4386 0x4388	P3UPMUX0 P3UPMUX1 P3UPMUX2 P3UPMUX3 UA0CLK UA0MOD UA0BR UA0CTL UA0TXD	<ul> <li>P30–31 Universal Port Multiplexer Setting Register</li> <li>P32–33 Universal Port Multiplexer Setting Register</li> <li>P34–35 Universal Port Multiplexer Setting Register *1 *2 *3</li> <li>P36–37 Universal Port Multiplexer Setting Register *1 *2 *3</li> <li>UART3 Ch.0 Clock Control Register</li> <li>UART3 Ch.0 Baud-Rate Register</li> <li>UART3 Ch.0 Control Register</li> </ul>
0x4318 0x431a 0x431c 0x431c 0x431e 0x4380 0x4382 0x4384 0x4386 0x4388 0x4388	P3UPMUX0 P3UPMUX1 P3UPMUX2 P3UPMUX3 UA0CLK UA0MOD UA0BR UA0BR UA0CTL UA0TXD UA0RXD	<ul> <li>P30–31 Universal Port Multiplexer Setting Register</li> <li>P32–33 Universal Port Multiplexer Setting Register</li> <li>P34–35 Universal Port Multiplexer Setting Register *1 *2 *3</li> <li>P36–37 Universal Port Multiplexer Setting Register *1 *2 *3</li> <li>UART3 Ch.0 Clock Control Register</li> <li>UART3 Ch.0 Baud-Rate Register</li> <li>UART3 Ch.0 Control Register</li> <li>UART3 Ch.0 Receive Data Register</li> </ul>
0x4318 0x431a 0x431c 0x431c 0x431e 0x4380 0x4382 0x4384 0x4386 0x4388 0x4388 0x438a 0x438a	P3UPMUX0 P3UPMUX1 P3UPMUX2 P3UPMUX3 UA0CLK UA0MOD UA0BR UA0CTL UA0TXD	<ul> <li>P30–31 Universal Port Multiplexer Setting Register</li> <li>P32–33 Universal Port Multiplexer Setting Register</li> <li>P34–35 Universal Port Multiplexer Setting Register *1 *2 *3</li> <li>P36–37 Universal Port Multiplexer Setting Register *1 *2 *3</li> <li>UART3 Ch.0 Clock Control Register</li> <li>UART3 Ch.0 Baud-Rate Register</li> <li>UART3 Ch.0 Control Register</li> </ul>
	0x4216           0x4218           0x421a           0x421a           0x421c           0x421e           0x421e           0x4220           0x4221           0x4222           0x4224           0x4226           0x4228           0x4228           0x4228           0x4220           0x4228           0x4228           0x4220           0x4220           0x4221           0x4230           0x4231           0x4233           0x4234           0x4236           0x4238           0x4238           0x4238           0x4238           0x4238           0x4238           0x4230           0x4244           0x4244           0x4242           0x4244           0x	0x4216         P1INTF           0x421a         P1CHATEN           0x421c         P1MODSEL           0x421c         P1MODSEL           0x421c         P1FNCSEL           0x4220         P2DAT           0x4224         P2RCTL           0x4225         P2INTF           0x4226         P2INTF           0x4228         P2INTCTL           0x4220         P2CHATEN           0x4221         P2CHATEN           0x4222         P2INTCTL           0x4224         P2CHATEN           0x4225         P2MODSEL           0x4226         P3INTF           0x4230         P3OAT           0x4231         P3RCTL           0x4232         P3IOEN           0x4234         P3RCTL           0x4235         P3INTF           0x4236         P3INTF           0x4237         P3MODSEL           0x4238         P3INTCTL           0x4239         P3FNCSEL           0x4240         P4DAT           0x4242         P4IOEN           0x4244         P4RCTL           0x4244         P4RCTL           0x4244         P4KCNCSEL

#### 4 MEMORY AND BUS

Peripheral circuit	Address		Register name
16-bit timer (T16) Ch.1	0x43a0	T16_1CLK	T16 Ch.1 Clock Control Register
	0x43a2	T16_1MOD	T16 Ch.1 Mode Register
	0x43a4	T16_1CTL	T16 Ch.1 Control Register
	0x43a6	T16_1TR	T16 Ch.1 Reload Data Register
	0x43a8	T16_1TC	T16 Ch.1 Counter Data Register
	0x43aa	T16_1INTF	T16 Ch.1 Interrupt Flag Register
	0x43ac	T16_1INTE	T16 Ch.1 Interrupt Enable Register
Synchronous serial interface	0x43b0	SPI0MOD	SPIA Ch.0 Mode Register
(SPIA) Ch.0	0x43b2	SPI0CTL	SPIA Ch.0 Control Register
	0x43b4	SPI0TXD	SPIA Ch.0 Transmit Data Register
	0x43b6	SPIORXD	SPIA Ch.0 Receive Data Register
	0x43b8	SPIOINTF	SPIA Ch.0 Interrupt Flag Register
	0x43ba	SPIOINTE	SPIA Ch.0 Interrupt Enable Register
I <sup>2</sup> C (I2C)	0x43c0	I2C0CLK	I2C Ch.0 Clock Control Register
	0x43c2	I2C0MOD	I2C Ch.0 Mode Register
	0x43c4	I2C0BR	I2C Ch.0 Baud-Rate Register
	0x43c8	I2C0OADR	I2C Ch.0 Own Address Register
	0x43ca	I2C0CTL	I2C Ch.0 Control Register
	0x43cc	I2C0TXD	I2C Ch.0 Transmit Data Register
		I2C0RXD	I2C Ch.0 Receive Data Register
	0x43d0	I2C0INTF	I2C Ch.0 Status and Interrupt Flag Register
		I2C0INTE	I2C Ch.0 Interrupt Enable Register
16-bit PWM timer (T16B) Ch.0	0x5000	T16B0CLK	T16B Ch.0 Clock Control Register
		T16B0CTL	T16B Ch.0 Counter Control Register
	0x5004	T16B0MC	T16B Ch.0 Max Counter Data Register
	0x5006	T16B0TC	T16B Ch.0 Timer Counter Data Register
		T16B0CS	T16B Ch.0 Counter Status Register
		T16B0INTF	T16B Ch.0 Interrupt Flag Register
		T16B0INTE	T16B Ch.0 Interrupt Enable Register
	0x5010	T16B0CCCTL0	T16B Ch.0 Compare/Capture 0 Control Register
		T16B0CCR0	T16B Ch.0 Compare/Capture 0 Data Register
		T16B0CCCTL1	T16B Ch.0 Compare/Capture 1 Control Register
		T16B0CCR1	T16B Ch.0 Compare/Capture 1 Data Register
16-bit PWM timer (T16B) Ch.1		T16B1CLK	T16B Ch.1 Clock Control Register
		T16B1CTL	T16B Ch.1 Counter Control Register
		T16B1MC	T16B Ch.1 Max Counter Data Register
	0x5046	T16B1TC	T16B Ch.1 Timer Counter Data Register
		T16B1CS	T16B Ch.1 Counter Status Register
		T16B1INTF	T16B Ch.1 Interrupt Flag Register
		T16B1INTE	T16B Ch.1 Interrupt Enable Register
		T16B1CCCTL0	T16B Ch.1 Compare/Capture 0 Control Register
		T16B1CCR0	T16B Ch.1 Compare/Capture 0 Data Register
	0x5058	T16B1CCCTL1	T16B Ch.1 Compare/Capture 1 Control Register
		T16B1CCR1	T16B Ch.1 Compare/Capture 1 Data Register
UART (UART3) Ch.1		UA1CLK	UART3 Ch.1 Clock Control Register
		UA1MOD	UART3 Ch.1 Mode Register
		UA1BR	UART3 Ch.1 Baud-Rate Register
		UA1CTL	UART3 Ch.1 Control Register
		UA1TXD	UART3 Ch.1 Transmit Data Register
		UA1RXD	UART3 Ch.1 Receive Data Register
		UA1INTF	UART3 Ch.1 Status and Interrupt Flag Register
		UA1INTE	UART3 Ch.1 Interrupt Enable Register
		UA1CAWF	UART3 Ch.1 Carrier Waveform Register
16-bit timer (T16) Ch.2		T16_2CLK	T16 Ch.2 Clock Control Register
		T16_2MOD	T16 Ch.2 Mode Register
		T16_2CTL	T16 Ch.2 Control Register
		T16_2TR T16_2TC	T16 Ch.2 Reload Data Register
			T16 Ch.2 Counter Data Register
		T16_2INTF	T16 Ch.2 Interrupt Flag Register
	0X020C	T16_2INTE	T16 Ch.2 Interrupt Enable Register

Peripheral circuit	Address		Register name
Synchronous serial interface	0x5270	SPI1MOD	SPIA Ch.1 Mode Register
(SPIA) Ch.1	0x5272	SPI1CTL	SPIA Ch.1 Control Register
	0x5274	SPI1TXD	SPIA Ch.1 Transmit Data Register
	0x5276	SPI1RXD	SPIA Ch.1 Receive Data Register
	0x5278	SPI1INTF	SPIA Ch.1 Interrupt Flag Register
	0x527a	SPI1INTE	SPIA Ch.1 Interrupt Enable Register
Sound generator (SNDA)	0x5300	SNDCLK	SNDA Clock Control Register
0 ( ,	0x5302	SNDSEL	SNDA Select Register
	0x5304	SNDCTL	SNDA Control Register
	0x5306	SNDDAT	SNDA Data Register
		SNDINTF	SNDA Interrupt Flag Register
	0x530a	SNDINTE	SNDA Interrupt Enable Register
IR remote controller (REMC3)	0x5320	REMCLK	REMC3 Clock Control Register
		REMDBCTL	REMC3 Data Bit Counter Control Register
		REMDBCNT	REMC3 Data Bit Counter Register
		REMAPLEN	REMC3 Data Bit Active Pulse Length Register
		REMDBLEN	REMC3 Data Bit Length Register
		REMINTF	REMC3 Status and Interrupt Flag Register
		REMINTE	REMC3 Interrupt Enable Register
		REMCARR	REMC3 Carrier Waveform Register
		REMCCTL	REMC3 Carrier Modulation Control Register
R/F converter (RFC) Ch.0	1	RFC0CLK	RFC Ch.0 Clock Control Register *1 *2 *3
		RFC0CTL	RFC Ch.0 Control Register *1 *2 *3
		RFC0TRG	RFC Ch.0 Oscillation Trigger Register *1 *2 *3
		RFC0MCL	RFC Ch.0 Measurement Counter Low Register *1 *2 *3
		RFC0MCH	RFC Ch.0 Measurement Counter High Register *1 *2 *3
		RFC0TCL	RFC Ch.0 Time Base Counter Low Register *1 *2 *3
		RFC0TCH	RFC Ch.0 Time Base Counter High Register *1 *2 *3
		RFC0INTF	RFC Ch.0 Interrupt Flag Register *1 *2 *3
		RFCOINTE	RFC Ch.0 Interrupt Enable Register *1 *2 *3
R/F converter (RFC) Ch.1		RFC1CLK	RFC Ch.1 Clock Control Register *1 *2 *3
		RFC1CTL	RFC Ch.1 Control Register *1 *2 *3
		RFC1TRG	RFC Ch.1 Oscillation Trigger Register *1 *2 *3
		RFC1MCL	RFC Ch.1 Measurement Counter Low Register *1 *2 *3
		RFC1MCH	RFC Ch.1 Measurement Counter High Register *1 *2 *3
		RFC1TCL	RFC Ch.1 Time Base Counter Low Register *1 *2 *3
		RFC1TCH	RFC Ch.1 Time Base Counter High Register *1 *2 *3
		RFC1INTF	RFC Ch.1 Interrupt Flag Register *1 *2 *3
		RFC1INTE	RFC Ch.1 Interrupt Enable Register *1 *2 *3
16-bit timer (T16) Ch.3		T16_3CLK	T16 Ch.3 Clock Control Register
		T16 3MOD	T16 Ch.3 Mode Register
		T16_3CTL	T16 Ch.3 Control Register
		T16_3TR	T16 Ch.3 Reload Data Register
		T16_3TC	T16 Ch.3 Counter Data Register
		T16_3INTF	T16 Ch.3 Interrupt Flag Register
		T16_3INTE	T16 Ch.3 Interrupt Enable Register
12 bit $\Lambda/D$ convertor ( $\Lambda DC12\Lambda$ )			ADC12A Ch.0 Control Register
12-bit A/D converter (ADC12A)		ADC12_0CTL	ADC12A Ch.0 Trigger/Analog Input Select Register
		ADC12_0TRG	
		ADC12_0CFG	ADC12A Ch.0 Configuration Register
		ADC12_0INTF	ADC12A Ch.0 Interrupt Flag Register
		ADC12_0INTE	ADC12A Ch.0 Interrupt Enable Register
			ADC12A Ch.0 Result Register 0
		_	ADC12A Ch.0 Result Register 1
			ADC12A Ch.0 Result Register 2
			ADC12A Ch.0 Result Register 3
			ADC12A Ch.0 Result Register 4 *1
			ADC12A Ch.0 Result Register 5 *1
			ADC12A Ch.0 Result Register 6 *1 *2 *3
	0x54ba	ADC12_0AD7D	ADC12A Ch.0 Result Register 7 *1 *2 *3

\*1 Cannot be used in the S1C17M20/M23 (24-pin package).

\*2 Cannot be used in the S1C17M20/M23 (32-pin package).

\*3 Cannot be used in the S1C17M21/M24.

# 4.5.1 System-Protect Function

The system-protect function protects control registers and bits from writings. They cannot be rewritten unless write protection is removed by writing 0x0096 to the MSCPROT.PROT[15:0] bits. This function is provided to prevent deadlock that may occur when a system-related register is altered by a runaway CPU. See "Control Registers" in each peripheral circuit to identify the registers and bits with write protection.

**Note**: Once write protection is removed using the MSCPROT.PROT[15:0] bits, write enabled status is maintained until write protection is applied again. After the registers/bits required have been altered, apply write protection.

# 4.6 Control Registers

# **MISC System Protect Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
MSCPROT	15–0	PROT[15:0]	0x0000	H0	R/W	_

### Bits 15-0 PROT[15:0]

These bits protect the control registers related to the system against writings.0x0096 (R/W):Disable system protectionOther than 0x0096 (R/W): Enable system protection

While the system protection is enabled, any data will not be written to the affected control bits (bits with "WP" or "R/WP" appearing in the R/W column).

# **MISC IRAM Size Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
MSCIRAMSZ	15–9	_	0x00	-	R	_
	8	(reserved)	0	H0	R/WP	Always set to 0.
	7–3	-	0x04	-	R	_
	2–0	IRAMSZ[2:0]	0x2	H0	R/WP	

#### Bits 15–3 Reserved

### Bits 2–0 IRAMSZ[2:0]

These bits set the internal RAM size that can be used.

Table 4.6.1 Internal RAM Size Selec	tions
-------------------------------------	-------

MSCIRAMSZ.IRAMSZ[2:0] bits	Internal RAM size
0x7-0x3	Reserved
0x2	2KB
0x1	1KB
0x0	512B

# **FLASHC Flash Read Cycle Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
FLASHCWAIT	15–9	-	0x00	-	R	_
	8	(reserved)	0	H0	R/WP	Always set to 0.
	7–2	-	0x00	-	R	-
	1–0	RDWAIT[1:0]	0x1	H0	R/WP	

#### Bits 15–2 Reserved

### Bits 1–0 RDWAIT[1:0]

These bits set the number of bus access cycles for reading from the Flash memory.

FLASHCWAIT.RDWAIT[1:0] bits	Number of bus Access cycles	System clock frequency
0x3	4	21.0 MHz (max.)
0x2	3	18.9 MHz (max.)
0x1	2	12.6 MHz (max.)
0x0	1	6.3 MHz (max.)

Table 4.6.2 Setting Number of Bus Access Cycles for Flash Read

Note: Be sure to set the FLASHCWAIT.RDWAIT[1:0] bits before the system clock is configured.

# **5** Interrupt Controller (ITC)

# 5.1 Overview

The features of the ITC are listed below.

- Honors interrupt requests from the peripheral circuits and outputs the interrupt request, interrupt level and vector number signals to the CPU.
- The interrupt level of each interrupt source is selectable from among eight levels.
- Priorities of the simultaneously generated interrupts are established from the interrupt level.
- Handles the simultaneously generated interrupts with the same interrupt level as smaller vector number has higher priority.

Figure 5.1.1 shows the configuration of the ITC.




Figure 5.1.1 ITC Configuration

# 5.2 Vector Table

The vector table contains the vectors to the interrupt handler routines (handler routine start address) that will be read by the CPU to execute the handler when an interrupt occurs.

Table 5.2.1 shows the vector table.

Table 5.2.1 Vector Table
--------------------------

Vector number/ Software interrupt number	Vector address	Hardware interrupt name	Cause of hardware interrupt	Priority
0 (0x00)	TTBR + 0x00	Reset	<ul> <li>Low input to the #RESET pin</li> </ul>	1
			Power-on reset	
			Key reset	
			<ul> <li>Watchdog timer overflow *2</li> </ul>	
			<ul> <li>Supply voltage detector reset</li> </ul>	
1 (0x01)	TTBR + 0x04	Address misaligned interrupt	Memory access instruction	2
-	(0xfffc00)	Debugging interrupt	brk instruction, etc.	3
2 (0x02)	TTBR + 0x08	NMI	Watchdog timer overflow *2	4
3 (0x03)	TTBR + 0x0c	Reserved for C compiler	-	-

#### TTBR initial value = 0x8000

#### **5 INTERRUPT CONTROLLER (ITC)**

Vector number/ Software interrupt number	Vector address	Hardware interrupt name	Hardware interrupt flag	Priority	
4 (0x04)	TTBR + 0x10	Supply voltage detector interrupt	Low power supply voltage detection	High * ↑	
5 (0x05)	TTBR + 0x14	Port interrupt	Port input		
6 (0x06)	TTBR + 0x18	reserved	-		
7 (0x07)	7 (0x07) TTBR + 0x1c Clock generator interrupt		IOSC oscillation stabilization waiting completion     OSC1 oscillation stabilization waiting completion     OSC3 oscillation stabilization waiting completion     OSC1 oscillation stop     IOSC oscillation auto-trimming completion		
8 (0x08) TTBR + 0x20 Real-time clock int		Real-time clock interrupt	<ul> <li>1-day, 1-hour, 1-minute, and 1-second</li> <li>1/32-second, 1/8-second, 1/4-second, and 1/2-second</li> <li>Stopwatch 1 Hz, 10 Hz, and 100 Hz</li> <li>Alarm</li> <li>Theoretical regulation completion</li> </ul>		
9 (0x09)	TTBR + 0x24	16-bit timer Ch.0 interrupt	Underflow		
10 (0x0a)	TTBR + 0x28	UART Ch.0 interrupt	<ul> <li>End of transmission</li> <li>Framing error</li> <li>Parity error</li> <li>Overrun error</li> <li>Receive buffer two bytes full</li> <li>Receive buffer one byte full</li> <li>Transmit buffer empty</li> </ul>		
11 (0x0b)	TTBR + 0x2c	16-bit timer Ch.1 interrupt	Underflow		
12 (0x0c)	TTBR + 0x30	Synchronous serial interface Ch.0 interrupt	End of transmission     Receive buffer full     Transmit buffer empty     Overrun error		
13 (0x0d)	TTBR + 0x34	I <sup>2</sup> C interrupt	End of data transfer     General call address reception     NACK reception     STOP condition     START condition     Error detection     Receive buffer full     Transmit buffer empty		
14 (0x0e)	TTBR + 0x38	16-bit PWM timer Ch.0 interrupt	Counter MAX     Counter MAX     Counter Anno		
15 (0x0f)	TTBR + 0x3c	16-bit PWM timer Ch.1 interrupt	Capture overwrite     Compare/capture     Counter MAX     Counter zero		
16 (0x10)	TTBR + 0x40	UART Ch.1 interrupt	End of transmission     Framing error     Parity error     Overrun error     Receive buffer two bytes full     Receive buffer one byte full     Transmit buffer empty		
17 (0x11)	TTBR + 0x44	Sound generator interrupt	Sound buffer empty     Sound output completion		
18 (0x12)	TTBR + 0x48	IR remote controller interrupt			
19 (0x13)	TTBR + 0x4c	reserved	-	]	
20 (0x14)	TTBR + 0x50	R/F converter Ch.0 interrupt	Reference oscillation completion     Sensor A oscillation completion     Sensor B oscillation completion     Measurement counter overflow error     Time base counter overflow error		
21 (0x15)	TTBR + 0x54	R/F converter Ch.1 interrupt	Reference oscillation completion     Sensor A oscillation completion     Sensor B oscillation completion     Measurement counter overflow error     Time base counter overflow error		
	TTBR + 0x58	16-bit timer Ch.2 interrupt	Ime base counter overflow error Underflow	1	

Vector number/ Software interrupt number	Vector address	Hardware interrupt name	Hardware interrupt flag	Priority
23 (0x17)	TTBR + 0x5c	Synchronous serial interface	End of transmission	
		Ch.1 interrupt	<ul> <li>Receive buffer full</li> </ul>	
			<ul> <li>Transmit buffer empty</li> </ul>	
			Overrun error	
24 (0x18)	TTBR + 0x60	16-bit timer Ch.3 interrupt	Underflow	
25 (0x19)	TTBR + 0x64	12-bit A/D converter interrupt	<ul> <li>Analog input signal m A/D conversion completion</li> </ul>	
			<ul> <li>Analog input signal m A/D conversion result overwrite</li> </ul>	
			error	
26 (0x1a)	TTBR + 0x68	reserved	-	
:	:	:	:	↓
31 (0x1f)	TTBR + 0x7c	reserved	-	Low *1

\*1 When the same interrupt level is set

\*2 Either reset or NMI can be selected as the watchdog timer interrupt with software.

# 5.2.1 Vector Table Base Address (TTBR)

The MSCTTBRL and MSCTTBRH registers are provided to set the base (start) address of the vector table in which interrupt vectors are programmed. "TTBR" described in Table 5.2.1 means the value set to these registers. After an initial reset, the MSCTTBRL and MSCTTBRH registers are set to address 0x8000. Therefore, even when the vector table location is changed, it is necessary that at least the reset vector be written to the above address. Bits 7 to 0 in the MSCTTBRL register are fixed at 0, so the vector table always begins from a 256-byte boundary address.

# 5.3 Initialization

The following shows an example of the initial setting procedure related to interrupts:

- 1. Execute the di instruction to set the CPU into interrupt disabled state.
- 2. If the vector table start address is different from the default address, set it to the MSCTTBRL and MSCTTBRH registers after removing system protection by writing 0x0096 to the MSCPROT.PROT[15:0] bits. Then, write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits to set system protection.
- 3. Set the interrupt enable bit of the peripheral circuit to 0 (interrupt disabled).
- 4. Set the interrupt level for the peripheral circuit using the ITCLVx.ILVx[2:0] bits in the ITC.
- 5. Configure the peripheral circuit and start its operation.
- 6. Clear the interrupt factor flag of the peripheral circuit.
- 7. Set the interrupt enable bit of the peripheral circuit to 1 (interrupt enabled).
- 8. Execute the ei instruction to set the CPU into interrupt enabled state.

# 5.4 Maskable Interrupt Control and Operations

# 5.4.1 Peripheral Circuit Interrupt Control

The peripheral circuit that generates interrupts includes an interrupt enable bit and an interrupt flag for each interrupt cause.

Interrupt flag: The flag is set to 1 when the interrupt cause occurs. The clear condition depends on the peripheral circuit.

Interrupt enable bit: By setting this bit to 1 (interrupt enabled), an interrupt request will be sent to the ITC when the interrupt flag is set to 1. When this bit is set to 0 (interrupt disabled), no interrupt request will be sent to the ITC even if the interrupt flag is set to 1. An interrupt request is also sent to the ITC if the status is changed to interrupt enabled when the interrupt flag is 1.

For specific information on causes of interrupts, interrupt flags, and interrupt enable bits, refer to the respective peripheral circuit descriptions.

**Note**: To prevent occurrence of unnecessary interrupts, the corresponding interrupt flag should be cleared before setting the interrupt enable bit to 1 (interrupt enabled) and before terminating the interrupt handler routine.

# 5.4.2 ITC Interrupt Request Processing

On receiving an interrupt signal from a peripheral circuit, the ITC sends an interrupt request, the interrupt level, and the vector number to the CPU. Vector numbers are determined by the ITC internal hardware for each interrupt cause, as shown in Table 5.2.1. The interrupt level is a value to configure the priority, and it can be set to between 0 (low) and 7 (high) using the ITCLV*x*.ILV*x*[2:0] bits provided for each interrupt source. The default ITC settings are level 0 for all maskable interrupts. Interrupt requests are not accepted by the CPU if the level is 0.

The ITC outputs the interrupt request with the highest priority to the CPU in accordance with the following conditions if interrupt requests are input to the ITC simultaneously from two or more peripheral circuits.

- The interrupt with the highest interrupt level takes precedence.
- If multiple interrupt requests are input with the same interrupt level, the interrupt with the lowest vector number takes precedence.

The other interrupts occurring at the same time are held until all interrupts with higher priority levels have been accepted by the CPU.

If an interrupt cause with higher priority occurs while the ITC is outputting an interrupt request signal to the CPU (before being accepted by the CPU), the ITC alters the vector number and interrupt level signals to the setting information on the more recent interrupt. The previously occurring interrupt is held. The held interrupt is canceled and no interrupt is generated if the interrupt flag in the peripheral circuit is cleared via software.

**Note**: Before changing the interrupt level, make sure that no interrupt of which the level is changed can be generated (the interrupt enable bit of the peripheral circuit is set to 0 or the peripheral circuit is deactivated).

# 5.4.3 Conditions to Accept Interrupt Requests by the CPU

The CPU accepts an interrupt request sent from the ITC when all of the following conditions are met:

- The IE (Interrupt Enable) bit of the PSR has been set to 1.
- The interrupt request that has occurred has a higher interrupt level than the value set in the IL[2:0] (Interrupt Level) bits of the PSR.
- No other interrupt request having higher priority, such as NMI, has occurred.

# 5.5 NMI

The watchdog timer embedded in this IC can generate a non-maskable interrupt (NMI). This interrupt takes precedence over other interrupts and is unconditionally accepted by the CPU.

For detailed information on generating NMI, refer to the "Watchdog Timer" chapter.

# 5.6 Software Interrupts

The CPU provides the "int *imm5*" and "intl *imm5*, *imm3*" instructions allowing the software to generate any interrupts. The operand *imm5* specifies a vector number (0-31) in the vector table. In addition to this, the intl instruction has the operand *imm3* to specify the interrupt level (0-7) to be set to the IL[2:0] bits in the PSR. The software interrupt cannot be disabled (non-maskable interrupt). The processor performs the same interrupt processing operation as that of the hardware interrupt.

# 5.7 Interrupt Processing by the CPU

The CPU samples interrupt requests for each cycle. On accepting an interrupt request, the CPU switches to interrupt processing immediately after execution of the current instruction has been completed. Interrupt processing involves the following steps:

- 1. The PSR and current program counter (PC) values are saved to the stack.
- 2. The PSR IE bit is cleared to 0 (disabling subsequent maskable interrupts).
- 3. The PSR IL[2:0] bits are set to the received interrupt level. (The NMI does not affect the IL bits.)
- 4. The vector for the interrupt occurred is loaded to the PC to execute the interrupt handler routine.

When an interrupt is accepted, Step 2 prevents subsequent maskable interrupts. Setting the IE bit to 1 in the interrupt handler routine allows handling of multiple interrupts. In this case, since the IL[2:0] bits are changed by Step 3, only an interrupt with a higher level than that of the currently processed interrupt will be accepted.

Ending interrupt handler routines using the reti instruction returns the PSR to the state before the interrupt occurred. The program resumes processing following the instruction being executed at the time the interrupt occurred.

**Note**: When HALT or SLEEP mode is canceled, the CPU jumps to the interrupt handler routine after executing one instruction. To execute the interrupt handler routine immediately after HALT or SLEEP mode is canceled, place the nop instruction at just behind the halt/slp instruction.

# 5.8 Control Registers

# **MISC Vector Table Address Low Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
MSCTTBRL	15–8	TTBR[15:8]	0x80	H0	R/WP	-
	7–0	TTBR[7:0]	0x00	H0	R	

# Bits 15-0 TTBR[15:0]

These bits set the vector table base address (16 low-order bits).

# **MISC Vector Table Address High Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
MSCTTBRH	15–8	-	0x00	-	R	-
	7–0	TTBR[23:16]	0x00	H0	R/WP	

#### Bits 15–8 Reserved

## Bits 7–0 TTBR[23:16]

These bits set the vector table base address (eight high-order bits).

# ITC Interrupt Level Setup Register x

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
ITCLVx	15–11	-	0x00	-	R	_
	10-8	ILVy1[2:0]	0x0	H0	R/W	
	7–3	-	0x00	-	R	
	2–0	ILVyo[2:0]	0x0	H0	R/W	

#### Bits 15–11 Reserved

Bits 7–3 Reserved

**Bits 10–8 ILV***y1***[2:0]**  $(y_1 = 2x + 1)$ 

Bits 2–0 ILVyo[2:0] (yo = 2x)

These bits set the interrupt level of each interrupt.

#### **5 INTERRUPT CONTROLLER (ITC)**

Table 5.6.1 Interrupt Level and Phonty Settings								
ITCLVx.ILVy[2:0] bits	Interrupt level	Priority						
0x7	7	High						
0x6	6	1						
• • •								
0x1	1	↓ ↓						
0x0	0	Low						
	ITCLVx.ILVy[2:0] bits           0x7           0x6              0x1	ITCLVx.ILVy[2:0] bits         Interrupt level           0x7         7           0x6         6               0x1         1						

Table 5.8.1 Interrupt Level and Priority Settings

The following shows the ITCLVx register configuration in this IC.

Table 5.8.2	List of ITCLVx Register	s
10010 0.0.2	LIST OF IT OLVA TIOGISTO	0

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
ITCLV0	15-11	_	0x00	_	R	_
(ITC Interrupt Level	-	ILV1[2:0]	0x0	НО	R/W	Port interrupt (ILVPPORT)
Setup Register 0)	7–3	-	0x00	_	R	-
	2–0	ILV0[2:0]	0x0	H0	R/W	Supply voltage detector interrupt (ILVSVD3)
ITCLV1	15–11	-	0x00	_	R	-
(ITC Interrupt Level	10–8	ILV3[2:0]	0x0	HO	R/W	Clock generator interrupt (ILVCLG)
Setup Register 1)	7–0	_	0x00	-	R	-
ITCLV2	15–11	-	0x00	_	R	-
(ITC Interrupt Level	10–8	ILV5[2:0]	0x0	H0	R/W	16-bit timer Ch.0 interrupt (ILVT16_0)
Setup Register 2)	7–3	-	0x00	-	R	-
	2–0	ILV4[2:0]	0x0	HO	R/W	Real-time clock interrupt (ILVRTCA_0)
ITCLV3	15-11	_	0x00	_	R	-
(ITC Interrupt Level	10-8	ILV7[2:0]	0x0	HO	R/W	16-bit timer Ch.1 interrupt (ILVT16_1)
Setup Register 3)	7–3	-	0x00	-	R	-
	2–0	ILV6[2:0]	0x0	HO	R/W	UART Ch.0 interrupt (ILVUART3_0)
ITCLV4	15-11	_	0x00	_	R	-
(ITC Interrupt Level	10-8	ILV9[2:0]	0x0	H0	R/W	I <sup>2</sup> C interrupt (ILVI2C_0)
Setup Register 4)	7–3	-	0x00	-	R	-
	2–0	ILV8[2:0]	0x0	H0	R/W	Synchronous serial interface Ch.0 interrupt (ILVSPIA_0)
ITCLV5	15-11	_	0x00	-	R	-
(ITC Interrupt Level Setup Register 5)	10–8	ILV11[2:0]	0x0	H0	R/W	16-bit PWM timer Ch.1 interrupt (ILVT16B_1)
	7–3	-	0x00	_	R	-
	2–0	ILV10[2:0]	0x0	H0	R/W	16-bit PWM timer Ch.0 interrupt (ILVT16B_0)
ITCLV6	15–11	-	0x00	_	R	-
(ITC Interrupt Level Setup Register 6)	10–8	ILV13[2:0]	0x0	H0	R/W	Sound generator interrupt (ILVSNDA_0)
	7–3	-	0x00	-	R	-
	2–0	ILV12[2:0]	0x0	HO	R/W	UART Ch.1 interrupt (ILVUART3_1)
ITCLV7	15–8	_	0x00	-	R	-
(ITC Interrupt Level	7–3	_	0x00	_	R	-
Setup Register 7)	2–0	ILV14[2:0]	0x0	H0	R/W	IR remote controller interrupt (ILVREMC3_0)
ITCLV8	15–11	_	0x00	_	R	_
(ITC Interrupt Level Setup Register 8)		ILV17[2:0]	0x0	H0	R/W	R/F converter Ch.1 interrupt (ILVRFC_1)
	7–3	_	0x00	-	R	-
	2–0	ILV16[2:0]	0x0	H0	R/W	R/F converter Ch.0 interrupt (ILVRFC_0)

#### **5 INTERRUPT CONTROLLER (ITC)**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
ITCLV9	15–11	-	0x00	-	R	-
(ITC Interrupt Level Setup Register 9)	10–8	ILV19[2:0]	0x0	H0	R/W	Synchronous serial interface Ch.1 interrupt (ILVSPIA_1)
	7–3	-	0x00	-	R	-
	2–0	ILV18[2:0]	0x0	HO	R/W	16-bit timer Ch.2 interrupt (ILVT16_2)
ITCLV10	15–11	-	0x00	_	R	-
(ITC Interrupt Level Setup Register 10)	10–8	ILV21[2:0]	0x0	-	R/W	12-bit A/D converter interrupt (ILVADC12A_0)
	7–3	-	0x00	-	R	-
	2–0	ILV20[2:0]	0x0	-	R/W	16-bit timer Ch.3 interrupt (ILVT16_3)

# 6 I/O Ports (PPORT)

# 6.1 Overview

PPORT controls the I/O ports. The main features are outlined below.

- Allows port-by-port function configurations.
  - Each port can be configured with or without a pull-up or pull-down resistor.
  - Each port can be configured with or without a chattering filter.
  - Allows selection of the function (general-purpose I/O port (GPIO) function, up to four peripheral I/O functions) to be assigned to each port.
- Ports, except for those shared with debug pins, are initially placed into Hi-Z state. (No current passes through the pin during this Hi-Z state.)

**Note:** '*x*', which is used in the port names P*xy*, register names, and bit names, refers to a port group ( $x = 0, 1, 2, \dots, d$ ) and '*y*' refers to a port number ( $y = 0, 1, 2, \dots, 7$ ).


Figure 6.1.1 shows the configuration of PPORT.

Item		S1C17M20/M23				S1C17M21/M24		01017	400/1405
		24-pin package		32-pin package		31017WIZ1/WIZ4		S1C17M22/M25	
Port groups included	P0	P0[3:0]	(4) *1, *2	P0[3:0]	(4) *1, *2	P0[3:0]	(4) *1, *2	P0[7:0]	(8) *1, *2
	P1	P1[5:2]	(4) *1, *2	P1[5:0]	(6) *1, *2	P1[5:0]	(6) *1, *2	P1[7:0]	(8) *1, *2
	P2	P2[7:4]	(4) *1, *2	P2[7:2]	(6) *1, *2	P2[7:2]	(6) *1, *2	P2[7:0]	(8) *1, *2
	P3	P3[2:0]	(3) *1, *2	P3[2:0]	(3) *1, *2	P3[2:0]	(3) *1, *2	P3[7:0]	(8) *1, *2
	P4	-	(0)	-	(0)	-	(0)	P4[2:0]	(3) *1, *2
	Pd	Pd[2:0]	(3) *1	Pd[4:0]	(5) * <sup>1</sup>	Pd[4:0]	(5) * <sup>1</sup>	Pd[4:0]	(5) *1
		(Pd2: outp	out only)	(Pd2: out	out only)	(Pd2: out	put only)	(Pd2: out	put only)
Total number of ports		Input/output port: 17		Input/output port: 23		Input/output port: 23		Input/out	put port: 39
		Output po	ort: 1	Output port: 1		Output port: 1		Output po	ort: 1
Ports for debug function			Pd[2:0]						
Key-entry reset function Supported (P0[3:0])									

Table 6.1.1	Port Configuration	of S1C17M20/M21	/M22/M23/M24/M25
-------------	--------------------	-----------------	------------------

\*1 Ports with general-purpose I/O function (GPIO)


\*2 Ports with interrupt function






# 6.2 I/O Cell Structure and Functions

Figure 6.2.1 shows the I/O cell Configuration.





Refer to "Pin Descriptions" in the "Overview" chapter for the cell type, either the over voltage tolerant fail-safe type I/O cell or the standard I/O cell, included in each port.

# 6.2.1 Schmitt Input

The input functions are all configured with the Schmitt interface level. When a port is set to input disable status (PxIOEN.PxIENy bit = 0), unnecessary current is not consumed if the Pxy pin is placed into floating status.

# 6.2.2 Over Voltage Tolerant Fail-Safe Type I/O Cell

The over voltage tolerant fail-safe type I/O cell allows interfacing without passing unnecessary current even if a voltage exceeding VDD is applied to the port. Also unnecessary current is not consumed when the port is externally biased without supplying VDD. However, be sure to avoid applying a voltage exceeding the recommended maximum operating power supply voltage to the port.

# 6.2.3 Pull-Up/Pull-Down

The GPIO port has a pull-up/pull-down function. Either pull-up or pull-down may be selected for each port individually. This function may also be disabled for the port that does not require pulling up/down.

When the port level is switched from low to high through the pull-up resistor included in the I/O cell or from high to low through the pull-down resistor, a delay will occur in the waveform rising/falling edge depending on the time constant by the pull-up/pull-down resistance and the pin load capacitance. The rising/falling time is commonly determined by the following equation:

$t_{\text{PR}} = -R_{\text{INU}} \times$	$(CIN + CBOARD) \times ln(1 - VT + /VDD)$	(Eq. 6.1)			
$\text{tpf} = -R\text{ind} \; \times$	$(CIN + CBOARD) \times ln(1 - VT-/VDD)$				
Where					
tpr:	Rising time (port level = low $\rightarrow$ high) [second]				
tPF:	Falling time (port level = high $\rightarrow$ low) [second]				
VT+:	High level Schmitt input threshold voltage [V]				
VT-:	Low level Schmitt input threshold voltage [V]				
RINU/RINI	b: Pull-up/pull-down resistance [ $\Omega$ ]				
CIN:	Pin capacitance [F]				
CBOARD:	Parasitic capacitance on the board [F]				

# 6.2.4 CMOS Output and High Impedance State

The I/O cells except for analog output can output signals in the VDD and Vss levels. Also the GPIO ports may be put into high-impedance (Hi-Z) state.

# 6.3 Clock Settings

# 6.3.1 PPORT Operating Clock

When using the chattering filter for entering external signals to PPORT, the PPORT operating clock CLK\_PPORT must be supplied to PPORT from the clock generator.

The CLK\_PPORT supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 3. Set the following PCLK register bits:
  - PCLK.CLKSRC[1:0] bits (Clock source selection)
  - PCLK.CLKDIV[3:0] bits (Clock division ratio selection = Clock frequency setting)
- 4. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

Settings in Step 3 determine the input sampling time of the chattering filter.

# 6.3.2 Clock Supply in SLEEP Mode

When using the chattering filter function during SLEEP mode, the PPORT operating clock CLK\_PPORT must be configured so that it will keep suppling by writing 0 to the CLGOSC.xxxxSLPC bit for the CLK\_PPORT clock source.

If the CLGOSC.xxxxSLPC bit for the CLK\_PPORT clock source is 1, the CLK\_PPORT clock source is deactivated during SLEEP mode and it disables the chattering filter function regardless of the PxCHATEN.PxCHATENy bit setting (chattering filter enabled/disabled).

# 6.3.3 Clock Supply in DEBUG Mode

The CLK\_PPORT supply during DEBUG mode should be controlled using the PCLK.DBRUN bit.

The CLK\_PPORT supply to PPORT is suspended when the CPU enters DEBUG mode if the PCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK\_PPORT supply resumes. The PPORT chattering filter stops operating when the CLK\_PPORT supply is suspended. If the chattering filter is enabled in PPORT, the input port function is also deactivated. However, the control registers can be altered. If the PCLK.DBRUN bit = 1, the CLK\_PPORT supply is not suspended and the chattering filter will keep operating in DEBUG mode.

# 6.4 Operations

# 6.4.1 Initialization

After a reset, the ports except for the debugging function are configured as shown below.

- Port input: Disabled
- Port output: Disabled
- Pull-up: Off
- Pull-down: Off
- Port pins: High impedance state
- Port function: Configured to GPIO

This status continues until the ports are configured via software. The debugging function ports are configured for debug signal input/output.

### Initial settings when using a port for a peripheral I/O function

When using the Pxy port for a peripheral I/O function, perform the following software initial settings:

- 1. Set the following PxIOEN register bits:
  - Set the PxIOEN.PxIENy bit to 0. (Disable input)
  - Set the PxIOEN.PxOENy bit to 0. (Disable output)
- 2. Set the PxMODSEL.PxSELy bit to 0. (Disable peripheral I/O function)
- 3. Initialize the peripheral circuit that uses the pin.
- 4. Set the PxFNCSEL.PxyMUX[1:0] bits. (Select peripheral I/O function)
- 5. Set the PxMODSEL.PxSELy bit to 1. (Enable peripheral I/O function)

For the list of the peripheral I/O functions that can be assigned to each port of this IC, refer to "Control Register and Port Function Configuration of this IC." For the specific information on the peripheral I/O functions, refer to the respective peripheral circuit chapter.

# Initial settings when using a port as a general-purpose output port (only for the ports with GPIO function)

When using the Pxy port pin as a general-purpose output pin, perform the following software initial settings:

- 1. Set the PxIOEN.PxOENy bit to 1. (Enable output)
- 2. Set the PxMODSEL.PxSELy bit to 0. (Enable GPIO function)

# Initial settings when using a port as a general-purpose input port (only for the ports with GPIO function)

When using the Pxy port pin as a general-purpose input pin, perform the following software initial settings:

- 1. Write 0 to the PxINTCTL.PxIEy bit. \* (Disable interrupt)
- 2. When using the chattering filter, configure the PPORT operating clock (see "PPORT Operating Clock") and set the PxCHATEN.PxCHATENy bit to 1.\*

When the chattering filter is not used, set the PxCHATEN.PxCHATENy bit to 0 (supply of the PPORT operating clock is not required).

- 3. Configure the following PxRCTL register bits when pulling up/down the port using the internal pull-up or down resistor:
  - PxRCTL.PxPDPUy bit (Select pull-up or pull-down resistor)
  - Set the PxRCTL.PxRENy bit to 1. (Enable pull-up/down)

Set the PxRCTL.PxRENy bit to 0 if the internal pull-up/down resistors are not used.

- 4. Set the PxMODSEL.PxSELy bit to 0. (Enable GPIO function)
- 5. Configure the following bits when using the port input interrupt: \*
  - Write 1 to the PxINTF.PxIFy bit. (Clear interrupt flag)
  - PxINTCTL.PxEDGEy bit (Select interrupt edge (input rising edge/falling edge))
  - Set the PxINTCTL.PxIEy bit to 1. (Enable interrupt)
- 6. Set the following PxIOEN register bits:
  - Set the PxIOEN.PxOENy bit to 0. (Disable output)
  - Set the PxIOEN.PxIENy bit to 1. (Enable input)
- \* Steps 1 and 5 are required for the ports with an interrupt function. Step 2 is required for the ports with a chattering filter function.

Table 6.4.1.1 lists the port status according to the combination of data input/output control and pull-up/down control.

PxIOEN. PxIENy bit	PxIOEN. PxOENy bit	PxRCTL. PxRENy bit	PxRCTL. PxPDPUy bit	Input	Output	Pull-up/pull-down condition
0	0	0	×	Disa	bled	Off (Hi-Z) *1
0	0	1	0	Disa	bled	Pulled down
0	0	1	1	Disabled		Pulled up
1	0	0	×	Enabled	Disabled	Off (Hi-Z) *2
1	0	1	0	Enabled	Disabled	Pulled down
1	0	1	1	Enabled	Disabled	Pulled up
0	1	0	×	Disabled	Enabled	Off
0	1	1	0	Disabled	Enabled	Off
0	1	1	1	Disabled	Enabled	Off
1	1	1	0	Enabled	Enabled	Off
1	1	1	1	Enabled	Enabled	Off

Table 6.4.1.1 GPIO Port Control List

\*1: Initial status. Current does not flow if the pin is placed into floating status.

\*2: Use of the pull-up or pull-down function is recommended, as undesired current will flow if the port input is set to floating status.

**Note:** If the PxMODSEL.PxSELy bit for the port without a GPIO function is set to 0, the port goes into initial status (refer to "Initial Settings"). The GPIO control bits are configured to a read-only bit always read out as 0.

# 6.4.2 Port Input/Output Control

### Peripheral I/O function control

The port for which a peripheral I/O function is selected is controlled by the peripheral circuit. For more information, refer to the respective peripheral circuit chapter.

# Setting output data to a GPIO port

Write data (1 = high output, 0 = low output) to be output from the Pxy pin to the PxDAT.PxOUTy bit.

#### Reading input data from a GPIO port

The data (1 = high input, 0 = low input) input from the Pxy pin can be read out from the PxDAT.PxINy bit.

#### **Chattering filter function**

Some ports have a chattering filter function and it can be controlled in each port. This function is enabled by setting the PxCHATEN.PxCHATENy bit to 1. The input sampling time to remove chattering is determined by the CLK\_PPORT frequency configured using the PCLK register in common to all ports. The chattering filter removes pulses with a shorter width than the input sampling time.

Input sampling time =  $\frac{2 \text{ to } 3}{\text{CLK}_{PPORT} \text{ frequency [Hz]}}$  [second] (Eq.6.2)

Make sure the Pxy port interrupt is disabled before altering the PCLK register and PxCHATEN.PxCHATENy bit settings. A Pxy port interrupt may erroneously occur if these settings are altered in an interrupt enabled status. Furthermore, enable the interrupt after a lapse of four or more CLK\_PPORT cycles from enabling the chattering filter function.

If the clock generator is configured so that it will supply CLK\_PPORT to PPORT in SLEEP mode, the chattering filter of the port will function even in SLEEP mode. If CLK\_PPORT is configured to stop in SLEEP mode, PPORT inactivates the chattering filter during SLEEP mode to input pin status transitions directly to itself.

#### **Key-entry reset function**

This function issues a reset request when low-level pulses are input to all the specified ports simultaneously. Make the following settings when using this function:

- 1. Configure the ports to be used for key-entry reset as general-purpose input ports (refer to "Initial settings when using a port as a general-purpose input port (only for the ports with GPIO function)").
- 2. Configure the input pin combination for key-entry reset using the PCLK.KRSTCFG[1:0] bits.
- **Note**: When enabling the key-entry reset function, be sure to configure the port pins to be used for it as general-purpose input pins before setting the PCLK.KRSTCFG[1:0] bits.

PPORT issues a reset request immediately after all the input pins specified by the PCLK.KRSTCFG[1:0] are set to a low level if the chattering filter function is disabled (initial status). To issue a reset request only when low-level signals longer than the time configured are input, enable the chattering filter function for all the ports used for key-entry reset.

The pins configured for key-entry reset can also be used as general-purpose input pins.

# 6.5 Interrupts

When the GPIO function is selected for the port with an interrupt function, the port input interrupt function can be used.

Interrupt	Interrupt flag	Set condition	Clear condition					
Port input interrupt	PxINTF.PxIFy	Rising or falling edge of the input signal	Writing 1					
	PINTFGRP.PxINT	Setting an interrupt flag in the port group	Clearing PxINTF.PxIFy					

Table 6.5.1 Port Input Interrupt Function

#### Interrupt edge selection

Port input interrupts will occur at the falling edge of the input signal when setting the PxINTCTL.PxEDGEy bit to 1, or the rising edge when setting to 0.

# Interrupt enable

PPORT provides interrupt enable bits (PxINTCTL.PxIEy bit) corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

## Interrupt check in port group unit

When interrupts are enabled in two or more port groups, check the PINTFGRP.PxINT bit in the interrupt handler first. It helps minimize the handler codes for finding the port that has generated an interrupt. If this bit is set to 1, an interrupt has occurred in the port group. Next, check the PxINTF.PxIFy bit set to 1 in the port group to determine the port that has generated an interrupt. Clearing the PxINTF.PxIFy bit also clears the PINTFGRP. PxINT bit. If the port is set to interrupt disabled status by the PxINTCTL.PxIEy bit, the PINTFGRP.PxINT bit will not be set even if the PxINTF.PxIFy bit is set to 1.

# 6.6 Control Registers

This section describes the same control registers of all port groups as a single register. For the register and bit configurations in each port group and their initial values, refer to "Control Register and Port Function Configuration of this IC."

# Px Port Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PxDAT	15–8	PxOUT[7:0]	0x00	H0	R/W	-
	7–0	PxIN[7:0]	0x00	H0	R	

\*1: This register is effective when the GPIO function is selected.

\*2: The bit configuration differs depending on the port group.

\*3: The initial value may be changed by the port.

## Bits 15-8 PxOUT[7:0]

These bits are used to set data to be output from the GPIO port pins.

1 (R/W): Output high level from the port pin

0 (R/W): Output low level from the port pin

When output is enabled (PxIOEN.PxOENy bit = 1), the port pin outputs the data set here. Although data can be written when output is disabled (PxIOEN.PxOENy bit = 0), it does not affect the pin status. These bits do not affect the outputs when the port is used as a peripheral I/O function.

### Bits 7–0 PxIN[7:0]

The GPIO port pin status can be read out from these bits.

- 1 (R): Port pin = High level
- 0 (R): Port pin = Low level

The port pin status can be read out when input is enabled (PxIOEN.PxIENy bit = 1). When input is disabled (PxIOEN.PxIENy bit = 0), these bits are always read as 0.

When the port is used for a peripheral I/O function, the input value cannot be read out from these bits.

# Px Port Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PxIOEN	15–8	PxIEN[7:0]	0x00	HO	R/W	-
	7–0	PxOEN[7:0]	0x00	H0	R/W	

\*1: This register is effective when the GPIO function is selected.

\*2: The bit configuration differs depending on the port group.

### Bits 15-8 PxIEN[7:0]

These bits enable/disable the GPIO port input.

1 (R/W): Enable (The port pin status is input.)

0 (R/W): Disable (Input data is fixed at 0.)

When both data output and data input are enabled, the pin output status controlled by this IC can be read.

These bits do not affect the input control when the port is used as a peripheral I/O function.

#### Bits 7–0 PxOEN[7:0]

These bits enable/disable the GPIO port output.

1 (R/W): Enable (Data is output from the port pin.)

0 (R/W): Disable (The port is placed into Hi-Z.)

These bits do not affect the output control when the port is used as a peripheral I/O function.

### Px Port Pull-up/down Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PxRCTL	15–8	PxPDPU[7:0]	0x00	H0	R/W	-
	7–0	PxREN[7:0]	0x00	H0	R/W	

\*1: This register is effective when the GPIO function is selected.

\*2: The bit configuration differs depending on the port group.

### Bits 15-8 PxPDPU[7:0]

These bits select either the pull-up resistor or the pull-down resistor when using a resistor built into the port.

1 (R/W): Pull-up resistor

0 (R/W): Pull-down resistor

The selected pull-up/down resistor is enabled when the PxRCTL.PxRENy bit = 1.

#### Bits 7–0 PxREN[7:0]

These bits enable/disable the port pull-up/down control.

1 (R/W): Enable (The built-in pull-up/down resistor is used.)

0 (R/W): Disable (No pull-up/down control is performed.)

Enabling this function pulls up or down the port when output is disabled (PxIOEN.PxOENy bit = 0). When output is enabled (PxIOEN.PxOENy bit = 1), the PxRCTL.PxRENy bit setting is ineffective regardless of how the PxIOEN.PxIENy bit is set and the port is not pulled up/down.

These bits do not affect the pull-up/down control when the port is used as a peripheral I/O function.

### Px Port Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks	
PxINTF	15–8	-	0x00	-	R	-	
	7–0	PxIF[7:0]	0x00	H0	R/W	Cleared by writing 1.	

\*1: This register is effective when the GPIO function is selected.

\*2: The bit configuration differs depending on the port group.

#### Bits 15–8 Reserved

#### Bits 7–0 PxIF[7:0]

These bits indicate the port input interrupt cause occurrence status.

1 (R): Cause of interrupt occurred

- 0 (R): No cause of interrupt occurred
- 1 (W): Clear flag
- 0 (W): Ineffective

### **Px** Port Interrupt Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PxINTCTL	15–8	PxEDGE[7:0]	0x00	HO	R/W	-
	7–0	PxIE[7:0]	0x00	H0	R/W	

 $\ast 1:$  This register is effective when the GPIO function is selected.

\*2: The bit configuration differs depending on the port group.

### Bits 15–8 PxEDGE[7:0]

These bits select the input signal edge to generate a port input interrupt.

1 (R/W): An interrupt will occur at a falling edge.

0 (R/W): An interrupt will occur at a rising edge.

### Bits 7–0 PxIE[7:0]

These bits enable port input interrupts.

1 (R/W): Enable interrupts

0 (R/W): Disable interrupts

**Note**: To prevent generating unnecessary interrupts, the corresponding interrupt flag should be cleared before enabling interrupts.

### Px Port Chattering Filter Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PxCHATEN	15–8	-	0x00	-	R	-
	7–0	PxCHATEN[7:0]	0x00	H0	R/W	
			-			

\*1: The bit configuration differs depending on the port group.

### Bits 15–8 Reserved

### Bits 7–0 PxCHATEN[7:0]

These bits enable/disable the chattering filter function.

1 (R/W): Enable (The chattering filter is used.)

0 (R/W): Disable (The chattering filter is bypassed.)

### Px Port Mode Select Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PxMODSEL	15–8	-	0x00	-	R	_
	7–0	PxSEL[7:0]	0x00	H0	R/W	

\*1: The bit configuration differs depending on the port group.

\*2: The initial value may be changed by the port.

### Bits 15–8 Reserved

### Bits 7–0 PxSEL[7:0]

These bits select whether each port is used for the GPIO function or a peripheral I/O function.

1 (R/W): Use peripheral I/O function

0 (R/W): Use GPIO function

### Px Port Function Select Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PxFNCSEL	15–14	Px7MUX[1:0]	0x0	H0	R/W	-
	13–12	Px6MUX[1:0]	0x0	HO	R/W	
	11–10	Px5MUX[1:0]	0x0	HO	R/W	
	9–8	Px4MUX[1:0]	0x0	H0	R/W	
	7–6	Px3MUX[1:0]	0x0	H0	R/W	
	5–4	Px2MUX[1:0]	0x0	H0	R/W	
	3–2	Px1MUX[1:0]	0x0	H0	R/W	
	1–0	Px0MUX[1:0]	0x0	H0	R/W	

\*1: The bit configuration differs depending on the port group.

\*2: The initial value may be changed by the port.

.

### Bits 15-14 Px7MUX[1:0]

### Bits 1–0 Px0MUX[1:0]

•

These bits select the peripheral I/O function to be assigned to each port pin.

#### 6 I/O PORTS (PPORT)

Table 6.6.1 Selecting f	-enpheral I/O Function
PxFNCSEL.PxyMUX[1:0] bits	Peripheral I/O function
0x3	Function 3
0x2	Function 2
0x1	Function 1
0x0	Function 0

Table 6.6.1 Selecting Peripheral I/O Function

This selection takes effect when the PxMODSEL.PxSELy bit = 1.

### **P Port Clock Control Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PCLK	15–9	-	0x00	-	R	-
	8	DBRUN	0	H0	R/WP	
	7–4	CLKDIV[3:0]	0x0	H0	R/WP	
	3–2	KRSTCFG[1:0]	0x0	H0	R/WP	
	1–0	CLKSRC[1:0]	0x0	H0	R/WP	

#### Bits 15–9 Reserved

#### Bit 8 DBRUN

This bit sets whether the PPORT operating clock is supplied in DEBUG mode or not. 1 (R/WP): Clock supplied in DEBUG mode 0 (R/WP): No clock supplied in DEBUG mode

#### Bits 7–4 CLKDIV[3:0]

These bits select the division ratio of the PPORT operating clock (chattering filter clock).

### Bits 3–2 KRSTCFG[1:0]

These bits configure the key-entry reset function.

	hable of the set of the set of the set ingo							
PCLK.KRSTCFG[1:0] bits	key-entry reset							
0x3	Reset when P0[3:0] inputs = all low							
0x2	Reset when P0[2:0] inputs = all low							
0x1	Reset when P0[1:0] inputs = all low							
0x0	Disable							

Table 6.6.2 Key-Entry Reset Function Settings

#### Bits 1–0 CLKSRC[1:0]

These bits select the clock source of PPORT (chattering filter).

The PPORT operating clock should be configured by selecting the clock source using the PCLK. CLKSRC[1:0] bits and the clock division ratio using the PCLK.CLKDIV[3:0] bits as shown in Table 6.6.3. These settings determine the input sampling time of the chattering filter.

		PCLK.CLKS	RC[1:0] bits			
PCLK.CLKDIV[3:0] bits	0x0	0x1	0x2	0x3		
	IOSC	OSC1	OSC3	EXOSC		
0xf		1/32,768		1/1		
0xe		1/16,384				
0xd		1/8,192				
0xc		1/4,096				
0xb		1/2,048				
0xa		1/1,024				
0x9		1/512				
0x8		1/256				
0x7		1/128				
0x6		1/64				
0x5		1/32		-		
0x4		1/16		-		
0x3		1/8		]		
0x2		]				
0x1		1/2				
0x0		1/1				

Table 6.6.3 Clock Source and Division Ratio Settings

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

### P Port Interrupt Flag Group Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PINTFGRP	15–13	-	0x0	-	R	-
	12	PcINT	0	H0	R	
	11	PbINT	0	H0	R	
	10	PaINT	0	H0	R	
	9	P9INT	0	H0	R	
	8	P8INT	0	H0	R	
	7	P7INT	0	H0	R	
	6	P6INT	0	H0	R	
	5	P5INT	0	H0	R	
	4	P4INT	0	H0	R	
	3	P3INT	0	H0	R	
	2	P2INT	0	H0	R	
	1	P1INT	0	H0	R	
	0	POINT	0	H0	R	

\*1: Only the bits corresponding to the port groups that support interrupts are provided.

### Bits 15–13 Reserved

### Bits 12-0 PxINT

These bits indicate that Px port group includes a port that has generated an interrupt.

1 (R): A port generated an interrupt

0 (R): No port generated an interrupt

The PINTFGRP.PxINT bit is cleared when the interrupt flag for the port that has generated an interrupt is cleared.

# 6.7 Control Register and Port Function Configuration of this IC

This section shows the PPORT control register/bit configuration in this IC and the list of peripheral I/O functions selectable for each port.

**Note**: The control bits for the ports that are not available in the model are reserved bits. Do not alter them from the initial value.

## 6.7.1 P0 Port Group

The P0 port group supports the GPIO and interrupt functions.

		lable 6.7.1.1 C		Í			M20	/M23	M21/	M22/
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		32pin		
P0DAT	15	P0OUT7	0	H0	R/W	_	-	-	-	1
(P0 Port Data	14	P0OUT6	0	H0	R/W		-	_	-	1
Register)	13	P0OUT5	0	H0	R/W		-	_	-	1
	12	P0OUT4	0	H0	R/W		-	_	-	1
	11	P0OUT3	0	H0	R/W		1	1	1	1
	10	P0OUT2	0	H0	R/W		1	1	1	1
	9	P0OUT1	0	H0	R/W		1	1	1	1
	8	P0OUT0	0	H0	R/W		1	1	1	1
	7	P0IN7	0	H0	R	-	-	-	-	1
	6	P0IN6	0	H0	R		-	-	-	1
	5	P0IN5	0	H0	R		-	-	-	1
	4	P0IN4	0	H0	R		-	-	-	1
	3	P0IN3	0	H0	R		1	1	1	1
	2	P0IN2	0	H0	R		1	1	1	1
	1	P0IN1	0	H0	R		1	1	1	1
	0	P0IN0	0	H0	R		1	1	1	1
POIOEN	15	P0IEN7	0	H0	R/W	-	-	-	-	1
(P0 Port Enable	14	P0IEN6	0	H0	R/W		-	-	-	1
Register)	13	P0IEN5	0	H0	R/W		-	-	-	1
	12	P0IEN4	0	H0	R/W		-	-	-	1
	11	P0IEN3	0	H0	R/W		1	1	1	1
	10	P0IEN2	0	H0	R/W		1	1	1	1
	9	P0IEN1	0	H0	R/W		1	1	1	1
	8	P0IEN0	0	H0	R/W		1	1	1	1
	7	P0OEN7	0	H0	R/W	-	-	-	-	1
	6	P0OEN6	0	H0	R/W		-	-	-	1
	5	P0OEN5	0	H0	R/W		-	-	-	1
	4	P0OEN4	0	HO	R/W		-	-	-	1
	3	P0OEN3	0	HO	R/W		1	1	1	1
	2	P0OEN2	0	H0	R/W		1	1	1	1
	1	P0OEN1	0	H0	R/W		1	1	1	1
	0	P0OEN0	0	HO	R/W		1	1	1	1

Table 6.7.1.1 Control Registers for P0 Port Group

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		/M23 32pin	M21/ M24	M22/ M25
PORCTL	15	P0PDPU7	0	H0	R/W		<u> </u>	-		1
(P0 Port Pull-up/down	14	P0PDPU6	0	HO	R/W	-	-	-	- 1	1
Control Register)	13	P0PDPU5	0	HO	R/W	-	-	_	- 1	1
	12	P0PDPU4	0	HO	R/W	-	-	_	-	1
	11	P0PDPU3	0	HO	R/W		1	1	1	1
	10	P0PDPU2	0	HO	R/W		1	1	1	1
	9	P0PDPU1	0	HO	R/W		1	1	1	1
	8	POPDPU0	0	HO	R/W		1	1	1	1
	7	P0REN7	0	HO	R/W	-	-	-	-	1
	6	POREN6	0	H0	R/W	-	-	-	-	1
	5	P0REN5	0	HO	R/W		-	-	-	1
	4	P0REN4	0	HO	R/W	-	-	-	-	1
	3	POREN3	0	HO	R/W	-	1	1	1	1
	2	P0REN2	0	HO	R/W	-	1	1	1	1
	1	P0REN1	0	HO	R/W		1	1	1	1
	0	P0REN0	0	HO	R/W		1	1	1	1
POINTE	15–8	<b> _</b>	0x00	-	R	_	-		-	_
(P0 Port Interrupt	7	P0IF7	0	HO	R/W	Cleared by writing	- 1	_	- 1	1
Flag Register)	6	P0IF6	0	HO	R/W	1.	-	-	- 1	1
	5	P0IF5	0	HO	R/W	-	-	-	- 1	1
	4	P0IF4	0	HO	R/W	-	-	-	- 1	1
	3	P0IF3	0	HO	R/W	-	1	1	1	1
	2	P0IF2	0	HO	R/W	-	1	1	1	1
	1	P0IF1	0	HO	R/W	-	1	1	1	1
	0	P0IF0	0	HO	R/W		1	1	1	1
POINTCTL	15	P0EDGE7	0	HO	R/W	_	<u> </u> _	-	<u> </u>	1
(P0 Port Interrupt	14	P0EDGE6	0	HO	R/W		-	_	-	1
Control Register)	13	P0EDGE5	0	HO	R/W		-	-	-	1
	12	P0EDGE4	0	HO	R/W		-	-	-	1
	11	P0EDGE3	0	HO	R/W		1	1	1	1
	10	P0EDGE2	0	HO	R/W		1	1	1	1
	9	P0EDGE1	0	HO	R/W	-	1	1	1	1
	8	P0EDGE0	0	HO	R/W	-	1	1	1	1
	7	P0IE7	0	HO	R/W	-	-	-	-	1
	6	P0IE6	0	HO	R/W		-	-	-	1
	5	P0IE5	0	HO	R/W		-	-	-	1
	4	P0IE4	0	HO	R/W		-	-	-	1
	3	P0IE3	0	HO	R/W		1	1	1	1
	2	P0IE2	0	H0	R/W		1	1	1	1
	1	P0IE1	0	HO	R/W		1	1	1	1
	0	P0IE0	0	H0	R/W		1	1	1	1
POCHATEN	15–8	-	0x00	_	R	_	-	_	-	-
(P0 Port Chattering	7	P0CHATEN7	0	HO	R/W	-	- 1	-	- 1	1
Filter Enable Register)	6	POCHATEN6	0	HO	R/W	1	-	-	-	1
	5	POCHATEN5	0	HO	R/W	1	-	-	<u> </u>	· ·
	4	POCHATEN4	0	HO	R/W	1	-	-	<u> </u>	1
	3	POCHATEN3	0	HO	R/W	1	1	1	1	1
	2	POCHATEN2	0	HO	R/W	1	1	1	1	1
	1	POCHATEN1	0	HO	R/W	1	1	1	1	1
	0	POCHATENO	0	HO	R/W	1	1	1	1	1

### 6 I/O PORTS (PPORT)

Desister nome	Bit	Dit nome	Initial	Deast	R/W	Demorika	M20	/M23	M21/	M22/
Register name	ы	Bit name	initiai	Reset	R/W	Remarks	24pin	32pin	M24	M25
POMODSEL	15–8	_	0x00	-	R	-	-	-	-	-
(P0 Port Mode Select	7	P0SEL7	0	HO	R/W	-	-	-	-	1
Register)	6	P0SEL6	0	H0	R/W		-	-	-	1
	5	P0SEL5	0	H0	R/W		-	-	-	1
	4	P0SEL4	0	HO	R/W		-	-	-	1
	3	P0SEL3	0	H0	R/W		1	1	1	1
	2	P0SEL2	0	H0	R/W		1	1	1	1
	1	P0SEL1	0	H0	R/W		1	1	1	~
	0	POSELO	0	HO	R/W		1	1	1	1
POFNCSEL	15–14	P07MUX[1:0]	0x0	HO	R/W	-	-	-	-	1
(P0 Port Function	13–12	P06MUX[1:0]	0x0	H0	R/W	]	-	-	-	<
Select Register)	11–10	P05MUX[1:0]	0x0	H0	R/W	]	-	-	-	<
	9–8	P04MUX[1:0]	0x0	H0	R/W		-	-	-	<
	7–6	P03MUX[1:0]	0x0	H0	R/W		1	1	1	~
	5–4	P02MUX[1:0]	0x0	H0	R/W		1	1	1	1
	3–2	P01MUX[1:0]	0x0	H0	R/W	]	1	1	1	1
	1–0	P00MUX[1:0]	0x0	HO	R/W	]	1	1	1	1

#### Table 6.7.1.2 P0 Port Group Function Assignment

	POSELy = 0		P0SELy = 1										
Port		P0yMU	X = 0x0	P0yMU	X = 0x1	P0yMU)	K = 0x2	P0yMUX	<pre>&lt; = 0x3</pre>	M20	/M23	M21/	M22/
name	GPIO	(Func	tion 0)	(Function 1)		(Function 2)		(Function 3)				M24	M25
		Peripheral			Pin	Peripheral	Pin	Peripheral	Pin	24pin	32pin		
P00	P00	T16B Ch.0	EXCL00	UPMUX	*1	-	-	-	-	1	1	1	1
P01	P01	T16B Ch.0	EXCL01	UPMUX	*1	-	-	-	-	1	1	1	1
P02	P02	SNDA	BZOUT	UPMUX	*1	-	-	-	-	1	1	1	1
P03	P03	SNDA	#BZOUT	UPMUX	*1	-	-	-	-	1	1	1	1
P04	P04	RFC Ch.0	<b>RFCLKO0</b>	UPMUX	*1	-	-	-	-	-	-	-	1
P05	P05	RFC Ch.1	RFCLKO1	UPMUX	*1	-	-	-	-	-	-	-	1
P06	P06	-	-	UPMUX	*1	-	-	-	-	-	-	-	1
P07	P07	-	-	UPMUX	*1	-	-	-	-	-	-	-	1

\*1: Refer to the "Universal Port Multiplexer" chapter.

# 6.7.2 P1 Port Group

The P1 port group supports the GPIO and interrupt functions.

Table 6.7.2.1	Control Registers	s for P1	Port Group
10010 0.7.2.1	Control Hogistore		i on aroup

<b>D</b> · · ·		R:		Ĭ			M20	/M23	M21/	M22/
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks	24pin	32pin	M24	M25
P1DAT	15	P1OUT7	0	HO	R/W	-	-	-	-	1
(P1 Port Data	14	P1OUT6	0	HO	R/W		-	-	-	1
Register)	13	P1OUT5	0	HO	R/W		1	1	1	1
	12	P1OUT4	0	H0	R/W		1	1	1	1
	11	P1OUT3	0	H0	R/W		1	1	1	1
	10	P1OUT2	0	H0	R/W		1	1	1	1
	9	P1OUT1	0	H0	R/W		-	1	1	1
	8	P1OUT0	0	H0	R/W		-	~	1	1
	7	P1IN7	0	H0	R	-	-	-	-	1
	6	P1IN6	0	H0	R		-	-	-	1
	5	P1IN5	0	H0	R		1	1	1	1
	4	P1IN4	0	H0	R		1	1	1	1
	3	P1IN3	0	H0	R		1	1	1	1
	2	P1IN2	0	H0	R	]	1	1	1	1
	1	P1IN1	0	H0	R	]	-	1	1	1
	0	P1IN0	0	H0	R		-	1	1	1

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		/M23 32pin	M21/ M24	M22/ M25
P1IOEN	15	P1IEN7	0	HO	R/W	_	-	-	-	1
(P1 Port Enable	14	P1IEN6	0	H0	R/W	-	-	-	-	1
Register)	13	P1IEN5	0	H0	R/W		1	1	1	1
	12	P1IEN4	0	HO	R/W		1	1	1	1
	11	P1IEN3	0	HO	R/W	_	1	1	1	1
	10	P1IEN2	0	HO	R/W	_	1	1	1	1
	9	P1IEN1	0	H0	R/W	_	_	1	1	1
	8	P1IEN0	0	HO	R/W		-	1	1	1
	7	P1OEN7	0	HO	R/W	_	_	-	-	1
	6	P1OEN6	0	HO	R/W	-	-	-	-	1
	5	P1OEN5	0	HO	R/W	-	1	1	1	1
	4	P1OEN4	0	HO	R/W	_	1	1	1	1
	3	P1OEN3	0	HO	R/W	_	1	1	1	1
	2	P1OEN2	0	HO	R/W	_	1	1	1	1
	1	P1OEN1	0	HO	R/W	_	-	1	1	1
	0	P1OEN0	0	HO	R/W		-	1	1	1
P1RCTL	15	P1PDPU7	0	H0	R/W		_	_	-	1
(P1 Port Pull-up/down	14	P1PDPU6	0	H0	R/W	_	_	-	-	1
Control Register)	13	P1PDPU5	0	H0	R/W	_	1	1	1	1
	12	P1PDPU4	0	H0	R/W	_	1	1	1	1
	11	P1PDPU3	0	H0	R/W	_	1	1	1	1
	10	P1PDPU2	0	H0	R/W	_	1	1	1	1
	9	P1PDPU1	0	H0	R/W	_	-	1	1	1
	8	P1PDPU0	0	HO	R/W		-	1	1	1
	7	P1REN7	0	HO	R/W		_	_	_	1
	6	P1REN6	0	HO	R/W	_	_	_	_	1
	5	P1REN5	0	HO	R/W	-	1	1	1	1
	4	P1REN4	0	HO	R/W	-	1	1	1	1
	3	P1REN3	0	HO	R/W	-	1	1	1	1
	2	P1REN2	0	HO	R/W	-	1	1	<ul> <li>Image: A state</li> <li>Image: A state<td>1</td></li></ul>	1
	1	P1REN1	0	HO	R/W	-	-	1	<ul> <li>Image: A state</li> <li>Image: A state<td>1</td></li></ul>	1
	0	P1REN0	0	HO	R/W		-	1	1	1
P1INTF	15–8	-	0x00	-	R	-	-	-	_	_
(P1 Port Interrupt	7	P1IF7	0	HO	R/W	Cleared by writing	<u> </u>	_	-	1
Flag Register)	6	P1IF6	0	HO	R/W	1.	-	-	-	1
	5	P1IF5	0	HO	R/W	_	1	1	1	1
	4	P1IF4	0	HO	R/W	_	1	1	1	1
	3	P1IF3	0	HO	R/W	_	1	1	1	1
	2	P1IF2	0	HO	R/W	-	1	1	1	1
	1	P1IF1	0	HO	R/W	-	-	1	<ul> <li>Image: A state</li> <li>Image: A state<td>1</td></li></ul>	1
	0	P1IF0	0	HO	R/W		-	1	1	1
P1INTCTL	15	P1EDGE7	0	H0	R/W		-	-	-	1
(P1 Port Interrupt	14	P1EDGE6	0	H0	R/W	_	_	-	-	1
Control Register)	13	P1EDGE5	0	H0	R/W	_	1	1	1	1
	12	P1EDGE4	0	H0	R/W	_	1	1	1	1
	11	P1EDGE3	0	H0	R/W	_	1	1	1	1
	10	P1EDGE2	0	HO	R/W	-	1	1	1	1
	9	P1EDGE1	0	HO	R/W	-	_	1	1	1
	8	P1EDGE0	0	HO	R/W		-	1	1	1
	7	P1IE7	0	HO	R/W	-	-	-	-	1
	6	P1IE6	0	HO	R/W	-	_	-	-	1
	5	P1IE5	0	HO	R/W		1	1	1	1
	4	P1IE4	0	HO	R/W	-	1	1	1	1
	3	P1IE3	0	HO	R/W	-	1	1	1	1
	2	P1IE2	0	HO	R/W	_	1	1	1	1
	1	P1IE1	0	HO	R/W	_		1	1	1
	0	P1IE0	0	H0	R/W		-	1	1	1

### 6 I/O PORTS (PPORT)

Deviator nome	Dit	Dit nome	Initial	Deast	B/W	Demerke	M20	/M23	M21/	M22/
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks	24pin	32pin	M24	M25
P1CHATEN	15–8	_	0x00	-	R	-	-	_	_	-
(P1 Port Chattering	7	P1CHATEN7	0	HO	R/W	-	-	-	_	1
Filter Enable Register)	6	P1CHATEN6	0	HO	R/W	-	-	-	-	1
	5	P1CHATEN5	0	HO	R/W	m	1	1	1	1
	4	P1CHATEN4	0	HO	R/W	m	1	1	1	1
	3	P1CHATEN3	0	H0	R/W	n	1	1	1	1
	2	P1CHATEN2	0	H0	R/W		1	1	1	1
	1	P1CHATEN1	0	H0	R/W		-	1	1	1
	0	P1CHATEN0	0	H0	R/W		-	1	1	1
P1MODSEL	15–8	_	0x00	-	R	-	-	-	_	-
(P1 Port Mode Select	7	P1SEL7	0	HO	R/W	-	-	-	-	1
Register)	6	P1SEL6	0	HO	R/W		-	-	-	1
	5	P1SEL5	0	HO	R/W		1	1	1	1
	4	P1SEL4	0	HO	R/W	-	1	1	1	1
	3	P1SEL3	0	HO	R/W	m	1	1	1	1
	2	P1SEL2	0	HO	R/W	n	1	1	1	1
	1	P1SEL1	0	H0	R/W	n	-	1	1	1
	0	P1SEL0	0	H0	R/W		-	1	1	1
P1FNCSEL	15–14	P17MUX[1:0]	0x0	HO	R/W	-	-	_	_	1
(P1 Port Function	13–12	P16MUX[1:0]	0x0	HO	R/W		-	-	-	1
Select Register)	11–10	P15MUX[1:0]	0x0	HO	R/W		1	1	1	1
	9–8	P14MUX[1:0]	0x0	HO	R/W		1	1	1	1
	7–6	P13MUX[1:0]	0x0	HO	R/W	1	1	1	1	1
	5–4	P12MUX[1:0]	0x0	HO	R/W	1	1	1	1	1
	3–2	P11MUX[1:0]	0x0	HO	R/W	]	-	1	1	1
	1–0	P10MUX[1:0]	0x0	H0	R/W	]	-	1	1	1

### Table 6.7.2.2 P1 Port Group Function Assignment

	P1SELy = 0				P1SE	Ly = 1							
Port		-	IX = 0x0	P1yMU		P1yMU		P1yMU		M20	/M23		M22/
name	GPIO	(Func	tion 0)	(Function 1)		(Function 2)		(Funct	tion 3)			M24	M25
		Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	24pin	32pin		
P10	P10	-	-	UPMUX	*1	-	-	-	-	-	1	1	1
P11	P11	-	-	UPMUX	*1	-	-	-	-	-	1	1	1
P12	P12	REMC3	REMO	UPMUX	*1	-	-	-	-	1	1	1	1
P13	P13	CLG	FOUT	UPMUX	*1	-	-	-	-	1	1	1	~
P14	P14	ADC12A	#ADTRG0	UPMUX	*1	-	-	-	-	1	1	1	1
P15	P15	REMC3	CLPLS	UPMUX	*1	-	-	-	-	1	1	1	~
P16	P16	-	-	UPMUX	*1	-	-	-	-	-	-	-	1
P17	P17	-	-	UPMUX	*1	-	-	-	-	-	-	-	~

\*1: Refer to the "Universal Port Multiplexer" chapter.

# 6.7.3 P2 Port Group

The P2 port group support the GPIO and interrupt functions.

Table 6.7.3.1 Control Registers for P2 Port Group

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks			M21/	
							24pin	32pin	M24	M25
P2DAT	15	P2OUT7	0	H0	R/W		1	1	1	1
(P2 Port Data	14	P2OUT6	0	H0	R/W	_	1	1	1	1
Register)	13	P2OUT5	0	H0	R/W	_	1	1	1	1
	12	P2OUT4	0	HO	R/W	-	1	1	1	1
	11	P2OUT3	0	HO	R/W	_	-	1	1	1
	10	P2OUT2	0	H0	R/W	_	-	1	1	1
	9	P2OUT1	0	HO	R/W	-	-	-	-	1
	8	P2OUT0	0	HO	R/W		-	-	-	1
	7	P2IN7	0	HO	R	-	1	1	1	1
	6	P2IN6	0	H0	R	-	1	1	1	1
	5	P2IN5	0	HO	R	-	1	1	1	1
	4	P2IN4	0	HO	R	-	1	1	1	1
	3	P2IN3	0	HO	R	-	-	1	1	1
	2	P2IN2	0	HO	R	-	-	1	1	1
	1	P2IN1	0	HO	R	-	-	-	-	1
	0	P2IN0	0	HO	R		-	-	-	1
P2IOEN	15	P2IEN7	0	H0	R/W	-	1	1	1	~
(P2 Port Enable	14	P2IEN6	0	H0	R/W		1	1	1	1
Register)	13	P2IEN5	0	H0	R/W		1	1	1	1
	12	P2IEN4	0	H0	R/W		1	1	1	1
	11	P2IEN3	0	H0	R/W		-	1	1	1
	10	P2IEN2	0	H0	R/W		-	1	1	1
	9	P2IEN1	0	H0	R/W		-	_	-	1
	8	P2IEN0	0	HO	R/W			-	-	1
	7	P2OEN7	0	HO	R/W	_	1	1	1	1
	6	P2OEN6	0	HO	R/W	_	1	1	1	1
	5	P2OEN5	0	HO	R/W	_	1	1	1	1
	4	P2OEN4	0	H0	R/W	_	1	1	1	1
	3	P2OEN3	0	H0	R/W	_	-	1	1	1
	2	P2OEN2	0	H0	R/W	_	-	1	1	1
	1	P2OEN1	0	H0	R/W	_	-	-	-	1
	0	P2OEN0	0	H0	R/W		-	-	-	1
P2RCTL	15	P2PDPU7	0	H0	R/W	-	1	1	1	1
(P2 Port Pull-up/down	14	P2PDPU6	0	H0	R/W		1	1	1	<
Control Register)	13	P2PDPU5	0	H0	R/W		1	1	1	<
	12	P2PDPU4	0	H0	R/W		1	1	1	<
	11	P2PDPU3	0	H0	R/W		-	1	1	~
	10	P2PDPU2	0	H0	R/W		-	1	1	~
	9	P2PDPU1	0	H0	R/W		-	-	-	1
	8	P2PDPU0	0	HO	R/W		-	-	-	1
	7	P2REN7	0	HO	R/W	-	1	1	1	1
	6	P2REN6	0	H0	R/W		1	1	1	<
	5	P2REN5	0	HO	R/W		1	1	1	<
	4	P2REN4	0	HO	R/W		1	1	1	1
	3	P2REN3	0	HO	R/W		-	1	1	1
	2	P2REN2	0	H0	R/W		-	1	1	1
	1	P2REN1	0	HO	R/W		-	-		1
	0	P2REN0	0	H0	R/W		-	-	-	<ul> <li>Image: A start of the start of</li></ul>

### 6 I/O PORTS (PPORT)

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		/M23 32pin	- · ·	M22/ M25
P2INTF	15–8	_	0x00	_	R	-	-	-	-	-
(P2 Port Interrupt	7	P2IF7	0	HO	R/W	Cleared by writing	1	1	1	1
Flag Register)	6	P2IF6	0	HO	R/W	1.	1	1	1	1
	5	P2IF5	0	HO	R/W	-	1	1	1	1
	4	P2IF4	0	HO	R/W		1	1	1	1
	3	P2IF3	0	H0	R/W		-	1	1	1
	2	P2IF2	0	H0	R/W		-	1	1	1
	1	P2IF1	0	H0	R/W		-	-	-	1
	0	P2IF0	0	H0	R/W		-	-	-	1
P2INTCTL	15	P2EDGE7	0	H0	R/W	_	1	1	1	1
(P2 Port Interrupt	14	P2EDGE6	0	HO	R/W	-	1	1	1	1
Control Register)	13	P2EDGE5	0	HO	R/W	-	1	1	1	1
	12	P2EDGE4	0	HO	R/W	-	1	1	1	1
	11	P2EDGE3	0	HO	R/W	-	-	1	1	1
	10	P2EDGE2	0	HO	R/W	-	-	1	1	1
	9	P2EDGE1	0	HO	R/W		_	-	-	1
	8	P2EDGE0	0	HO	R/W		-	-	-	1
	7	P2IE7	0	HO	R/W	-	1	1	1	1
	6	P2IE6	0	HO	R/W	-	1	1	1	1
	5	P2IE5	0	HO	R/W	-	1	1	1	1
	4	P2IE4	0	HO	R/W	-	1	1	1	1
	3	P2IE3	0	HO	R/W	-	-	1	1	1
	2	P2IE2	0	HO	R/W	-	-	1	1	1
	1	P2IE1	0	HO	R/W	-	-	-	-	1
	0	P2IE0	0	HO	R/W	-	-	-	-	1
P2CHATEN	15–8		0x00	_	R		<u> </u>		-	
(P2 Port Chattering	7	P2CHATEN7	0	НО	R/W	_	1	1	1	1
Filter Enable Register)	6	P2CHATEN6	0	HO	R/W	-	1	1	1	1
	5	P2CHATEN5	0	HO	R/W	-	1	1	1	1
	4	P2CHATEN4	0	HO	R/W	-	1	1	1	1
	3	P2CHATEN3	0	HO	R/W	-	-	1	1	1
	2	P2CHATEN2	0	HO	R/W	-	-	1	1	1
	1	P2CHATEN1	0	HO	R/W	-	-	-	-	1
	0	P2CHATEN0	0	HO	R/W	-	-	-	-	1
P2MODSEL	15–8	_	0x00	_	R	_	<u>† –</u>		<u> </u>	-
(P2 Port Mode Select	7	P2SEL7	0	НО	R/W	_	1	1	1	1
Register)	6	P2SEL6	0	HO	R/W	-	1	1	1	1
	5	P2SEL5	0	HO	R/W	-	1	1	1	1
	4	P2SEL4	0	HO	R/W	-	1	1	1	1
	3	P2SEL3	0	HO	R/W	-	-	1	1	1
	2	P2SEL2	0	HO	R/W	-	-	1	1	1
	1	P2SEL1	0	HO	R/W	-	-	-	-	1
	0	P2SEL0	0	HO	R/W	1	-	-	-	1
P2FNCSEL	-	P27MUX[1:0]	0x0	HO	R/W		1	1	1	
(P2 Port Function		P26MUX[1:0]	0x0	HO	R/W	-	✓ ✓	✓ ✓	✓ ✓	✓ ✓
Select Register)		P25MUX[1:0]	0x0	HO	R/W	-	✓ ✓	✓ ✓	✓ ✓	✓ ✓
<i>,</i>	9-8	P24MUX[1:0]	0x0	HO	R/W	-	✓ ✓	✓ ✓	✓ ✓	✓ ✓
	<u> </u>	P23MUX[1:0]	0x0	HO	R/W	1		✓ ✓	✓ ✓	✓ ✓
	5-4	P22MUX[1:0]	0x0	HO	R/W	-	<u> </u>	✓ ✓	V V	✓ ✓
	3–4 3–2	P21MUX[1:0]	0x0	HO	R/W	-	-	-	-	✓ ✓
										I *

	P2SELy = 0		P2SELy = 1												
Port name	GPIO	-	(Function 0)		(Function 0)		P2yMUX = 0x1 (Function 1)		P2yMUX = 0x2 (Function 2)		( = 0x3 ion 3)	M20/M23		M21/ M24	M22/ M25
		Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	24pin	32pin	1			
P20	P20	-	-	UPMUX	*1	ADC12A	ADIN07	-	-	-	-	-	$\checkmark$		
P21	P21	-	-	UPMUX	*1	ADC12A	ADIN06	-	-	-	-	-	<		
P22	P22	-	-	UPMUX	*1	ADC12A	ADIN05	-	-	-	1	1	<		
P23	P23	-	-	UPMUX	*1	ADC12A	ADIN04	-	-	-	1	1	~		
P24	P24	T16B Ch.1	EXCL10	UPMUX	*1	ADC12A	ADIN03	-	-	1	1	1	<		
P25	P25	T16B Ch.1	EXCL11	UPMUX	*1	ADC12A	ADIN02	-	-	1	1	1	<		
P26	P26	-	-	UPMUX	*1	ADC12A	ADIN01	-	-	1	1	1	~		
P27	P27	-	-	UPMUX	*1	ADC12A	ADIN00	-	-	1	1	1	1		

\*1: Refer to the "Universal Port Multiplexer" chapter.

### 6.7.4 P3 Port Group

The P3 port group supports the GPIO and interrupt functions.

Table 6.7.4.1	Control Reg	gisters for	P3 Port 0	Group	
				_	

Deviatory	Bit	Bit name	Initial	Deast	R/W	Remarks	M20	/M23	M21/	M22/
Register name	Βιτ	Bit name	Initial	Reset	R/W	Remarks	24pin	32pin	M24	M25
P3DAT	15	P3OUT7	0	HO	R/W	-	-	-	-	1
(P3 Port Data	14	P3OUT6	0	H0	R/W		-	-	-	1
Register)	13	P3OUT5	0	H0	R/W		-	-	-	1
	12	P3OUT4	0	H0	R/W	]	-	-	-	1
	11	P3OUT3	0	H0	R/W	]	-	-	-	1
	10	P3OUT2	0	H0	R/W		1	1	1	1
	9	P3OUT1	0	H0	R/W		1	1	1	1
	8	P3OUT0	0	H0	R/W		1	1	1	1
	7	P3IN7	0	H0	R	-	-	-	-	1
	6	P3IN6	0	H0	R		-	-	-	1
	5	P3IN5	0	H0	R		-	-	-	1
	4	P3IN4	0	H0	R		-	-	-	1
	3	P3IN3	0	H0	R		-	-	-	1
	2	P3IN2	0	H0	R		1	1	1	1
	1	P3IN1	0	H0	R	-	1	1	1	1
	0	P3IN0	0	HO	R		1	1	1	1
P3IOEN	15	P3IEN7	0	HO	R/W	-	_	-	-	1
(P3 Port Enable	14	P3IEN6	0	H0	R/W		-	-	-	1
Register)	13	P3IEN5	0	H0	R/W		-	-	-	1
	12	P3IEN4	0	H0	R/W		-	-	-	1
	11	P3IEN3	0	H0	R/W		-	-	-	1
	10	P3IEN2	0	H0	R/W		1	1	1	1
	9	P3IEN1	0	H0	R/W		1	1	1	1
	8	P3IEN0	0	H0	R/W		1	1	1	1
	7	P3OEN7	0	H0	R/W	-	-	-	-	1
	6	P3OEN6	0	H0	R/W		-	-	-	1
	5	P3OEN5	0	HO	R/W	]	_	-	-	1
	4	P3OEN4	0	HO	R/W	]	-	-	-	1
	3	P3OEN3	0	H0	R/W	]	-	-	-	1
	2	P3OEN2	0	H0	R/W	]	1	1	1	1
	1	P3OEN1	0	H0	R/W	]	1	1	1	1
	0	P3OEN0	0	H0	R/W		1	1	1	1

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		/M23 32pin	M21/ M24	M22/ M25
P3RCTL	15	P3PDPU7	0	HO	R/W	-	-	-	-	1
(P3 Port Pull-up/down	14	P3PDPU6	0	H0	R/W	-	-	-	-	1
Control Register)	13	P3PDPU5	0	H0	R/W	-	-	-	-	1
	12	P3PDPU4	0	H0	R/W	m	-	-	-	1
	11	P3PDPU3	0	HO	R/W	m	-	-	-	1
	10	P3PDPU2	0	H0	R/W	n	1	1	1	1
	9	P3PDPU1	0	H0	R/W		1	1	1	1
	8	P3PDPU0	0	H0	R/W		1	1	1	1
	7	P3REN7	0	H0	R/W	-	-	-	-	1
	6	P3REN6	0	HO	R/W		-	-	-	1
	5	P3REN5	0	H0	R/W		-	-	-	1
	4	P3REN4	0	H0	R/W		-	-	-	1
	3	P3REN3	0	H0	R/W		-	-	-	1
	2	P3REN2	0	H0	R/W	m	1	1	1	1
	1	P3REN1	0	HO	R/W	-	1	1	1	1
	0	P3REN0	0	H0	R/W	n	1	1	1	1
P3INTF	15–8	_	0x00	_	R	_	-	-	<u> </u>	-
(P3 Port Interrupt	7	P3IF7	0	HO	R/W	Cleared by writing	-	_	-	1
Flag Register)	6	P3IF6	0	HO	R/W	1.	-	_	-	1
	5	P3IF5	0	HO	R/W	-	-	_	-	1
	4	P3IF4	0	HO	R/W	-	-	_	-	1
	3	P3IF3	0	HO	R/W	-	-	_	-	1
	2	P3IF2	0	HO	R/W	-	1	1	1	1
	1	P3IF1	0	HO	R/W	-	1	1	1	1
	0	P3IF0	0	HO	R/W		1	1	1	1
P3INTCTL	15	P3EDGE7	0	НО	R/W		-		<u> </u>	
(P3 Port Interrupt	14	P3EDGE6	0	HO	R/W	-	-	_	_	1
Control Register)	13	P3EDGE5	0	НО	R/W	-	-	_	_	1
	12	P3EDGE4	0	HO	R/W	-	-	_	-	1
	11	P3EDGE3	0	HO	R/W	-	-	_	-	1
	10	P3EDGE2	0	HO	R/W	-	1	1	1	1
	9	P3EDGE1	0	HO	R/W	-	1	· /	1	1
	8	P3EDGE0	0	HO	R/W	-	1	· /	1	1
	7	P3IE7	0	HO	R/W	_	-	-	-	· ·
	6	P3IE6	0	HO	R/W	-	-	_	_	1
	5	P3IE5	0	HO	R/W	-	-	_	_	1
	4	P3IE4	0	HO	R/W	-	_		<u> </u>	1
	3	P3IE3	0	HO	R/W	-	-	_	-	
	2	P3IE2	0	HO	R/W	-	1	1	1	· ·
	1	P3IE1	0	HO	R/W	-	· /	·	· ·	· ·
	0	P3IE0	0	HO	R/W	-	· /	· /	· ·	· ·
			-							
P3CHATEN (P3 Port Chattering	15-8		0x00	-	R	-	-	-		-
Filter Enable Register)	7	P3CHATEN7	0	HO	R/W	-	-	-		1
	6	P3CHATEN6	0	HO	R/W	-	-	-		1
	5	P3CHATEN5	0	HO	R/W	-		-	-	1
	4	P3CHATEN4	0	HO	R/W	-	<u> </u>	-		1
	3	P3CHATEN3	0	HO	R/W	-	-	-	-	<ul> <li>I</li> <li>I</li> </ul>
	2	P3CHATEN2	0	HO	R/W	-		1	<ul> <li></li> <li></li> </ul>	<ul> <li>Image: A state</li> <li>Image: A state</li></ul>
	1	P3CHATEN1	0	HO	R/W	-	<ul> <li></li> <li></li> </ul>	<i>✓</i>	<i>✓</i>	<i>✓</i>
	0	P3CHATEN0	0	H0	R/W		1	1	1	

De vieten verse	Bit	Dit	1	Dent	DAM	Demender	M20	/M23	M21/	M22/
Register name	ы	Bit name	Initial	Reset	R/W	Remarks	24pin	32pin	M24	M25
P3MODSEL	15–8	-	0x00	-	R	-	-	-	-	-
(P3 Port Mode Select	7	P3SEL7	0	H0	R/W	-	-	-	-	1
Register)	6	P3SEL6	0	H0	R/W		-	-	-	1
	5	P3SEL5	0	H0	R/W		-	-	-	1
	4	P3SEL4	0	H0	R/W		-	-	-	1
	3	P3SEL3	0	H0	R/W		-	-	-	1
	2	P3SEL2	0	H0	R/W		1	1	1	1
	1	P3SEL1	0	H0	R/W		1	1	1	1
	0	P3SEL0	0	H0	R/W		1	1	1	1
P3FNCSEL	15–14	P37MUX[1:0]	0x0	H0	R/W	-	-	-	-	1
(P3 Port Function	13–12	P36MUX[1:0]	0x0	H0	R/W		-	-	-	1
Select Register)	11–10	P35MUX[1:0]	0x0	H0	R/W		-	-	-	1
	9–8	P34MUX[1:0]	0x0	H0	R/W		-	-	-	1
	7–6	P33MUX[1:0]	0x0	H0	R/W	-	-	-	-	1
	5–4	P32MUX[1:0]	0x0	H0	R/W		1	1	1	1
	3–2	P31MUX[1:0]	0x0	H0	R/W		1	1	1	1
	1–0	P30MUX[1:0]	0x0	H0	R/W	]	1	1	1	1

#### Table 6.7.4.2 P3 Port Group Function Assignment

	P3SELy = 0				P3SE	Ly = 1							
Port		P3yMU	X = 0x0	P3yMU	X = 0x1	P3yMUX = 0x2 P3yMUX =		P3yMUX = 0x3		M20	/M23	M21/	M22/
name	GPIO	(Funct	tion 0)	(Function 1) (Function 2) (Function 3)		) (Function 3)				M24	M25		
		Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	24pin	32pin		
P30	P30	-	-	UPMUX	*1	ADC12A	VREFA0	-	-	1	1	1	$\checkmark$
P31	P31	CLG	EXOSC	UPMUX	*1	-	-	-	-	1	1	1	$\checkmark$
P32	P32	RTCA	RTC1S	UPMUX	*1	SVD3	EXSVD0	-	-	1	1	1	<
P33	P33	RFC Ch.0	SENB0	UPMUX	*1	-	-	-	-	-	-	-	<
P34	P34	RFC Ch.0	SENA0	UPMUX	*1	-	-	-	-	-	-	-	~
P35	P35	RFC Ch.0	REF0	UPMUX	*1	-	-	-	-	-	-	-	$\checkmark$
P36	P36	RFC Ch.0	RFIN0	UPMUX	*1	-	-	-	-	-	-	-	✓
P37	P37	RFC Ch.1	SENB1	UPMUX	*1	-	-	-	-	-	-	-	$\checkmark$

\*1: Refer to the "Universal Port Multiplexer" chapter.

### 6.7.5 P4 Port Group

The P4 port group supports the GPIO and interrupt functions.

Deviator nome	Bit	Bit name	Initial	Reset	R/W	Remarks	M20	/M23	M21/	M22/
Register name	ы	Bit name	Initial	Reset	R/W	Remarks	24pin	32pin	M24	M25
P4DAT	15–11	-	0x00	_	R	-	-	-	-	-
(P4 Port Data	10	P4OUT2	0	H0	R/W	-	-	-	-	1
Register)	9	P4OUT1	0	H0	R/W		-	-	-	1
	8	P4OUT0	0	H0	R/W		-	-	-	1
	7–3	-	0x00	-	R	-	-	-	-	-
	2	P4IN2	0	H0	R	-	-	-	-	1
	1	P4IN1	0	H0	R		-	-	-	1
	0	P4IN0	0	H0	R		-	-	-	1
P4IOEN	15–11	-	0x00	_	R	-	-	-	-	-
(P4 Port Enable	10	P4IEN2	0	H0	R/W	-	-	-	-	1
Register)	9	P4IEN1	0	H0	R/W		-	-	-	1
	8	P4IEN0	0	H0	R/W		-	-	-	1
	7–3	-	0x00	-	R	-	-	-	-	-
	2	P4OEN2	0	H0	R/W	-	-	-	-	1
	1	P4OEN1	0	H0	R/W	]	-	-	-	1
	0	P4OEN0	0	H0	R/W	]	-	-	-	1

### 6 I/O PORTS (PPORT)

Posister none	Bit	Dit nome	Initial	Reset	B/W	Remarks	M20	/M23	M21/	M22/
Register name	BIT	Bit name	Initial	Reset	R/W	Remarks	24pin	32pin	M24	M25
P4RCTL	15–11	_	0x00	-	R	_	-	-	-	-
(P4 Port Pull-up/down	10	P4PDPU2	0	HO	R/W	-	-	-	-	1
Control Register)	9	P4PDPU1	0	HO	R/W		-	-	-	1
	8	P4PDPU0	0	HO	R/W		-	-	_	1
	7–3	-	0x00	-	R	-	-	-	-	-
	2	P4REN2	0	H0	R/W	-	-	-	-	1
	1	P4REN1	0	H0	R/W		-	-	-	1
	0	P4REN0	0	H0	R/W		-	-	-	1
P4INTF	15–8	-	0x00	-	R	_	-	-	_	-
(P4 Port Interrupt	7–3	-	0x00	_	R		-	-	-	-
Flag Register)	2	P4IF2	0	HO	R/W	Cleared by writing	-	-	-	1
	1	P4IF1	0	HO	R/W	1.	-	-	-	1
	0	P4IF0	0	HO	R/W		-	-	-	1
P4INTCTL	15–11	-	0x00	-	R	-	-	-	_	-
(P4 Port Interrupt	10	P4EDGE2	0	HO	R/W	-	-	-	-	1
Control Register)	9	P4EDGE1	0	HO	R/W		_	-	-	1
	8	P4EDGE0	0	HO	R/W		_	_	-	1
	7–3	-	0x00	-	R	-	-	-	-	-
	2	P4IE2	0	H0	R/W	_	-	-	-	1
	1	P4IE1	0	H0	R/W		-	-	-	1
	0	P4IE0	0	H0	R/W		-	-	-	1
P4CHATEN	15–8	-	0x00	_	R	-	-	-	-	-
(P4 Port Chattering	7–3	-	0x00	-	R		-	-	-	-
Filter Enable Register)	2	P4CHATEN2	0	H0	R/W	_	-	-	-	1
	1	P4CHATEN1	0	H0	R/W	]	-	-	-	1
	0	P4CHATEN0	0	H0	R/W		-	-	-	1
P4MODSEL	15–8	-	0x00	-	R	_	-	-	_	-
(P4 Port Mode Select	7–3	-	0x00	-	R		-	-	_	-
Register)	2	P4SEL2	0	HO	R/W	_	-	-	_	1
	1	P4SEL1	0	HO	R/W		-	-	-	1
	0	P4SEL0	0	HO	R/W	]	-	-	-	1
P4FNCSEL	15–8	-	0x00	_	R		-	-	-	-
(P4 Port Function	7–6	-	0x0	-	R	1	_	-	-	-
Select Register)	5–4	P42MUX[1:0]	0x0	HO	R/W	-	-	-	-	1
	3–2	P41MUX[1:0]	0x0	HO	R/W	1	-	-	-	1
	1–0	P40MUX[1:0]	0x0	HO	R/W	1	-	-	-	1

Table 6.7.5.2 P4 Port Group Function Assignment

	P4SELy = 0				P4SE	Ly = 1							
Port name	GPIO	-	P4yMUX = 0x0 (Function 0)		X = 0x1 tion 1)	P4yMU (Funct	X = 0x2 tion 2)	-	X = 0x3 tion 3)	M20	/M23		M22/ M25
		Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	24pin	32pin	1	
P40	P40	RFC Ch.1	SENA1	-	-	-	-	-	-	-	-	-	
P41	P41	RFC Ch.1	REF1	-	-	-	-	-	-	-	-	-	1
P42	P42	RFC Ch.1	RFIN1	-	-	-	-	-	-	-	-	-	1

# 6.7.6 Pd Port Group

The Pd0–Pd2 ports are configured as a debugging function port at initialization. The Pd port group supports the GPIO functions. The GPIO function of the Pd2 port supports output only, therefore, the pull-up/down function cannot be used.

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks				M22/
			maa	neser		Tiemarko	24pin	32pin	M24	M25
PDDAT	15–13	-	0x0	-	R	-	-	-		-
(Pd Port Data	12	PDOUT4	0	HO	R/W	_	_	1	1	1
Register)	11	PDOUT3	0	HO	R/W		_	1	1	1
	10	PDOUT2	0	HO	R/W		1	1	1	1
	9	PDOUT1	0	HO	R/W		1	1	1	1
	8	PDOUT0	0	H0	R/W		1	1	1	1
	7–5	-	0	-	R	-	-	_		
	4	PDIN4	Х	H0	R	_	_	1	1	1
	3	PDIN3	Х	H0	R		-	1	1	1
	2	-	0	-	R		_	-	-	-
	1	PDIN1	Х	H0	R		1	1	1	1
	0	PDIN0	X	H0	R		1	1	1	1
PDIOEN	15–13	_	0x0	-	R	-	-	-	-	-
(Pd Port Enable	12	PDIEN4	0	H0	R/W	-	-	1	1	1
Register)	11	PDIEN3	0	H0	R/W		-	1	1	1
	10	(reserved)	0	HO	R/W		1	1	1	1
	9	PDIEN1	0	HO	R/W		1	1	1	1
	8	PDIEN0	0	H0	R/W		1	1	1	1
	7–5	_	0	-	R	-	-	-	-	-
	4	PDOEN4	0	H0	R/W	-	-	1	1	1
	3	PDOEN3	0	HO	R/W		-	1	1	1
	2	PDOEN2	0	HO	R/W		1	1	1	1
	1	PDOEN1	0	HO	R/W		1	1	1	1
	0	PDOEN0	0	HO	R/W		1	1	1	1
PDRCTL	15-13	_	0x0	_	R	_	1_	-	-	- 1
(Pd Port Pull-up/down	12	PDPDPU4	0	HO	R/W	_	-	1	1	1
Control Register)	11	PDPDPU3	0	HO	R/W		-	1	1	1
	10	(reserved)	0	HO	R/W		1	1	1	1
	9	PDPDPU1	0	HO	R/W		1	1	1	1
	8	PDPDPU0	0	HO	R/W		1	1	1	1
	7–5	_	0	-	R	-	-	-	-	-
	4	PDREN4	0	HO	R/W	-	-	1	1	1
	3	PDREN3	0	HO	R/W		-	1	1	1
	2	(reserved)	0	HO	R/W		1	1	1	1
	1	PDREN1	0	HO	R/W		1	1	1	1
	0	PDREN0	0	HO	R/W		1	1	1	1
PDINTF	15–0	_	0x0000	_	R	_	1_	<u> </u>		<u> </u>
PDINTCTL										
PDCHATEN										
PDMODSEL	15–8	_	0x00		R	_	1-	-	-	<u> </u>
(Pd Port Mode Select		_	0	_	R	_	-	-	- 1	-
Register)	4	PDSEL4	0	HO	R/W	_	-	1	1	1
	3	PDSEL3	0	HO	R/W		-	1	1	1
	2	PDSEL2	1	HO	R/W	1	1	1	1	1
	1	PDSEL1	1	HO	R/W	1	1	1	1	1
	0	PDSEL0	1	HO	R/W	1	1	1	1	1

Table 6.7.6.1 Control Registers for Pd Port Group

### 6 I/O PORTS (PPORT)

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks	M20/ 24pin			M22/ M25
PDFNCSEL	15–10	_	0x00	-	R	-	-	-	-	- 1
(Pd Port Function	9–8	PD4MUX[1:0]	0x0	H0	R/W	-	-	1	1	1
Select Register)	7–6	PD3MUX[1:0]	0x0	H0	R/W	1	-	1	1	1
	5–4	PD2MUX[1:0]	0x0	H0	R/W	1	1	1	1	1
	3–2	PD1MUX[1:0]	0x0	H0	R/W		1	1	1	1
	1–0	PD0MUX[1:0]	0x0	H0	R/W		1	1	1	1

### Table 6.7.6.2 Pd Port Group Function Assignment

	PDSELy = 0			PDSELy = 1									
Port name	GPIO	-	PDyMUX = 0x0 (Function 0)		X = 0x1 tion 1)	PDyMU (Funct		PDyMU (Funct		M20	/M23	M21/ M24	M22/ M25
		Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	24pin	32pin		
Pd0	PD0	DBG	DST2	-	-	-	-	-	-	1	1	1	1
Pd1	PD1	DBG	DSIO	-	-	-	-	-	-	1	1	1	1
Pd2	PD2	DBG	DCLK	-	-	-	-	-	-	1	1	1	1
Pd3	PD3	-	-	-	-	CLG	OSC3	-	-	-	1	1	1
Pd4	PD4	-	-	-	-	CLG	OSC4	-	-	-	1	1	1

# 6.7.7 Common Registers between Port Groups

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks	-	/M23 32pin		M22/ M25
PCLK	15–9	_	0x00	-	R	-	-	-	-	-
(P Port Clock Control	8	DBRUN	0	H0	R/WP	-	1	1	1	1
Register)	7–4	CLKDIV[3:0]	0x0	H0	R/WP		1	1	1	1
	3–2	KRSTCFG[1:0]	0x0	H0	R/WP		1	1	1	1
	1–0	CLKSRC[1:0]	0x0	H0	R/WP		1	1	1	1
PINTFGRP	15–8	-	0x00	-	R	-	-	-	-	-
(P Port Interrupt Flag	7–5	-	0x0	-	R		-	-	-	-
Group Register)	4	P4INT	0	H0	R	-	-	-	-	1
	3	P3INT	0	H0	R		1	1	1	1
	2	P2INT	0	H0	R		1	1	1	1
	1	P1INT	0	H0	R		1	1	1	1
	0	POINT	0	H0	R		1	1	1	1

Table 6.7.7.1 Control Registers for Common Use with Port Groups

# 7 Universal Port Multiplexer (UPMUX)

# 7.1 Overview

UPMUX is a multiplexer that allows software to assign the desired peripheral I/O function to an I/O port. The main features are outlined below.

- Allows programmable assignment of the synchronous serial interface, I<sup>2</sup>C, UART, and 16-bit PWM timer peripheral I/O functions to the P0, P1, P2, and P3 port groups.
- The peripheral I/O function assigned via UPMUX is enabled by setting the PxFNCSEL.PxyMUX[1:0] bits to 0x1.
- **Note:** 'x', which is used in the port names Pxy, register names, and bit names, refers to a port group (x = 0, 1, 2, 3) and 'y' refers to a port number ( $y = 0, 1, 2, \dots, 7$ ).

Figure 7.1.1 shows the configuration of UPMUX.




Figure 7.1.1 UPMUX Configuration

# 7.2 Peripheral Circuit I/O Function Assignment

An I/O function of a peripheral circuit supported may be assigned to peripheral I/O function 1 of an I/O port listed above. The following shows the procedure to assign a peripheral I/O function and enable it in the I/O port:

- 1. Configure the PxIOEN register of the I/O port.
  - Set the PxIOEN.PxIENy bit to 0.
  - Set the PxIOEN.PxOENy bit to 0.
- 2. Set the PxMODSEL.PxSELy bit of the I/O port to 0.
- 3. Set the following PxUPMUXn register bits (n = 0 to 3).
  - PxUPMUXn.PxyPERISEL[2:0] bits
  - PxUPMUXn.PxyPERICH[1:0] bits
  - PxUPMUXn.PxyPPFNC[2:0] bits
- 4. Initialize the peripheral circuit.
- 5. Set the PxFNCSEL.PxyMUX[1:0] bits of the I/O port to 0x1.
- 6. Set the PxMODSEL.PxSELy bit of the I/O port to 1.

(Disable input)
(Disable output)
(Disable peripheral I/O function)
(Select peripheral circuit)
(Select peripheral circuit channel)
(Select function to assign)

(Select peripheral I/O function 1) (Enable peripheral I/O function)

# 7.3 Control Registers

### Pxy-xz Universal Port Multiplexer Setting Register

	1	· · · · · · · · · · · · · · · · · · ·			<u> </u>	
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PxUPMUXn	15–13	PxzPPFNC[2:0]	0x0	HO	R/W	-
	12–11	PxzPERICH[1:0]	0x0	H0	R/W	
	10–8	PxzPERISEL[2:0]	0x0	H0	R/W	
	7–5	PxyPPFNC[2:0]	0x0	H0	R/W	
	4–3	PxyPERICH[1:0]	0x0	H0	R/W	
	2–0	PxyPERISEL[2:0]	0x0	H0	R/W	

\*1: 'x' in the register name refers to a port group number and 'n' refers to a register number (0-3).

\*2: 'x' in the bit name refers to a port group number, 'y' refers to an even port number (0, 2, 4, 6), and 'z' refers to an odd port number (z = y + 1).

### Bits 15-13 PxzPPFNC[2:0]

### Bits 7–5 PxyPPFNC[2:0]

These bits specify the peripheral I/O function to be assigned to the port. (See Table 7.3.1.)

### Bits 12-11 PxzPERICH[1:0]

### Bits 4–3 PxyPERICH[1:0]

These bits specify a peripheral circuit channel number. (See Table 7.3.1.)

### Bits 10-8 PxzPERISEL[2:0]

### Bits 2–0 PxyPERISEL[2:0]

These bits specify a peripheral circuit. (See Table 7.3.1.)

Table 7.3.1 Peripheral I/O Function Selections

			PxUPMUXn.	PxyPERISEL[2	2:0] bits (Perip	heral circuit)			
PxUPMUXn.	0x0	0x1	0x2	0x3	0x4	0x5	0x6	0x7	
PxyPPFNC[2:0] bits	None *	I2C	SPIA	UART3	T16B	Reserved	Reserved	Reserved	
(Peripheral I/O		PxUPMUXn.PxyPERICH[1:0] bits (Peripheral circuit channel)							
function)	-	0x0	0x0, 0x1	0x0, 0x1	0x0, 0x1	-	-	-	
ranotiony	-	Ch.0	Ch.0, 1	Ch.0, 1	Ch.0, 1	-	-	-	
0x0	None *	None *	None *	None *	None *	None *	None *	None *	
0x1		SCLn	SDIn	USINn	TOUTn0/ CAPn0				
0x2		SDAn	SDOn	USOUTn	TOUTn1/ CAPn1				
0x3	Reserved		SPICLKn			Reserved	Reserved	Reserved	
0x4			#SPISSn						
0x5		Reserved		Reserved	Reserved				
0x6			Reserved						
0x7									

\* "None" means no assignment. Selecting this will put the Pxy pin into Hi-Z status when peripheral I/O function 1 is selected and enabled in the I/O port.

**Note**: Do not assign a peripheral input function to two or more I/O ports. Although the I/O ports output the same waveforms when an output function is assigned to two or more I/O port, a skew occurs due to the internal delay.

# 8 Watchdog Timer (WDT2)

# 8.1 Overview

WDT2 restarts the system if a problem occurs, such as when the program cannot be executed normally. The features of WDT2 are listed below.

- Includes a 10-bit up counter to count NMI/reset generation cycle.
- A counter clock source and clock division ratio are selectable.
- Can generate a reset or NMI in a cycle given via software.
- Can generate a reset at the next NMI generation cycle after an NMI is generated.

Figure 8.1.1 shows the configuration of WDT2.




Figure 8.1.1 WDT2 Configuration

# 8.2 Clock Settings

# 8.2.1 WDT2 Operating Clock

When using WDT2, the WDT2 operating clock CLK\_WDT2 must be supplied to WDT2 from the clock generator. The CLK\_WDT2 supply should be controlled as in the procedure shown below.

- 1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 2. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 3. Set the following WDTCLK register bits:

   WDTCLK.CLKSRC[1:0] bits
   (Clock source selection)

   WDTCLK.CLKDIV[1:0] bits
   (Clock division ratio selection = Clock frequency setting)
- 4. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

# 8.2.2 Clock Supply in DEBUG Mode

The CLK\_WDT2 supply during DEBUG mode should be controlled using the WDTCLK.DBRUN bit. The CLK\_WDT2 supply to WDT2 is suspended when the CPU enters DEBUG mode if the WDTCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK\_WDT2 supply resumes. Although WDT2 stops operating when the CLK\_WDT2 supply is suspended, the register retains the status before DEBUG mode was entered. If the WDTCLK.DBRUN bit = 1, the CLK\_WDT2 supply is not suspended and WDT2 will keep operating in DE-BUG mode.

# 8.3 Operations

### 8.3.1 WDT2 Control

### Activating WDT2

WDT2 should be initialized and started up with the procedure listed below.

Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
 Configure the WDT2 operating clock.
 Set the WDTCTL.MOD[1:0] bits. (Select WDT2 operating mode)
 Set the WDTCMP.CMP[9:0] bits. (Set NMI/reset generation cycle)
 Write 1 to the WDTCTL.WDTCNTRST bit. (Reset WDT2 counter)
 Write a value other than 0xa to the WDTCTL.WDTRUN[3:0] bits. (Set system protection)
 Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

### NMI/reset generation cycle

Use the following equation to calculate the WDT2 NMI/reset generation cycle.

LWDT =	$\frac{P+1}{WDT2}$	(Eq. 8.1)
Where	- ^ ^	
twdt:	NMI/reset gener	ation cycle [second]
CLK_WD	T2: WDT2 operating	g clock frequency [Hz]

CMP: Setting value of the WDTCMP.CMP[9:0] bits

Example) twDT = 2.5 seconds when CLK\_WDT2 = 256 Hz and the WDTCMP.CMP[9:0] bits = 639

### **Resetting WDT2 counter**

To prevent an unexpected NMI/reset to be generated by WDT2, its embedded counter must be reset periodically via software while WDT2 is running.

1.	Write 0x0096 to the MSCPROT.PROT[15:0] bits.	(Remove system protection)
----	--	----------------------------

2. Write 1 to the WDTCTL.WDTCNTRST bit. (Reset WDT2 counter)

3. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

A location should be provided for periodically processing this routine. Process this routine within the twDT cycle. After resetting, WDT2 starts counting with a new NMI/reset generation cycle.

### Occurrence of counter compare match

If WDT2 is not reset within the twDT cycle for any reason and the counter reaches the setting value of the WDTCMP.CMP[9:0] bits, a compare match occurs to cause WDT2 to issue an NMI or reset according to the setting of the WDTCTL.MOD[1:0] bits.

If an NMI is issued, the WDTCTL.STATNMI bit is set to 1. This bit can be cleared to 0 by writing 1 to the WDTCTL.WDTCNTRST bit. Be sure to clear the WDTCTL.STATNMI bit in the NMI handler routine, If a compare match occurs, the counter is automatically reset to 0 and it continues counting.

### **Deactivating WDT2**

WDT2 should be stopped with the procedure listed below.

(Remove system	protection)
----------------	-------------

(Stop WDT2)

- Write 0x0096 to the MSCPROT.PROT[15:0] bits.
   Write 0xa to the WDTCTL.WDTRUN[3:0] bits.
- 3. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

# 8.3.2 Operations in HALT and SLEEP Modes

### **During HALT mode**

WDT2 operates in HALT mode. HALT mode is therefore cleared by an NMI or reset if it continues for more than the NMI/reset generation cycle and the CPU executes the interrupt handler. To disable WDT2 in HALT mode, stop WDT2 by writing 0xa to the WDTCTL.WDTRUN[3:0] bits before executing the halt instruction. Reset WDT2 before resuming operations after HALT mode is cleared.

### **During SLEEP mode**

WDT2 operates in SLEEP mode if the selected clock source is running. SLEEP mode is cleared by an NMI or reset if it continues for more than the NMI/reset generation cycle and the CPU executes the interrupt handler. Therefore, stop WDT2 by setting the WDTCTL.WDTRUN[3:0] bits before executing the slp instruction.

If the clock source stops in SLEEP mode, WDT2 stops. To prevent generation of an unnecessary NMI or reset after clearing SLEEP mode, reset WDT2 before executing the slp instruction. WDT2 should also be stopped as required using the WDTCTL.WDTRUN[3:0] bits.

# 8.4 Control Registers

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
WDTCLK	15–9	-	0x00	_	R	-
	8	DBRUN	0	H0	R/WP	
	7–6	-	0x0	-	R	
	5–4	CLKDIV[1:0]	0x0	H0	R/WP	
	3–2	_	0x0	_	R	
	1–0	CLKSRC[1:0]	0x0	HO	R/WP	

## WDT2 Clock Control Register

### Bits 15–9 Reserved

### Bit 8 DBRUN

This bit sets whether the WDT2 operating clock is supplied in DEBUG mode or not. 1 (R/WP): Clock supplied in DEBUG mode 0 (R/WP): No clock supplied in DEBUG mode

### Bits 7–6 Reserved

### Bits 5–4 CLKDIV[1:0]

These bits select the division ratio of the WDT2 operating clock (counter clock). The clock frequency should be set to around 256 Hz.

### Bits 3–2 Reserved

### Bits 1–0 CLKSRC[1:0]

These bits select the clock source of WDT2.

Table 8.4.1 C	Clock Source and	Division	Ratio	Settings
---------------	------------------	----------	-------	----------

WDTCLK.	WDTCLK.CLKSRC[1:0] bits							
CLKDIV[1:0] bits	0x0	0x1	0x2	0x3				
CENDIV[1:0] bits	IOSC	OSC1	OSC3	EXOSC				
0x3	1/65,536	1/128	1/65,536	1/1				
0x2	1/32,768		1/32,768					
0x1	1/16,384		1/16,384	]				
0x0	1/8,192		1/8,192	]				

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

### WDT2 Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
WDTCTL	15–11	-	0x00	-	R	-
	10–9	MOD[1:0]	0x0	H0	R/WP	
	8	STATNMI	0	H0	R	
	7–5	-	0x0	-	R	
	4	WDTCNTRST	0	H0	WP	Always read as 0.
	3–0	WDTRUN[3:0]	0xa	H0	R/WP	_

### Bits 15–11 Reserved

### Bits 10–9 MOD[1:0]

These bits set the WDT2 operating mode.

WDTCTL. MOD[1:0] bits	Operating mode	Description
0x3	Reserved	-
0x2		If the WDTCTL.STATNMI bit is not cleared to 0 after an NMI has occurred due to a counter compare match, WDT2 issues a reset when the next compare match occurs.
0x1	NMI mode	WDT2 issues an NMI when a counter compare match occurs.
0x0	RESET mode	WDT2 issues a reset when a counter compare match occurs.

### Bit 8 STATNMI

This bit indicates that a counter compare match and NMI have occurred.

1 (R): NMI (counter compare match) occurred

0 (R): NMI not occurred

When the NMI generation function of WDT2 is used, read this bit in the NMI handler routine to confirm that WDT2 was the source of the NMI.

The WDTCTL.STATNMI bit set to 1 is cleared to 0 by writing 1 to the WDTCTL.WDTCNTRST bit.

### Bits 7–5 Reserved

### Bit 4 WDTCNTRST

This bit resets the 10-bit counter and the WDTCTL.STATNMI bit.

- 1 (WP): Reset
- 0 (WP): Ignored
- 0 (R): Always 0 when being read

#### Bits 3–0 WDTRUN[3:0]

These bits control WDT2 to run and stop.

0xa (WP):	Stop
Values other than 0xa (WP):	Run
0xa (R):	Idle
0x0 (R):	Running

Always 0x0 is read if a value other than 0xa is written.

Since an NMI or reset may be generated immediately after running depending on the counter value, WDT2 should also be reset concurrently when running WDT2.

### WDT2 Counter Compare Match Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
WDTCMP	15–10	_	0x00	-	R	-
	9–0	CMP[9:0]	0x3ff	H0	R/WP	

### Bits 15–10 Reserved

### Bits 9–0 CMP[9:0]

These bits set the NMI/reset generation cycle.

The value set in this register is compared with the 10-bit counter value while WDT2 is running, and an NMI or reset is generated when they are matched.

# 9 Real-Time Clock (RTCA)

# 9.1 Overview

RTCA is a real-time clock with a perpetual calendar function. The main features of RTCA are outlined below.

- Includes a BCD real-time clock counter to implement a time-of-day clock (second, minute, and hour) and calendar (day, day of the week, month, and year with leap year supported).
- Provides a hold function for reading correct counter values by suspending the real-time clock counter operation.
- 24-hour or 12-hour mode is selectable.
- Capable of controlling the starting and stopping of the time-of-day clock.
- Provides a 30-second correction function to adjust time using a time signal.
- Includes a 1 Hz counter to count 128 to 1 Hz.
- Includes a BCD stopwatch counter with 1/100-second counting supported.
- Provides a theoretical regulation function to correct clock error due to frequency tolerance with no external parts required.

Figure 9.1.1 shows the configuration of RTCA.




Figure 9.1.1 RTCA Configuration

# 9.2 Output Pin and External Connection

# 9.2.1 Output Pin

Table 9.2.1.1 shows the RTCA pin.

Table 9.2.1.1 RTCA Pin

Pin name	I/O*	Initial status*	Function
RTC1S	0	O (L)	1-second signal monitor output pin

\* Indicates the status when the pin is configured for RTCA.

If the port is shared with the RTCA output function and other functions, the RTCA function must be assigned to the port. For more information, refer to the "I/O Ports" chapter.

# 9.3 Clock Settings

## 9.3.1 RTCA Operating Clock

RTCA uses CLK\_RTCA, which is generated by the clock generator from OSC1 as the clock source, as its operating clock. RTCA is operable when OSC1 is enabled.

To continue the RTCA operation during SLEEP mode with OSC1 being activated, the CLGOSC.OSC1SLPC bit must be set to 0.

## 9.3.2 Theoretical Regulation Function

The time-of-day clock loses accuracy if the OSC1 frequency fosc1 has a frequency tolerance from 32.768 kHz. To correct this error without changing any external part, RTCA provides a theoretical regulation function. Follow the procedure below to perform theoretical regulation.

- 1. Measure fosc1 and calculate the frequency tolerance correction value "m [ppm] = -{(fosc1 - 32,768 [Hz]) / 32,768 [Hz]} × 10<sup>6</sup>."
- 2. Determine the theoretical regulation execution cycle time "n seconds."
- 3. Determine the value to be written to the RTCCTL.RTCTRM[6:0] bits from the results in Steps 1 and 2.
- 4. Write the value determined in Step 3 to the RTCCTL.RTCTRM[6:0] bits periodically in n-second cycles using an RTCA alarm or second interrupt.
- 5. Monitor the RTC1S signal to check that every n-second cycle has no error included.

The correction value for theoretical regulation can be specified within the range from -64 to +63 and it should be written to the RTCCTL.RTCTRM[6:0] bits as a two's-complement number. Use Eq. 9.1 to calculate the correction value.

 $RTCTRM[6:0] = \frac{m}{10^6} \times 256 \times n \quad (However, RTCTRM[6:0] \text{ is an integer after rounding off to -64 to +63.}) \quad (Eq. 9.1)$ 

Where

- n: Theoretical regulation execution cycle time [second] (time interval to write the correct value to the RTCCTL. RTCTRM[6:0] bits periodically via software)
- m: OSC1 frequency tolerance correction value [ppm]

Figure 9.3.2.1 shows the RTC1S signal waveform.




Table 9.3.2.1 lists the frequency tolerance correction rates when the theoretical regulation execution cycle time n is 4,096 seconds as an example.

Table 9.3.2.1 Correction Rates when Theoretical Regulati	on Execution Cycle Time n = 4,096 Seconds
--	---

RTCCTL.RTCTRM[6:0]	Correction	Correction rate	RTCCTL.RTCTRM[6:0]	Correction	Correction rate
bits (two's-complement)	value (decimal)	[ppm]	bits (two's-complement)	value (decimal)	[ppm]
0x00	0	0.0	0x40	-64	-61.0
0x01	1	1.0	0x41	-63	-60.1
0x02	2	1.9	0x42	-62	-59.1
0x03	3	2.9	0x43	-61	-58.2
0x3e	62	59.1	0x7e	-2	-1.9
0x3f	63	60.1	0x7f	-1	-1.0

Minimum resolution: 1 ppm, Correction rate range: -61.0 to 60.1 ppm

- **Notes:** The theoretical regulation affects only the real-time clock counter and 1 Hz counter. It does not affect the stopwatch counter.
  - After a value is written to the RTCCTL.RTCTRM[6:0] bits, the theoretical regulation correction takes effect on the 1 Hz counter value at the same timing as when the 1 Hz counter changes to 0x7f. Also an interrupt occurs depending on the counter value at this time.

# 9.4 **Operations**

## 9.4.1 RTCA Control

Follow the sequences shown below to set time to RTCA, to read the current time and to set alarm.

### **Time setting**

- 1. Set RTCA to 12H or 24H mode using the RTCCTL.RTC24H bit.
- 2. Write 1 to the RTCCTL.RTCRUN bit to enable for the real-time clock counter to start counting up.
- 3. Check to see if the RTCCTL.RTCBSY bit = 0 that indicates the counter is ready to rewrite. If the RTCCTL. RTCBSY bit = 1, wait until it is set to 0.
- 4. Write the current date and time in BCD code to the control bits listed below. RTCSEC.RTCSH[2:0]/RTCSL[3:0] bits (second) RTCHUR.RTCMIH[2:0]/RTCMIL[3:0] bits (minute) RTCHUR.RTCHH[1:0]/RTCHL[3:0] bits (hour) RTCHUR.RTCAP bit (AM/PM) (effective when RTCCTL.RTC24H bit = 0) RTCMON.RTCDH[1:0]/RTCDL[3:0] bits (day) RTCMON.RTCMOH/RTCMOL[3:0] bits (month) RTCYAR.RTCYH[3:0]/RTCYL[3:0] bits (year) RTCYAR.RTCWK[2:0] bits (day of the week)
- 5 Write 1 to the RTCCTL.RTCADJ bit (execute 30-second correction) using a time signal to adjust the time. (For more information on the 30-second correction, refer to "Real-Time Clock Counter Operations.")
- 6. Write 1 to the real-time clock counter interrupt flags in the RTCINTF register to clear them.
- 7. Write 1 to the interrupt enable bits in the RTCINTE register to enable real-time clock counter interrupts.

### Time read

- 1. Check to see if the RTCCTL.RTCBSY bit = 0. If the RTCCTL.RTCBSY bit = 1, wait until it is set to 0.
- 2. Write 1 to the RTCCTL.RTCHLD bit to suspend count-up operation of the real-time clock counter.
- 3. Read the date and time from the control bits listed in "Time setting, Step 4" above.
- 4. Write 0 to the RTCCTL.RTCHLD bit to resume count-up operation of the real-time clock counter. If a second count-up timing has occurred in the count hold state, the hardware corrects the second counter for +1 second (for more information on the +1 second correction, refer to "Real-Time Clock Counter Operations").

### Alarm setting

- 1. Write 0 to the RTCINTE.ALARMIE bit to disable alarm interrupts.
- Write the alarm time in BCD code to the control bits listed below (a time within 24 hours from the current time can be specified). RTCALM1.RTCSHA[2:0]/RTCSLA[3:0] bits (second)

RTCALM2.RTCMIHA[2:0]/RTCMILA[3:0] bits (minute)

RTCALM2.RTCHHA[1:0]/RTCHLA[3:0] bits (hour)

RTCALM2.RTCAPA bit (AM/PM) (effective when RTCCTL.RTC24H bit = 0)

- 3. Write 1 to the RTCINTF.ALARMIF bit to clear the alarm interrupt flag.
- Write 1 to the RTCINTE.ALARMIE bit to enable alarm interrupts.
   When the real-time clock counter reaches the alarm time set in Step 2, an alarm interrupt occurs.

# 9.4.2 Real-Time Clock Counter Operations

The real-time clock counter consists of second, minute, hour, AM/PM, day, month, year, and day of the week counters and it performs counting up using the RTC1S signal. It has the following functions as well.

### **Recognizing leap years**

The leap year recognizing algorithm used in RTCA is effective only for Christian Era years. Years within 0 to 99 that can be divided by four without a remainder are recognized as leap years. If the year counter = 0x00, RTCA assumes it as a common year. If a leap year is recognized, the count range of the day counter changes when the month counter is set to February.

### Corrective operation when a value out of the effective range is set

When a value out of the effective range is set to the year, day of the week, or hour (in 24H mode) counter, the counter will be cleared to 0 at the next count-up timing. When a such value is set to the month, day, or hour (in 12H mode) counter, the counter will be set to 1 at the next count-up timing.

Note: Do not set the RTCMON.RTCMOL[3:0] bits to 0x0 if the RTCMON.RTCMOH bit = 0.

### 30-second correction

This function is provided to set the time-of-day clock by the time signal. Writing 1 to the RTCCTL.RTCADJ bit clears the second counter and adds 1 to the minute counter if the second counter represents 30 to 59 seconds, or clears the second counter with the minute counter left unchanged if the second counter represents 0 to 29 seconds.

### +1 second correction

If a second count-up timing occurred while the RTCCTL.RTCHLD bit = 1 (count hold state), the real-time clock counter counts up by +1 second (performs +1 second correction) after the counting has resumed by writing 0 to the RTCCTL.RTCHLD bit.

**Note**: If two or more second count-up timings occurred while the RTCCTL.RTCHLD bit = 1, the counter is always corrected for +1 second only.

# 9.4.3 Stopwatch Control

Follow the sequences shown below to start counting of the stopwatch and to read the counter.

### Count start

- 1. Write 1 to the RTCSWCTL.SWRST bit to reset the stopwatch counter.
- 2. Write 1 to the stopwatch interrupt flags in the RTCINTF register to clear them.
- 3. Write 1 to the interrupt enable bits in the RTCINTE register to enable stopwatch interrupts.
- 4. Write 1 to the RTCSWCTL.SWRUN bit to start stopwatch count up operation.

### Counter read

- 1. Read the count value from the RTCSWCTL.BCD10[3:0] and BCD100[3:0] bits.
- 2. Read again.
  - i. If the two read values are the same, assume that the count values are read correctly.
  - ii. If different values are read, perform reading once more and compare the read value with the previous one.

# 9.4.4 Stopwatch Count-up Pattern

The stopwatch consists of 1/100-second and 1/10-second counters and these counters perform counting up in increments of approximate 1/100 and 1/10 seconds with the count-up patterns shown in Figure 9.4.4.1.





Figure 9.4.4.1 Stopwatch Count-Up Patterns

# 9.5 Interrupts

RTCA has a function to generate the interrupts shown in Table 9.5.1.

Table 9.5.1 RTCA Interrupt Function							
Interrupt	Interrupt flag	Set condition	Clear condition				
Alarm	RTCINTF.ALARMIF	Matching between the RTCALM1–2 register contents and the real-time clock counter contents	Writing 1				
1-day	RTCINTF.1DAYIF	Day counter count up	Writing 1				
1-hour	RTCINTF.1HURIF	Hour counter count up	Writing 1				
1-minute	RTCINTF.1MINIF	Minute counter count up	Writing 1				
1-second	RTCINTF.1SECIF	Second counter count up	Writing 1				
1/2-second	RTCINTF.1_2SECIF	See Figure 9.5.1.	Writing 1				
1/4-second	RTCINTF.1_4SECIF	See Figure 9.5.1.	Writing 1				
1/8-second	RTCINTF.1_8SECIF	See Figure 9.5.1.	Writing 1				
1/32-second	RTCINTF.1_32SECIF	See Figure 9.5.1.	Writing 1				
Stopwatch 1 Hz	RTCINTF.SW1IF	1/10-second counter overflow	Writing 1				
Stopwatch 10 Hz	RTCINTF.SW10IF	1/10-second counter count up	Writing 1				
Stopwatch 100 Hz	RTCINTF.SW100IF	1/100-second counter count up	Writing 1				
Theoretical regulation completion	RTCINTF.RTCTRMIF	At the end of theoretical regulation operation	Writing 1				





- **Notes:** 1-second to 1/32-second interrupts occur after a lapse of 1/256 second from change of the 1 Hz counter value.
  - An alarm interrupt occurs after a lapse of 1/256 second from matching between the AM/PM (in 12H mode), hour, minute, and second counter value and the alarm setting value.

RTCA provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

# 9.6 Control Registers

### **RTC Control Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCCTL	15	RTCTRMBSY	0	H0	R	_
	14–8	RTCTRM[6:0]	0x00	H0	W	Read as 0x00.
	7	-	0	-	R	-
	6	RTCBSY	0	H0	R	
	5	RTCHLD	0	H0	R/W	Cleared by setting the
						RTCCTL.RTCRST bit to 1.
	4	RTC24H	0	H0	R/W	
	3	-	0	-	R	
	2	RTCADJ	0	H0	R/W	Cleared by setting the
						RTCCTL.RTCRST bit to 1.
	1	RTCRST	0	H0	R/W	
	0	RTCRUN	0	H0	R/W	

### Bit 15 RTCTRMBSY

This bit indicates whether the theoretical regulation is currently executed or not.

- 1 (R): Theoretical regulation is executing.
- 0 (R): Theoretical regulation has finished (or not executed).

This bit goes 1 when a value is written to the RTCCTL.RTCTRM[6:0] bits. The theoretical regulation takes up to 1 second for execution. This bit reverts to 0 automatically after the theoretical regulation has finished execution.

### Bits 14-8 RTCTRM[6:0]

Write the correction value for adjusting the 1 Hz frequency to these bits to execute theoretical regulation. For a calculation method of correction value, refer to "Theoretical Regulation Function."

- **Notes**: When the RTCCTL.RTCTRMBSY bit = 1, the RTCCTL.RTCTRM[6:0] bits cannot be rewritten.
  - Writing 0x00 to the RTCCTL.RTCTRM[6:0] bits sets the RTCCTL.RTCTRMBSY bit to 1 as well. However, no correcting operation is performed.

### Bit 7 Reserved

### Bit 6 RTCBSY

This bit indicates whether the counter is performing count-up operation or not.

- 1 (R): In count-up operation
- 0 (R): Idle (ready to rewrite real-time clock counter)

This bit goes 1 when performing 1-second count-up, +1 second correction, or 30-second correction. It retains 1 for 1/256 second and then reverts to 0.

### Bit 5 RTCHLD

This bit halts the count-up operation of the real-time clock counter.

- 1 (R/W): Halt real-time clock counter count-up operation
- 0 (R/W): Normal operation

Writing 1 to this bit halts the count-up operation of the real-time clock counter, this makes it possible to read the counter value correctly without changing the counter. Write 0 to this bit to resume count-up operation immediately after the counter has been read. Depending on these operation timings, the +1 second correction may be executed after the count-up operation resumes. For more information on the +1 second correction, refer to "Real-Time Clock Counter Operations."

**Note**: When the RTCCTL.RTCTRMBSY bit = 1, the RTCCTL.RTCHLD bit cannot be rewritten to 1 (as fixed at 0).

### Bit 4 RTC24H

This bit sets the hour counter to 24H mode or 12H mode. 1 (R/W): 24H mode 0 (R/W): 12H mode

This selection changes the count range of the hour counter. Note, however, that the counter value is not updated automatically, therefore, it must be programmed again.

**Note**: Be sure to avoid writing to this bit when the RTCCTL.RTCRUN bit = 1.

### Bit 3 Reserved

### Bit 2 RTCADJ

This bit executes the 30-second correction time adjustment function.

- 1 (W): Execute 30-second correction
- 0 (W): Ineffective
- 1 (R): 30-second correction is executing.
- 0 (R): 30-second correction has finished. (Normal operation)

Writing 1 to this bit executes 30-second correction and an enabled interrupt occurs even if the RT-CCTL.RTCRUN bit = 0. The correction takes up to 2/256 seconds. The RTCCTL.RTCADJ bit is automatically cleared to 0 when the correction has finished. For more information on the 30-second correction, refer to "Real-Time Clock Counter Operations."

**Notes:** • Be sure to avoid writing to this bit when the RTCCTL.RTCBSY bit = 1.

• Do not write 1 to this bit again while the RTCCTL.RTCADJ bit = 1.

### Bit 1 RTCRST

This bit resets the 1 Hz counter, the RTCCTL.RTCADJ bit, and the RTCCTL.RTCHLD bit.

- 1 (W): Reset
- 0 (W): Ineffective
- 1 (R): Reset is being executed.
- 0 (R): Reset has finished. (Normal operation)

This bit is automatically cleared to 0 after reset has finished.

### Bit 0 RTCRUN

This bit starts/stops the real-time clock counter.

1 (R/W): Running/start control

0 (R/W): Idle/stop control

When the real-time clock counter stops counting by writing 0 to this bit, the counter retains the value when it stopped. Writing 1 to this bit again resumes counting from the value retained.

### **RTC Second Alarm Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCALM1	15	-	0	_	R	_
	14–12	RTCSHA[2:0]	0x0	H0	R/W	
	11–8	RTCSLA[3:0]	0x0	H0	R/W	
	7–0	_	0x00	-	R	

### Bit 15 Reserved

### Bits 14-12 RTCSHA[2:0]

### Bits 11–8 RTCSLA[3:0]

The RTCALM1.RTCSHA[2:0] bits and the RTCALM1.RTCSLA[3:0] bits set the 10-second digit and 1-second digit of the alarm time, respectively. A value within 0 to 59 seconds can be set in BCD code as shown in Table 9.6.1.

Setting value		
RTCALM1.RTCSHA[2:0] bits	RTCALM1.RTCSLA[3:0] bits	Alarm (second) setting
0x0	0x0	00 seconds
0x0	0x1	01 second
0x0	0x9	09 seconds
0x1	0x0	10 seconds
0x5	0x9	59 seconds

Table 9.6.1 Setting Examples in BCD Code

### Bits 7–0 Reserved

### **RTC Hour/Minute Alarm Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCALM2	15	-	0	-	R	-
	14	RTCAPA	0	H0	R/W	
	13–12	RTCHHA[1:0]	0x0	H0	R/W	
	11–8	RTCHLA[3:0]	0x0	H0	R/W	
	7	-	0	-	R	
	6–4	RTCMIHA[2:0]	0x0	H0	R/W	
	3–0	RTCMILA[3:0]	0x0	HO	R/W	

### Bit 15 Reserved

### Bit 14 RTCAPA

This bit sets A.M. or P.M. of the alarm time in 12H mode (RTCCTL.RTC24H bit = 0). 1 (R/W): P.M.

0 (R/W): A.M.

This setting is ineffective in 24H mode (RTCCTL.RTC24H bit = 1).

### Bits 13-12 RTCHHA[1:0]

### Bits 11-8 RTCHLA[3:0]

The RTCALM2.RTCHHA[1:0] bits and the RTCALM2.RTCHLA[3:0] bits set the 10-hour digit and 1-hour digit of the alarm time, respectively. A value within 1 to 12 o'clock in 12H mode or 0 to 23 in 24H mode can be set in BCD code.

### Bit 7 Reserved

### Bits 6–4 RTCMIHA[2:0]

### Bits 3–0 RTCMILA[3:0]

The RTCALM2.RTCMIHA[2:0] bits and the RTCALM2.RTCMILA[3:0] bits set the 10-minute digit and 1-minute digit of the alarm time, respectively. A value within 0 to 59 minutes can be set in BCD code.

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		
RTCSWCTL	15–12	BCD10[3:0]	0x0	HO	R	-		
	11–8	BCD100[3:0]	0x0	H0	R			
	7–5	-	0x0	-	R			
	4	SWRST	0	H0	W	Read as 0.		
	3–1	-	0x0	-	R	-		
	0	SWRUN	0	H0	R/W			

### **RTC Stopwatch Control Register**

### Bits 15-12 BCD10[3:0]

### Bits 11-8 BCD100[3:0]

The 1/10-second and 1/100-second digits of the stopwatch counter can be read as a BCD code from the RTCSWCTL.BCD10[3:0] bits and the RTCSWCTL.BCD100[3:0] bits, respectively.

**Note**: The counter value may not be read correctly while the stopwatch counter is running. The RTCSWCTL.BCD10[3:0]/BCD100[3:0] bits must be read twice and assume the counter value was read successfully if the two read results are the same.

### Bits 7–5 Reserved

### Bit 4 SWRST

This bit resets the stopwatch counter to 0x00.

- 1 (W): Reset
- 0 (W): Ineffective

0 (R): Always 0 when being read

When the stopwatch counter in running status is reset, it continues counting from count 0x00. The stopwatch counter retains 0x00 if it is reset in idle status.

#### Bits 3–1 Reserved

### Bit 0 SWRUN

This bit starts/stops the stopwatch counter.

1 (R/W): Running/start control

0 (R/W): Idle/stop control

When the stopwatch counter stops counting by writing 0 to this bit, the counter retains the value when it stopped. Writing 1 to this bit again resumes counting from the value retained.

**Note**: The stopwatch counter stops in sync with the stopwatch clock after 0 is written to the RTCSWCTL.SWRUN bit. Therefore, the counter value may be incremented (+1) from the value at writing 0.

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCSEC	15	-	0	_	R	-
	14–12	RTCSH[2:0]	0x0	H0	R/W	
	11–8	RTCSL[3:0]	0x0	H0	R/W	
	7	RTC1HZ	0	H0	R	Cleared by setting the
	6	RTC2HZ	0	H0	R	RTCCTL.RTCRST bit to 1.
	5	RTC4HZ	0	H0	R	]
	4	RTC8HZ	0	H0	R	]
	3	RTC16HZ	0	H0	R	]
	2	RTC32HZ	0	H0	R	]
	1	RTC64HZ	0	HO	R	]
	0	RTC128HZ	0	HO	R	

### **RTC Second/1Hz Register**

#### Bit 15 Reserved

### Bits 14-12 RTCSH[2:0]

### Bits 11–8 RTCSL[3:0]

The RTCSEC.RTCSH[2:0] bits and the RTCSEC.RTCSL[3:0] bits are used to set and read the 10-second digit and the 1-second digit of the second counter, respectively. The setting/read values are a BCD code within the range from 0 to 59.

Note: Be sure to avoid writing to the RTCSEC.RTCSH[2:0]/RTCSL[3:0] bits while the RTCCTL. RTCBSY bit = 1.

RTC1HZ
RTC2HZ
RTC4HZ
RTC8HZ
RTC16HZ
RTC32HZ
RTC64HZ
RTC128HZ
1 Hz counter data can be read from these bits.
The following shows the correspondence between the bit and frequency:
RTCSEC.RTC1HZ bit: 1 Hz
RTCSEC.RTC2HZ bit: 2 Hz
RTCSEC.RTC4HZ bit: 4 Hz
RTCSEC.RTC8HZ bit: 8 Hz
RTCSEC.RTC16HZ bit: 16 Hz
RTCSEC.RTC32HZ bit: 32 Hz
RTCSEC.RTC64HZ bit: 64 Hz
RTCSEC.RTC128HZ bit: 128 Hz

**Note**: The counter value may not be read correctly while the 1 Hz counter is running. These bits must be read twice and assume the counter value was read successfully if the two read results are the same.

### **RTC Hour/Minute Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCHUR	15	-	0	-	R	_
	14	RTCAP	0	H0	R/W	
	13–12	RTCHH[1:0]	0x1	H0	R/W	
	11–8	RTCHL[3:0]	0x2	H0	R/W	
	7	-	0	-	R	
	6–4	RTCMIH[2:0]	0x0	H0	R/W	
	3–0	RTCMIL[3:0]	0x0	H0	R/W	

### Bit 15 Reserved

### Bit 14 RTCAP

This bit is used to set and read A.M. or P.M. data in 12H mode (RTCCTL.RTC24H bit = 0). 1 (R/W): P.M. 0 (R/W): A.M.

In 24H mode (RTCCTL.RTC24H bit = 1), this bit is fixed at 0 and writing 1 is ignored. However, if the RTCHUR.RTCAP bit = 1 when changed to 24H mode, it goes 0 at the next count-up timing of the hour counter.

### Bits 13-12 RTCHH[1:0]

### Bits 11-8 RTCHL[3:0]

The RTCHUR.RTCHH[1:0] bits and the RTCHUR.RTCHL[3:0] bits are used to set and read the 10-hour digit and the 1-hour digit of the hour counter, respectively. The setting/read values are a BCD code within the range from 1 to 12 in 12H mode or 0 to 23 in 24H mode.

**Note**: Be sure to avoid writing to the RTCHUR.RTCHH[1:0]/RTCHL[3:0] bits while the RTCCTL. RTCBSY bit = 1.

### Bit 7 Reserved

### Bits 6–4 RTCMIH[2:0]

### Bits 3–0 RTCMIL[3:0]

The RTCHUR.RTCMIH[2:0] bits and the RTCHUR.RTCMIL[3:0] bits are used to set and read the 10-minute digit and the 1-minute digit of the minute counter, respectively. The setting/read values are a BCD code within the range from 0 to 59.

Note: Be sure to avoid writing to the RTCHUR.RTCMIH[2:0]/RTCMIL[3:0] bits while the RTCCTL. RTCBSY bit = 1.

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCMON	15-13	-	0x0	_	R	-
	12	RTCMOH	0	H0	R/W	
	11-8	RTCMOL[3:0]	0x1	H0	R/W	
	7–6	-	0x0	-	R	
	5–4	RTCDH[1:0]	0x0	H0	R/W	
	3–0	RTCDL[3:0]	0x1	H0	R/W	

### **RTC Month/Day Register**

### Bits 15–13 Reserved

### Bit 12 RTCMOH

### Bits 11–8 RTCMOL[3:0]

The RTCMON.RTCMOH bit and the RTCMON.RTCMOL[3:0] bits are used to set and read the 10-month digit and the 1-month digit of the month counter, respectively. The setting/read values are a BCD code within the range from 1 to 12.

- **Notes:** Be sure to avoid writing to the RTCMON.RTCMOH/RTCMOL[3:0] bits while the RTCCTL. RTCBSY bit = 1.
  - Be sure to avoid setting the RTCMON.RTCMOH/RTCMOL[3:0] bits to 0x00.

### Bits 7–6 Reserved

### Bits 5–4 RTCDH[1:0]

### Bits 3–0 RTCDL[3:0]

The RTCMON.RTCDH[1:0] bits and the RTCMON.RTCDL[3:0] bits are used to set and read the 10day digit and the 1-day digit of the day counter, respectively. The setting/read values are a BCD code within the range from 1 to 31 (to 28 for February in a common year, to 29 for February in a leap year, or to 30 for April/June/September/November).

Note: Be sure to avoid writing to the RTCMON.RTCDH[1:0]/RTCDL[3:0] bits while the RTCCTL. RTCBSY bit = 1.

### **RTC Year/Week Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCYAR	15–11	-	0x00	-	R	-
	10-8	RTCWK[2:0]	0x0	H0	R/W	
	7–4	RTCYH[3:0]	0x0	H0	R/W	
	3–0	RTCYL[3:0]	0x0	H0	R/W	

### Bits 15–11 Reserved

### Bits 10–8 RTCWK[2:0]

These bits are used to set and read day of the week.

The day of the week counter is a base-7 counter and the setting/read values are 0x0 to 0x6. Table 9.6.2 lists the correspondence between the count value and day of the week.

RTCYAR.RTCWK[2:0] bits	Day of the week
0x6	Saturday
0x5	Friday
0x4	Thursday
0x3	Wednesday
0x2	Tuesday
0x1	Monday
0x0	Sunday

 Table 9.6.2 Correspondence between the count value and day of the week

Note: Be sure to avoid writing to the RTCYAR.RTCWK[2:0] bits while the RTCCTL.RTCBSY bit = 1.

### Bits 7–4 RTCYH[3:0]

### Bits 3–0 RTCYL[3:0]

The RTCYAR.RTCYH[3:0] bits and the RTCYAR.RTCYL[3:0] bits are used to set and read the 10-year digit and the 1-year digit of the year counter, respectively. The setting/read values are a BCD code within the range from 0 to 99.

**Note**: Be sure to avoid writing to the RTCYAR.RTCYH[3:0]/RTCYL[3:0] bits while the RTCCTL. RTCBSY bit = 1.

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCINTF	15	RTCTRMIF	0	HO	R/W	Cleared by writing 1.
	14	SW1IF	0	H0	R/W	
	13	SW10IF	0	H0	R/W	
	12	SW100IF	0	H0	R/W	
	11–9	-	0x0	-	R	-
	8	ALARMIF	0	H0	R/W	Cleared by writing 1.
	7	1DAYIF	0	H0	R/W	
	6	1HURIF	0	H0	R/W	
	5	1MINIF	0	H0	R/W	
	4	1SECIF	0	HO	R/W	
	3	1_2SECIF	0	HO	R/W	
	2	1_4SECIF	0	H0	R/W	
	1	1_8SECIF	0	H0	R/W	
	0	1_32SECIF	0	H0	R/W	

### **RTC Interrupt Flag Register**

#### Bit 15 RTCTRMIF

#### Bit 14 SW1IF

Bit 13 SW10IF

#### Bit 12 SW100IF

These bits indicate the real-time clock interrupt cause occurrence status.

- 1 (R): Cause of interrupt occurred
- 0 (R): No cause of interrupt occurred
- 1 (W): Clear flag
- 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:RTCINTF.RTCTRMIF bit:Theoretical regulation completion interruptRTCINTF.SW1IF bit:Stopwatch 1 Hz interruptRTCINTF.SW10IF bit:Stopwatch 10 Hz interruptRTCINTF.SW100IF bit:Stopwatch 100 Hz interrupt

#### Bits 11–9 Reserved

- Bit 8ALARMIFBit 71DAYIFBit 61HURIFBit 51MINIFBit 41SECIFBit 31\_2SECIF
- Bit 2 1\_4SECIF
- Bit 1 1\_8SECIF

#### Bit 0 1\_32SECIF

These bits indicate the real-time clock interrupt cause occurrence status.

- 1 (R): Cause of interrupt occurred
- 0 (R): No cause of interrupt occurred
- 1 (W): Clear flag
- 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

RTCINTF. ALARMIF bit: Alarm interrupt

RTCINTF.1DAYIF bit:1-day interruptRTCINTF.1HURIF bit:1-hour interruptRTCINTF.1MINIF bit:1-minute interruptRTCINTF.1SECIF bit:1-second interruptRTCINTF.1\_2SECIF bit:1/2-second interruptRTCINTF.1\_4SECIF bit:1/4-second interruptRTCINTF.1\_8SECIF bit:1/8-second interruptRTCINTF.1\_32SECIF bit:1/32-second interrupt

## **RTC Interrupt Enable Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCINTE	15	RTCTRMIE	0	HO	R/W	-
	14	SW1IE	0	H0	R/W	
	13	SW10IE	0	H0	R/W	
	12	SW100IE	0	H0	R/W	
	11–9	-	0x0	-	R	
	8	ALARMIE	0	HO	R/W	
	7	1DAYIE	0	H0	R/W	
	6	1HURIE	0	HO	R/W	
	5	1MINIE	0	HO	R/W	
	4	1SECIE	0	H0	R/W	
	3	1_2SECIE	0	H0	R/W	
	2	1_4SECIE	0	HO	R/W	
	1	1_8SECIE	0	HO	R/W	
	0	1_32SECIE	0	HO	R/W	

#### Bit 15 RTCTRMIE

- Bit 14 SW1IE
- Bit 13 SW10IE

#### Bit 12 SW100IE

These bits enable real-time clock interrupts.

1 (R/W): Enable interrupts

0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:RTCINTE.RTCTRMIE bit:Theoretical regulation completion interruptRTCINTE.SW1IE bit:Stopwatch 1 Hz interruptRTCINTE.SW10IE bit:Stopwatch 10 Hz interruptRTCINTE.SW100IE bit:Stopwatch 100 Hz interrupt

- Bits 11–9 Reserved Bit 8 ALARMIE
- Bit 7 1DAYIE Bit 6 1HURIE
- Bit 5 1MINIE
- Bit 4 1SECIE
- Bit 3 1\_2SECIE
- Bit 2 1 4SECIE
- Bit 1 1 8SECIE

## Bit 0 1\_32SECIE

These bits enable real-time clock interrupts.

1 (R/W): Enable interrupts

0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

RTCINTE.ALARMIE bit: Alarm interrupt

RTCINTE.1DAYIE bit: 1-day interrupt

RTCINTE.1HURIE bit: 1-hour interrupt

RTCINTE.1MINIE bit: 1-minute interrupt

RTCINTE.1SECIE bit: 1-second interrupt

RTCINTE.1\_2SECIE bit: 1/2-second interrupt

RTCINTE.1\_4SECIE bit: 1/4-second interrupt

RTCINTE.1\_8SECIE bit: 1/8-second interrupt

RTCINTE.1\_32SECIE bit: 1/32-second interrupt

# **10** Supply Voltage Detector (SVD3)

# 10.1 Overview

SVD3 is a supply voltage detector to monitor the power supply voltage on the VDD pin or the voltage applied to an external pin. The main features are listed below.

- Power supply voltage to be detected: Selectable from VDD
- Detectable voltage level: Selectable from among 32 levels (max.) (Note: See the table below.)
- Detection results: Can be read whether the power supply voltage is lower than the detection voltage level or not.
  - Can generate an interrupt or a reset when low power supply voltage is detected.

and external power sources (EXSVD0 and EXSVD1) (Note: See the table below.)

- Interrupt: 1 system (Low power supply voltage detection interrupt)
- Supports intermittent operations: Three detection cycles are selectable.
  - Low power supply voltage detection count function to generate an interrupt/reset when low power supply voltage is successively detected the number of times specified.
  - Continuous operation is also possible.

Figure 10.1.1 shows the configuration of SVD3.

Table 10.1.1 SVD3 Configuration of S1C17M20/M21/M22/M23/M24/M25

Item	S1C17N	120/M23	S1C17M21/M24	S1C17M22/M25
Item	24-pin package 32-pin package		3101/10/21/10/24	3101/10/22/10/25
Power supply voltage to be detected		VDD and one externally	input voltage (EXSVD0)	
Detectable voltage level	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels			2 to 5.0 V)




Figure 10.1.1 SVD3 Configuration

# **10.2 Input Pins and External Connection**

## 10.2.1 Input Pins

Table 10.2.1.1 shows the SVD3 input pins.

Table 10.2.1.1	SVD3 Input Pins
----------------	-----------------

Pin name	I/O*	Initial status*	Function
EXSVD0	A	A (Hi-Z)	External power supply voltage detection pin 0
EXSVD1	A	A (Hi-Z)	External power supply voltage detection pin 1
		· · · · ·	

 $\ast$  Indicates the status when the pin is configured for SVD3.

If the port is shared with the EXSVD0/1 pin and other functions, the EXSVD0/1 function must be assigned to the port before SVD3 can be activated. For more information, refer to the "I/O Ports" chapter.

## 10.2.2 External Connection




Figure 10.2.2.1 Connection between EXSVD0/1 Pin and External Power Supply

REXT resistance value must be determined so that it will be sufficiently smaller than the EXSVD input impedance REXSVD. For the EXSVD0/1 pin input voltage range and the EXSVD input impedance, refer to "Supply Voltage Detector Characteristics" in the "Electrical Characteristics" chapter.

# 10.3 Clock Settings

## 10.3.1 SVD3 Operating Clock

When using SVD3, the SVD3 operating clock CLK\_SVD3 must be supplied to SVD3 from the clock generator. The CLK\_SVD3 supply should be controlled as in the procedure shown below.

- 1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 2. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 3. Set the following SVDCLK register bits:
  - SVDCLK.CLKSRC[1:0] bits (Clock source selection)

- SVDCLK.CLKDIV[2:0] bits (Clock division ratio selection = Clock frequency setting)

4. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

The CLK\_SVD3 frequency should be set to around 32 kHz.

## 10.3.2 Clock Supply in SLEEP Mode

When using SVD3 during SLEEP mode, the SVD3 operating clock CLK\_SVD3 must be configured so that it will keep supplying by writing 0 to the CLGOSC\_xxxxSLPC bit for the CLK\_SVD3 clock source.

If the CLGOSC.xxxxSLPC bit for the CLK\_SVD3 clock source is 1, the CLK\_SVD3 clock source is deactivated during SLEEP mode and SVD3 stops with the register settings maintained at those before entering SLEEP mode. After the CPU returns to normal mode, CLK\_SVD3 is supplied and the SVD3 operation resumes.

## 10.3.3 Clock Supply in DEBUG Mode

The CLK SVD3 supply during DEBUG mode should be controlled using the SVDCLK.DBRUN bit.

The CLK SVD3 supply to SVD3 is suspended when the CPU enters DEBUG mode if the SVDCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK SVD3 supply resumes. Although SVD3 stops operating when the CLK SVD3 supply is suspended, the registers retain the status before DEBUG mode was entered.

If the SVDCLK.DBRUN bit = 1, the CLK\_SVD3 supply is not suspended and SVD3 will keep operating in DE-BUG mode.

# 10.4 Operations

## 10.4.1 SVD3 Control

## Starting detection

SVD3 should be initialized and activated with the procedure listed below.

- 1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 2. Configure the operating clock using the SVDCLK.CLKSRC[1:0] and SVDCLK.CLKDIV[2:0] bits.
- 3. Set the following SVDCTL register bits:
- SVDCTL.VDSEL and SVDCTL.EXSEL bits (Select detection voltage (VDD, EXSVD0, or EXSVD1)) - SVDCTL.SVDSC[1:0] bits - SVDCTL.SVDC[4:0] bits voltage VSVD EXT)

- SVDCTL.SVDRE[3:0] bits

- SVDCTL.SVDMD[1:0] bits
- 4. Set the following bits when using the interrupt:
  - Write 1 to the SVDINTF.SVDIF bit.
  - Set the SVDINTE.SVDIE bit to 1.

5. Set the SVDCTL.MODEN bit to 1.

(Set low power supply voltage detection counter) (Set SVD detection voltage VsvD/EXSVD detection (Select reset/interrupt mode) (Set intermittent operation mode)

(Clear interrupt flag) (Enable SVD3 interrupt) (Enable SVD3 detection)

6. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

## **Terminating detection**

Follow the procedure shown below to stop SVD3 operation.

- 1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 2. Write 0 to the SVDCTL.MODEN bit. (Disable SVD3 detection)
- 3. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

## **Reading detection results**

The following two detection results can be obtained by reading the SVDINTF.SVDDT bit:

- When SVDINTESVDDT bit = 0 Power supply voltage (VDD or EXSVD0/1)  $\geq$  SVD detection voltage VSVD or EXSVD detection voltage VSVD\_EXT
- When SVDINTF.SVDDT bit = 1 Power supply voltage (VDD or EXSVD0/1) < SVD detection voltage VSVD or EXSVD detection voltage VSVD\_EXT

Before reading the SVDINTF.SVDDT bit, wait for at least SVD circuit enable response time after 1 is written to the SVDCTL.MODEN bit (refer to "Supply Voltage Detector Characteristics, SVD circuit enable response time tSVDEN" in the "Electrical Characteristics" chapter).

After the SVDCTL.SVDC[4:0] bits setting value is altered to change the SVD detection voltage VsvD/EXSVD detection voltage VSVD\_EXT when the SVDCTL.MODEN bit = 1, wait for at least SVD circuit response time before reading the SVDINTF.SVDDT bit (refer to "Supply Voltage Detector Characteristics, SVD circuit response time tsvD" in the "Electrical Characteristics" chapter).

## 10.4.2 SVD3 Operations


#### Continuous operation mode

SVD3 operates in continuous operation mode by default (SVDCTL.SVDMD[1:0] bits = 0x0). In this mode, SVD3 operates continuously while the SVDCTL.MODEN bit is set to 1 and it keeps loading the detection results to the SVDINTF.SVDDT bit. During this period, the current detection results can be obtained by reading the SVDINTF.SVDDT bit as necessary. Furthermore, an interrupt (if the SVDCTL.SVDRE[3:0] bits  $\neq$  0xa) or a reset (if the SVDCTL.SVDRE[3:0] bits = 0xa) can be generated when the SVDINTF.SVDDT bit is set to 1 (low power supply voltage is detected). This mode can keep detecting power supply voltage drop after the voltage detection masking time has elapsed even if the IC is placed into SLEEP status or accidental clock stoppage has occurred.

#### Intermittent operation mode

SVD3 operates in intermittent operation mode when the SVDCTL.SVDMD[1:0] bits are set to 0x1 to 0x3. In this mode, SVD3 turns on at an interval set using the SVDCTL.SVDMD[1:0] bits to perform detection operation and then it turns off while the SVDCTL.MODEN bit is set to 1. During this period, the latest detection results can be obtained by reading the SVDINTF.SVDDT bit as necessary. Furthermore, an interrupt or a reset can be generated when SVD3 has successively detected low power supply voltage the number of times specified by the SVDCTL.SVDSC[1:0] bits.





# 10.5 SVD3 Interrupt and Reset

## 10.5.1 SVD3 Interrupt

Setting the SVDCTL.SVDRE[3:0] bits to a value other than 0xa allows use of the low power supply voltage detection interrupt function.

Interrupt	Interrupt flag	Set condition	Clear condition
Low power supply	SVDINTF.SVDIF	In continuous operation mode	Writing 1
voltage detection		When the SVDINTF.SVDDT bit is 1	_
-		In intermittent operation mode	
		When low power supply voltage is successively de-	
		tected the specified number of times	

Table 10.5.1.1 Low Power Supply Voltage Detection Interrupt Function

SVD3 provides the interrupt enable bit (SVDINTE.SVDIE bit) corresponding to the interrupt flag (SVDINTF. SVDIF bit). An interrupt request is sent to the interrupt controller only when the SVDINTF.SVDIF bit is set while the interrupt is enabled by the SVDINTE.SVDIE bit. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

Once the SVDINTF.SVDIF bit is set, it will not be cleared even if the power supply voltage subsequently returns to a value exceeding the SVD detection voltage VsvD/EXSVD detection voltage VsvD\_EXT. An interrupt may occur due to a temporary power supply voltage drop, check the power supply voltage status by reading the SVDINTF. SVDDT bit in the interrupt handler routine.

## 10.5.2 SVD3 Reset

Setting the SVDCTL.SVDRE[3:0] bits to 0xa allows use of the SVD3 reset issuance function.

The reset issuing timing is the same as that of the SVDINTF.SVDIF bit being set when a low voltage is detected. After a reset has been issued, SVD3 enters continuous operation mode even if it was operating in intermittent operation mode, and continues operating. Issuing an SVD3 reset initializes the port assignment. However, when EXS-VD0/1 is being detected, the input of the port for the EXSVD0/1 pin is sent to SVD3 so that SVD3 will continue the EXSVD0/1 detection operation.

If the power supply voltage reverts to the normal level, the SVDINTF.SVDDT bit goes 0 and the reset state is canceled. After that, SVD3 resumes operating in the operation mode set previously via the initialization routine. During reset state, the SVD3 control bits are set as shown in Table 10.5.2.1.

Control register	Control bit	Setting
SVDCLK	DBRUN	Reset to the initial values.
	CLKDIV[2:0]	
	CLKSRC[1:0]	
SVDCTL	VDSEL	The set value is retained.
	SVDSC[1:0]	Cleared to 0. (The set value becomes invalid as SVD3
		enters continuous operation mode.)
	SVDC[4:0]	The set value is retained.
	SVDRE[3:0]	The set value (0xa) is retained.
	EXSEL	The set value is retained.
	SVDMD[1:0]	Cleared to 0 to set continuous operation mode.
	MODEN	The set value (1) is retained.
SVDINTF	SVDIF	The status (1) before being reset is retained.
SVDINTE	SVDIE	Cleared to 0.

Table 10.5.2.1 SVD3 Control Bits During Reset State

# **10.6 Control Registers**

## SVD3 Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SVDCLK	15–9	-	0x00	-	R	-
	8	DBRUN	1	H0	R/WP	
	7	-	0	-	R	
	6–4	CLKDIV[2:0]	0x0	H0	R/WP	
	3–2	-	0x0	-	R	
	1–0	CLKSRC[1:0]	0x0	H0	R/WP	

## Bits 15–9 Reserved

## Bit 8 DBRUN

This bit sets whether the SVD3 operating clock is supplied in DEBUG mode or not. 1 (R/WP): Clock supplied in DEBUG mode 0 (R/WP): No clock supplied in DEBUG mode

## Bit 7 Reserved

Bits 6–4 CLKDIV[2:0]

These bits select the division ratio of the SVD3 operating clock.

## Bits 3–2 Reserved

## Bits 1–0 CLKSRC[1:0]

These bits select the clock source of SVD3.

SVDCLK.		SVDCLK.CL	(SRC[1:0] bits	
CLKDIV[2:0] bits	0x0	0x1	0x2	0x3
CERDIV[2:0] DIIS	IOSC	OSC1	OSC3	EXOSC
0x7, 0x6	Reserved	1/1	Reserved	1/1
0x5	1/512		1/512	
0x4	1/256		1/256	
0x3	1/128		1/128	
0x2	1/64		1/64	
0x1	1/32	_	1/32	
0x0	1/16		1/16	

Table 10.6.1 Clock Source and Division Ratio Settings

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

Note: The clock frequency should be set to around 32 kHz.

## **SVD3 Control Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SVDCTL	15	VDSEL	0	H1	R/WP	-
	14–13	SVDSC[1:0]	0x0	H0	R/WP	Writing takes effect when the SVDCTL. SVDMD[1:0] bits are not 0x0.
	12–8	SVDC[4:0]	0x1e	H1	R/WP	-
	7–4	SVDRE[3:0]	0x0	H1	R/WP	
	3	EXSEL	0	H1	R/WP	
	2–1	SVDMD[1:0]	0x0	H0	R/WP	
	0	MODEN	0	H1	R/WP	

### Bit 15 VDSEL

This bit selects the power supply voltage to be detected by SVD3. 1 (R/WP): Voltage applied to the EXSVD0/1 pin 0 (R/WP): VDD

#### Bits 14-13 SVDSC[1:0]

These bits set the condition to generate an interrupt/reset (number of successive low voltage detections) in intermittent operation mode (SVDCTL.SVDMD[1:0] bits = 0x1 to 0x3).

Table 10.6.2 Interrupt/Reset Generating Condition in Intermittent Operation Mode	Table 10.6.2	Interrupt/Reset Generatir	a Condition in Intermitte	nt Operation Mode
--	--------------	---------------------------	---------------------------	-------------------

SVDCTL.SVDSC[1:0] bits	Interrupt/reset generating condition
0x3	Low power supply voltage is successively detected eight times.
0x2	Low power supply voltage is successively detected four times.
0x1	Low power supply voltage is successively detected twice.
0x0	Low power supply voltage is successively detected once.

This setting is ineffective in continuous operation mode (SVDCTL.SVDMD[1:0] bits = 0x0).

#### Bits 12-8 SVDC[4:0]

These bits select an SVD detection voltage VsvD/EXSVD detection voltage VsvD\_EXT for detecting low voltage.

Table 10.6.3 Setting of SVD Detection Voltage VsvD/EXSVD Detection Voltage VsvD\_EXT

SVDCTL.SVDC[4:0] bits	SVD detection voltage VsvD/ EXSVD detection voltage VsvD_EXT [V]
0x1f	High
0x1e	↑
0x1d	
:	
0x02	
0x01	↓
0x00	Low

For the configurable range and voltage values, refer to "Supply Voltage Detector Characteristics, SVD detection voltage VsvD/EXSVD detection voltage VsvD\_Ext" in the "Electrical Characteristics" chapter.

#### Bits 7–4 SVDRE[3:0]

These bits enable/disable the reset issuance function when a low power supply voltage is detected. 0xa (R/WP): Enable (Issue reset) Other than 0xa (R/WP): Disable (Generate interrupt)

For more information on the SVD3 reset issuance function, refer to "SVD3 Reset."

#### Bit 3 EXSEL

This bit selects the external voltage to be detected when the SVDCTL.VDSEL bit = 1. 1 (R/WP): EXSVD1 0 (R/WP): EXSVD0

**Note**: The EXSVD1 pin does not exist depending on the model (see "Power supply voltage to be detected" in Table 10.1.1). In this case, the external voltage detection function does not work if the SVDCTL.EXSEL bit is set to 1. When using the external voltage detection function (SVDCTL.VDSEL bit = 1), the SVDCTL.EXSEL bit should be set to 0.

#### Bits 2–1 SVDMD[1:0]

These bits select intermittent operation mode and its detection cycle.

Table Teles T Internition operation mode Detection oyele colocitent						
SVDCTL.SVDMD[1:0] bits	Operation mode (detection cycle)					
0x3	Intermittent operation mode (CLK_SVD3/512)					
0x2	Intermittent operation mode (CLK_SVD3/256)					
0x1	Intermittent operation mode (CLK_SVD3/128)					
0x0	Continuous operation mode					

Table 10.6.4 Intermittent Operation Mode Detection Cycle Selection

For more information on intermittent and continuous operation modes, refer to "SVD3 Operations."

#### Bit 0 MODEN

This bit enables/disables for the SVD3 circuit to operate.

1 (R/WP): Enable (Start detection operations)

0 (R/WP): Disable (Stop detection operations)

After this bit has been altered, wait until the value written is read out from this bit without subsequent operations being performed.

- **Notes:** Writing 0 to the SVDCTL.MODEN bit resets the SVD3 hardware. However, the register values set and the interrupt flag are not cleared. The SVDCTL.MODEN bit is actually set to 0 after this processing has finished. If 1 is written to the SVDCTL.MODEN bit continuously without waiting for the bit being read as 0 at this time, writing 0 may be ignored and a malfunction may occur as the hardware restarts without resetting.
  - The SVD3 internal circuit is initialized if the SVDCTL.SVDSC[1:0] bits, SVDCTL.SVDRE[3:0] bits, or SVDCTL.SVDMD[1:0] bits are altered while SVD3 is in operation after 1 is written to the SVDCTL.MODEN bit.

OV DO Olala	or be officed and interrupt may neglister								
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks			
SVDINTF	15–9	-	0x00	-	R	_			
	8	SVDDT	х	-	R				
	7–1	-	0x00	-	R				
	0	SVDIF	0	H1	R/W	Cleared by writing 1.			

## SVD3 Status and Interrupt Flag Register

#### Bits 15–9 Reserved

### Bit 8 SVDDT

The power supply voltage detection results can be read out from this bit.

1 (R): Power supply voltage (VDD or EXSVD0/1) < SVD detection voltage VSVD

or EXSVD detection voltage VSVD\_EXT

or EXSVD detection voltage VSVD EXT

0 (R): Power supply voltage (VDD or EXSVD0/1)  $\ge$  SVD detection voltage VsvD

#### Bits 7–1 Reserved

#### Bit 0 SVDIF

This bit indicates the low power supply voltage detection interrupt cause occurrence status.

- 1 (R): Cause of interrupt occurred
- 0 (R): No cause of interrupt occurred
- 1 (W): Clear flag
- 0 (W): Ineffective
- **Note**: The SVD3 internal circuit is initialized if the interrupt flag is cleared while SVD3 is in operation after 1 is written to the SVDCTL.MODEN bit.

## SVD3 Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SVDINTE	15–8	_	0x00	_	R	_
	7–1	-	0x00	_	R	
	0	SVDIE	0	H0	R/W	

#### Bits 15–1 Reserved

#### Bit 0 SVDIE

This bit enables low power supply voltage detection interrupts.

- 1 (R/W): Enable interrupts
- 0 (R/W): Disable interrupts
- **Notes:** If the SVDCTL.SVDRE[3:0] bits are set to 0xa, no low power supply voltage detection interrupt will occur, as a reset is issued at the same timing as an interrupt.
  - To prevent generating unnecessary interrupts, the corresponding interrupt flag should be cleared before enabling interrupts.

# **11 16-bit Timers (T16)**


# 11.1 Overview

T16 is a 16-bit timer. The features of T16 are listed below.

- 16-bit presettable down counter
- Provides a reload data register for setting the preset value.
- A clock source and clock division ratio for generating the count clock are selectable.
- Repeat mode or one-shot mode is selectable.
- Can generate counter underflow interrupts.

Figure 11.1.1 shows the configuration of a T16 channel.

Table 11 1 1	T16 Channel	Configuration	of S1C17M20/M21/M22/M23/M24/M25
	TTO Channel	Configuration	01 3 1 0 1 / 10120/1012 1/10122/10123/10124/10123



## 11.2 Input Pin

Table 11.2.1 shows the T16 input pin.

Table 11.2.1 T16 Input Pin								
Pin name	I/O*	Initial status*	Function					
EXCLm	I	I (Hi-Z)	External event signal input pin					

\* Indicates the status when the pin is configured for T16.

If the port is shared with the EXCL*m* pin and other functions, the EXCL*m* input function must be assigned to the port before using the event counter function. For more information, refer to the "I/O Ports" chapter.

# 11.3 Clock Settings

## 11.3.1 T16 Operating Clock

When using T16 Ch.*n*, the T16 Ch.*n* operating clock  $CLK_T16_n$  must be supplied to T16 Ch.*n* from the clock generator. The  $CLK_T16_n$  supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following T16\_nCLK register bits:
  - T16\_nCLK.CLKSRC[1:0] bits (Clock source selection)
  - T16\_nCLK.CLKDIV[3:0] bits (Clock division ratio selection = Clock frequency setting)

## 11.3.2 Clock Supply in SLEEP Mode

When using T16 during SLEEP mode, the T16 operating clock CLK\_T16\_*n* must be configured so that it will keep supplying by writing 0 to the CLGOSC\_*xxxx*SLPC bit for the CLK\_T16\_*n* clock source.

If the CLGOSC.xxxxSLPC bit for the CLK\_T16\_n clock source is 1, the CLK\_T16\_n clock source is deactivated during SLEEP mode and T16 stops with the register settings and counter value maintained at those before entering SLEEP mode. After the CPU returns to normal mode, CLK\_T16\_n is supplied and the T16 operation resumes.


## 11.3.3 Clock Supply in DEBUG Mode

The CLK\_T16\_*n* supply during DEBUG mode should be controlled using the T16\_*n*CLK.DBRUN bit.

The CLK\_T16\_n supply to T16 Ch.n is suspended when the CPU enters DEBUG mode if the T16\_nCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK\_T16\_n supply resumes. Although T16 Ch.n stops operating when the CLK\_T16\_n supply is suspended, the counter and registers retain the status before DEBUG mode was entered. If the T16\_nCLK.DBRUN bit = 1, the CLK\_T16\_n supply is not suspended and T16 Ch.n will keep operating in DEBUG mode.

## 11.3.4 Event Counter Clock

The channel that supports the event counter function counts down at the rising edge of the EXCL*m* pin input signal when the  $T16_nCLK.CLKSRC[1:0]$  bits are set to 0x3.



Note that the EXOSC clock is selected for the channel that does not support the event counter function.

# 11.4 Operations

## 11.4.1 Initialization

T16 Ch.n should be initialized and started counting with the procedure shown below.

- 1. Configure the T16 Ch.n operating clock (see "T16 Operating Clock").
- 2. Set the T16\_nCTL.MODEN bit to 1. (Enable count operation clock)
- 3. Set the T16\_*n*MOD.TRMD bit. (Select operation mode (Repeat mode or One-shot mode))

Seiko Epson Corporation

- 4. Set the T16\_*n*TR register. (Set reload data (counter preset data))
- 5. Set the following bits when using the interrupt:
  - Write 1 to the T16\_*n*INTF.UFIF bit. (Clear interrupt flag)
  - Set the T16\_*n*INTE.UFIE bit to 1. (Enable underflow interrupt)

- 6. Set the following T16\_*n*CTL register bits:
  - Set the T16\_nCTL.PRESET bit to 1. (Preset reload data to counter)
  - Set the T16\_*n*CTL.PRUN bit to 1. (Start counting)

## 11.4.2 Counter Underflow

Normally, the T16 counter starts counting down from the reload data value preset and generates an underflow signal when an underflow occurs. This signal is used to generate an interrupt and may be output to a specific peripheral circuit as a clock (T16 Ch.*n* must be set to repeat mode to generate a clock). The underflow cycle is determined by the T16 Ch.*n* operating clock setting and reload data (counter initial value) set in the T16\_*n*TR register. The following shows the equations to calculate the underflow cycle and frequency:

$$T = \frac{TR + 1}{f_{CLK\_T16\_n}} \qquad \qquad f_{T} = \frac{f_{CLK\_T16\_n}}{TR + 1} \qquad (Eq. 11.1)$$

Where


T:Underflow cycle [s]fr:Underflow frequency [Hz]TR:T16\_nTR register setting

fclk\_T16\_n: T16 Ch.n operating clock frequency [Hz]

## 11.4.3 Operations in Repeat Mode

T16 Ch.n enters repeat mode by setting the T16\_nMOD.TRMD bit to 0.


In repeat mode, the count operation starts by writing 1 to the T16\_nCTL.PRUN bit and continues until 0 is written. A counter underflow presets the T16\_nTR register value to the counter, so underflow occurs periodically. Select this mode to generate periodic underflow interrupts or when using the timer to output a trigger/clock to the peripheral circuit.



## 11.4.4 Operations in One-shot Mode

T16 Ch.n enters one-shot mode by setting the T16\_nMOD.TRMD bit to 1.

In one-shot mode, the count operation starts by writing 1 to the T16\_*n*CTL.PRUN bit and stops after the T16\_*n*TR register value is preset to the counter when an underflow has occurred. At the same time the counter stops, the T16\_*n*CTL.PRUN bit is cleared automatically. Select this mode to stop the counter after an interrupt has occurred once, such as for checking a specific lapse of time.



## 11.4.5 Counter Value Read

The counter value can be read out from the  $T16_nTC.TC[15:0]$  bits. However, since T16 operates on CLK\_T16\_n, one of the operations shown below is required to read correctly by the CPU.

- Read the counter value twice or more and check to see if the same value is read.
- Stop the timer and then read the counter value.

## 11.5 Interrupt

Each T16 channel has a function to generate the interrupt shown in Table 11.5.1.

Table 11.5.1 T16 Interrupt Function

Interrupt	Interrupt flag	Set condition	Clear condition
Underflow	T16_nINTF.UFIF	When the counter underflows	Writing 1

T16 provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

# **11.6 Control Registers**

## T16 Ch.n Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16_nCLK	15–9	-	0x00	-	R	_
	8	DBRUN	0	H0	R/W	
	7–4	CLKDIV[3:0]	0x0	HO	R/W	
	3–2	-	0x0	-	R	
	1–0	CLKSRC[1:0]	0x0	H0	R/W	

#### Bits 15–9 Reserved

#### Bit 8 DBRUN

This bit sets whether the T16 Ch.*n* operating clock is supplied in DEBUG mode or not. 1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode

#### Bits 7–4 CLKDIV[3:0]

These bits select the division ratio of the T16 Ch.n operating clock (counter clock).

#### Bits 3–2 Reserved

## Bits 1–0 CLKSRC[1:0]

These bits select the clock source of T16 Ch.n.

T16 nCLK.		T16_nCLK.CL	KSRC[1:0] bits		
CLKDIV[3:0] bits	0x0	0x1	0x2	0x3	
CLKDIV[3:0] bits	IOSC	OSC1	OSC3	EXOSC/EXCLm	
0xf	1/32,768	1/1	1/32,768	1/1	
0xe	1/16,384		1/16,384		
0xd	1/8,192		1/8,192		
0xc	1/4,096		1/4,096		
0xb	1/2,048		1/2,048		
0xa	1/1,024		1/1,024		
0x9	1/512		1/512		
0x8	1/256	1/256	1/256		
0x7	1/128	1/128	1/128		
0x6	1/64	1/64	1/64		
0x5	1/32	1/32	1/32		
0x4	1/16	1/16	1/16		
0x3	1/8	1/8	1/8		
0x2	1/4	1/4	1/4		
0x1	1/2	1/2	1/2		
0x0	1/1	1/1	1/1		

Table 11.6.1 Clock Source and Division Ratio Settings

(Note 1) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

(Note 2) When the T16\_nCLK.CLKSRC[1:0] bits are set to 0x3, EXCL*m* is selected for the channel with an event counter function or EXOSC is selected for other channels.

## T16 Ch.n Mode Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16_ <i>n</i> MOD	15–8	-	0x00	-	R	-
	7–1	-	0x00	-	R	
	0	TRMD	0	H0	R/W	

#### Bits 15–1 Reserved

#### Bit 0 TRMD

This bit selects the T16 operation mode.

1 (R/W): One-shot mode O(R/W): Denset we de

0 (R/W): Repeat mode

For detailed information on the operation mode, refer to "Operations in One-shot Mode" and "Operations in Repeat Mode."

## T16 Ch.n Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16_nCTL	15–9	_	0x00	-	R	-
	8	PRUN	0	HO	R/W	
	7–2	-	0x00	-	R	
	1	PRESET	0	H0	R/W	
	0	MODEN	0	H0	R/W	

#### Bits 15–9 Reserved

#### Bit 8 PRUN

This bit starts/stops the timer.

- 1 (W): Start timer
- 0 (W): Stop timer
- 1 (R): Timer is running
- 0 (R): Timer is idle

By writing 1 to this bit, the timer starts count operations. However, the T16\_*n*CTL.MODEN bit must be set to 1 in conjunction with this bit or it must be set in advance. While the timer is running, writing 0 to this bit stops count operations. When the counter stops due to a counter underflow in one-shot mode, this bit is automatically cleared to 0.

#### Bits 7–2 Reserved

#### Bit 1 PRESET

This bit presets the reload data stored in the T16\_nTR register to the counter.

- 1 (W): Preset
- 0 (W): Ineffective
- 1 (R): Presetting in progress
- 0 (R): Presetting finished or normal operation

By writing 1 to this bit, the timer presets the T16\_*n*TR register value to the counter. However, the T16\_*n*CTL.MODEN bit must be set to 1 in conjunction with this bit or it must be set in advance. This bit retains 1 during presetting and is automatically cleared to 0 after presetting has finished.

#### Bit 0 MODEN

This bit enables the T16 Ch.*n* operations.

1 (R/W): Enable (Start supplying operating clock)

0 (R/W): Disable (Stop supplying operating clock)

## T16 Ch.n Reload Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16_ <i>n</i> TR	15–0	TR[15:0]	0xffff	HO	R/W	-

#### Bits 15-0 TR[15:0]

These bits are used to set the initial value to be preset to the counter.

The value set to this register will be preset to the counter when 1 is written to the T16\_nCTL.PRESET bit or when the counter underflows.

- **Notes:** The T16\_*n*TR register cannot be altered while the timer is running (T16\_*n*CTL.PRUN bit = 1), as an incorrect initial value may be preset to the counter.
  - When one-shot mode is set, the T16\_nTR.TR[15:0] bits should be set to a value equal to or greater than 0x0001.

## T16 Ch.n Counter Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16_ <i>n</i> TC	15–0	TC[15:0]	0xffff	HO	R	_

#### Bits 15-0 TC[15:0]

The current counter value can be read out from these bits.

## T16 Ch.n Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16_nINTF	15–8	-	0x00	-	R	_
	7–1	-	0x00	-	R	
	0	UFIF	0	H0	R/W	Cleared by writing 1.

#### Bits 15–1 Reserved

#### Bit 0 UFIF

This bit indicates the T16 Ch.n underflow interrupt cause occurrence status.

1 (R): Cause of interrupt occurred

- 0 (R): No cause of interrupt occurred
- 1 (W): Clear flag
- 0 (W): Ineffective

## T16 Ch.n Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
Hogiotor Hamo	Dic	Bit flamo	initial	110001		Hemanie
T16_ <i>n</i> INTE	15–8	-	0x00	-	R	-
	7–1	-	0x00	-	R	
	0	UFIE	0	H0	R/W	

## Bits 15–1 Reserved

#### Bit 0 UFIE

This bit enables T16 Ch.n underflow interrupts.

1 (R/W): Enable interrupts

0 (R/W): Disable interrupts

**Note**: To prevent generating unnecessary interrupts, the corresponding interrupt flag should be cleared before enabling interrupts.

# 12 UART (UART3)

# 12.1 Overview

The UART3 is an asynchronous serial interface. The features of the UART3 are listed below.

- Includes a baud rate generator for generating the transfer clock.
- Supports 7- and 8-bit data length (LSB first).
- Odd parity, even parity, or non-parity mode is selectable.
- The start bit length is fixed at 1 bit.
- The stop bit length is selectable from 1 bit and 2 bits.
- Supports full-duplex communications.
- Includes a 2-byte receive data buffer and a 1-byte transmit data buffer.
- Includes an RZI modulator/demodulator circuit to support IrDA 1.0-compatible infrared communications.
- Can detect parity error, framing error, and overrun error.
- Can generate receive buffer full (1 byte/2 bytes), transmit buffer empty, end of transmission, parity error, framing error, and overrun error interrupts.
- Input pin can be pulled up with an internal resistor.
- The output pin is configurable as an open-drain output.
- Provides the carrier modulation output function.

Figure 12.1.1 shows the UART3 configuration.

#### Table 12.1.1 UART3 Channel Configuration of S1C17M20/M21/M22/M23/M24/M25






Figure 12.1.1 UART3 Configuration

# **12.2 Input/Output Pins and External Connections**

## 12.2.1 List of Input/Output Pins

Table 12.2.1.1 lists the UART3 pins.

Table 12.2.1.1 List of UART3 Pins						
Pin name	I/O*	Initial status*	Function			
USINn	I	I (Hi-Z)	UART3 Ch.n data input pin			
USOUT <i>n</i>	0	O (High)	UART3 Ch. <i>n</i> data output pin			
	·					

\* Indicates the status when the pin is configured for the UART3.

If the port is shared with the UART3 pin and other functions, the UART3 input/output function must be assigned to the port before activating the UART3. For more information, refer to the "I/O Ports" chapter.

## **12.2.2 External Connections**

Figure 12.2.2.1 shows a connection diagram between the UART3 in this IC and an external UART device.




Figure 12.2.2.1 Connections between UART3 and an External UART Device

## 12.2.3 Input Pin Pull-Up Function

The UART3 includes a pull-up resistor for the USIN*n* pin. Setting the UA*n*MOD.PUEN bit to 1 enables the resistor to pull up the USIN*n* pin.

## 12.2.4 Output Pin Open-Drain Output Function

The USOUTn pin supports the open-drain output function. Default configuration is a push-pull output and it is switched to an open-drain output by setting the UAnMOD.OUTMD bit to 1.

## 12.2.5 Input/Output Signal Inverting Function

The UART3 can invert the signal polarities of the USINn pin input and the USOUTn pin output by setting the UAnMOD.INVRX bit and the UAnMOD.INVTX bit, respectively, to 1.

**Note**: Unless otherwise specified, this chapter shows input/output signals with non-inverted waveforms (UAnMOD.INVRX bit = 0, UAnMOD.INVTX bit =0).

# 12.3 Clock Settings

## 12.3.1 UART3 Operating Clock

When using the UART3 Ch.*n*, the UART3 Ch.*n* operating clock CLK\_UART3\_*n* must be supplied to the UART3 Ch.*n* from the clock generator. The CLK\_UART3\_*n* supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following UAnCLK register bits:
  - UAnCLK.CLKSRC[1:0] bits (Clock source selection)
  - UAnCLK.CLKDIV[1:0] bits (Clock division ratio selection = Clock frequency setting)

The UART3 operating clock should be selected so that the baud rate generator will be configured easily.

## 12.3.2 Clock Supply in SLEEP Mode

When using the UART3 during SLEEP mode, the UART3 operating clock CLK\_UART3\_*n* must be configured so that it will keep supplying by writing 0 to the CLGOSC\_*xxxx*SLPC bit for the CLK\_UART3\_*n* clock source.

## 12.3.3 Clock Supply in DEBUG Mode

The CLK\_UART3\_n supply during DEBUG mode should be controlled using the UAnCLK.DBRUN bit.

The CLK\_UART3\_*n* supply to the UART3 Ch.*n* is suspended when the CPU enters DEBUG mode if the UA*n*-CLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK\_UART3\_*n* supply resumes. Although the UART3 Ch.*n* stops operating when the CLK\_UART3\_*n* supply is suspended, the output pin and registers retain the status before DEBUG mode was entered. If the UA*n*CLK.DBRUN bit = 1, the CLK\_UART3\_*n* supply is not suspended and the UART3 Ch.*n* will keep operating in DEBUG mode.

## 12.3.4 Baud Rate Generator

The UART3 includes a baud rate generator to generate the transfer (sampling) clock. The transfer rate is determined by the UAnMOD.BRDIV, UAnBR.BRT[7:0], and UAnBR.FMD[3:0] bit settings. Use the following equations to calculate the setting values for obtaining the desired transfer rate.

$bps = \frac{CLK\_UA}{\frac{BRT + 1}{BRDIV} + 1}$	
Where	
bps:	Transfer rate [bit/s]
CLK_UART3	: UART3 operating clock frequency [Hz]
BRDIV:	Baud rate division ratio $(1/16 \text{ or } 1/4) *$ Selected by the UAnMOD.BRDIV bit
BRT:	UAnBR.BRT[7:0] setting value (0 to 255)
FMD:	UAnBR.FMD[3:0] setting value (0 to 15)

For the transfer rate range configurable in the UART3, refer to "UART Characteristics, Transfer baud rates UBRT1 and UBRT2" in the "Electrical Characteristics" chapter.

# 12.4 Data Format

The UART3 allows setting of the data length, stop bit length, and parity function. The start bit length is fixed at one bit.

## Data length

With the UAnMOD.CHLN bit, the data length can be set to seven bits (UAnMOD.CHLN bit = 0) or eight bits (UAnMOD.CHLN bit = 1).

#### Stop bit length

With the UA*n*MOD.STPB bit, the stop bit length can be set to one bit (UA*n*MOD.STPB bit = 0) or two bits (UA*n*MOD.STPB bit = 1).

#### **Parity function**

The parity function is configured using the UAnMOD.PREN and UAnMOD.PRMD bits.

Table 12.4.1 Parity Function Setting

	,	0
UAnMOD.PREN bit	UAnMOD.PRMD bit	Parity function
1	1	Odd parity
1	0	Even parity
0	*	Non parity

UA	MOD regis	ter	
CHLN bit	STPB bit	PREN bit	
0	0	0	<u>st ( D0 ( D1 ( D2 ( D3 ( D4 ( D5 ( D6 )</u> sp )
0	0	1	<u>st</u> (D0)(D1)(D2)(D3)(D4)(D5)(D6)(p)(sp)
0	1	0	st ( D0 ) D1 ) D2 ) D3 ) D4 ) D5 ) D6 ) sp sp
0	1	1	<u>st ( D0 ) D1 ( D2 ) D3 ) D4 ( D5 ) D6 ( p ) sp sp </u>
1	0	0	<u>st</u> (D0 ) D1 ) D2 ) D3 ) D4 ) D5 ) D6 ) D7 ) sp
1	0	1	<u>st</u> (D0 ) D1 ) D2 ) D3 ) D4 ) D5 ) D6 ) D7 ) p ) sp
1	1	0	<u>st ( D0 ) D1 ( D2 ) D3 ) D4 ) D5 ( D6 ) D7 ) sp sp </u>
1	1	1	<u>st ( D0 ) D1 ( D2 ) D3 ) D4 ) D5 ( D6 ) D7 ( p ) sp sp </u>
			st: start bit, sp: stop bit, p: parity bit
			Figure 12.4.1 Data Format

# 12.5 Operations

## 12.5.1 Initialization

The UART3 Ch.n should be initialized with the procedure shown below.

- 1. Assign the UART3 Ch.n input/output function to the ports. (Refer to the "I/O Ports" chapter.)
- 2. Set the UAnCLK.CLKSRC[1:0] and UAnCLK.CLKDIV[1:0] bits. (Configure operating clock)
- 3. Configure the following UAnMOD register bits:
  - UAnMOD.BRDIV bit (Select baud rate division ratio (1/16 or 1/4))
  - UAnMOD.INVRX bit (Enable/disable USIN*n* input signal inversion)
  - UAnMOD.INVTX bit (Enable/disable USOUTn output signal inversion)
  - UAnMOD.PUEN bit (Enable/disable USINn pin pull-up)
  - UAnMOD.OUTMD bit (Enable/disable USOUTn pin open-drain output)
  - UAnMOD.IRMD bit (Enable/disable IrDA interface)
  - UAnMOD.CHLN bit (Set data length (7 or 8 bits))
  - UAnMOD.PREN bit (Enable/disable parity function)
  - UAnMOD.PRMD bit (Select parity mode (even or odd))
  - UAnMOD.STPB bit (Set stop bit length (1 or 2 bits))
  - UAnMOD.CAREN bit (Enable/disable carrier modulation function)
  - UAnMOD.PECAR bit (Select carrier modulation period (H data period/L data period))

4.	Set the UA <i>n</i> BR.BRT[7:0] and UA <i>n</i> BR.FMD[3:0] bits.	(Set transfer rate)
5.	Set the UAnCAWF.CRPER[7:0] bits.	(Set carrier cycle)
6.	<ul><li>Set the following UAnCTL register bits:</li><li>Set the UAnCTL.SFTRST bit to 1.</li><li>Set the UAnCTL.MODEN bit to 1.</li></ul>	(Execute software reset) (Enable UART3 Ch. <i>n</i> operations)
7.	<ul> <li>Set the following bits when using the interrupt:</li> <li>Write 1 to the interrupt flags in the UAnINTF register.</li> <li>Set the interrupt enable bits in the UAnINTE register to 1.*</li> </ul>	(Clear interrupt flags) (Enable interrupts)

\* The initial value of the UA*n*INTF.TBEIF bit is 1, therefore, an interrupt will occur immediately after the UA*n*INTE.TBEIE bit is set to 1.

## 12.5.2 Data Transmission

A data sending procedure and the UART3 Ch.*n* operations are shown below. Figures 12.5.2.1 and 12.5.2.2 show a timing chart and a flowchart, respectively.

#### Data sending procedure

- 1. Check to see if the UAnINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 2. Write transmit data to the UAnTXD register.
- 3. Wait for a UART3 interrupt when using the interrupt.
- 4. Repeat Steps 1 to 3 (or 1 and 2) until the end of transmit data.

#### **UART3** data sending operations

The UART3 Ch.n starts data sending operations when transmit data is written to the UAnTXD register.

The transmit data in the UAnTXD register is automatically transferred to the shift register and the UAnINTF. TBEIF bit is set to 1 (transmit buffer empty).

The USOUTn pin outputs a start bit and the UAnINTF.TBSY bit is set to 1 (transmit busy). The shift register data bits are then output successively from the LSB. Following output of MSB, the parity bit (if parity is enabled) and the stop bit are output.

Even if transmit data is being output from the USOUTn pin, the next transmit data can be written to the UAnTXD register after making sure the UAnINTF.TBEIF bit is set to 1.

If no transmit data remains in the UAnTXD register after the stop bit has been output from the USOUTn pin, the UAnINTF.TBSY bit is cleared to 0 and the UAnINTF.TENDIF bit is set to 1 (transmission completed).




Figure 12.5.2.2 Data Transmission Flowchart

## 12.5.3 Data Reception

A data receiving procedure and the UART3 Ch.*n* operations are shown below. Figures 12.5.3.1 and 12.5.3.2 show a timing chart and flowcharts, respectively.

### Data receiving procedure (read by one byte)

- 1. Wait for a UART3 interrupt when using the interrupt.
- 2. Check to see if the UAnINTF.RB1FIF bit is set to 1 (receive buffer one byte full).
- 3. Read the received data from the UAnRXD register.
- 4. Repeat Steps 1 to 3 (or 2 and 3) until the end of data reception.

### Data receiving procedure (read by two bytes)

- 1. Wait for a UART3 interrupt when using the interrupt.
- 2. Check to see if the UAnINTF.RB2FIF bit is set to 1 (receive buffer two bytes full).
- 3. Read the received data from the UAnRXD register twice.
- 4. Repeat Steps 1 to 3 (or 2 and 3) until the end of data reception.


### **UART3** data receiving operations

The UART3 Ch.n starts data receiving operations when a start bit is input to the USINn pin.

After the receive circuit has detected a low level as a start bit, it starts sampling the following data bits and loads the received data into the receive shift register. The UA*n*INTF.RBSY bit is set to 1 when the start bit is detected.

The UA*n*INTF.RBSY bit is cleared to 0 and the receive shift register data is transferred to the receive data buffer at the stop bit receive timing.

The receive data buffer consists of a 2-byte FIFO and receives data until it becomes full. When the receive data buffer receives the first data, it sets the UAnINTF.RB1FIF bit to 1 (receive buffer one byte full). If the second data is received without reading the first data, the UAnINTF.RB2FIF bit is set to 1 (receive buffer two bytes full).



(st: start bit, sp: stop bit, p: parity bit)

Figure 12.5.3.1 Example of Data Receiving Operations




Figure 12.5.3.2 Data Reception Flowcharts
Seiko Epson Corporation

## 12.5.4 IrDA Interface

This UART3 includes an RZI modulator/demodulator circuit enabling implementation of IrDA 1.0-compatible infrared communication function simply by adding simple external circuits.

Set the UAnMOD.IRMD bit to 1 to use the IrDA interface.

Data transfer control is identical to that for normal interface even if the IrDA interface function is enabled.




Figure 12.5.4.1 Example of Connections with an Infrared Communication Module

The transmit data output from the UART3 Ch.n transmit shift register is output from the USOUT*n* pin after the low pulse width is converted into 3/16 by the RZI modulator in SIR method.




Figure 12.5.4.2 IrDA Transmission Signal Waveform

The received IrDA signal is input to the RZI demodulator and the low pulse width is converted into the normal width before input to the receive shift register.



Notes: • Set the baud rate division ratio to 1/16 when using the IrDA interface function.

• The low pulse width (T2) of the IrDA signal input must be CLK\_UART3 × 3 cycles or longer.

## 12.5.5 Carrier Modulation

The UART3 has a carrier modulation function.

Writing 1 to the UAnMOD.CAREN bit enables the carrier modulation function allowing carrier modulation waveforms to be output according to the UAnMOD.PECAR bit setting. Data transmit control is identical to that for normal interface even in this case.




Figure 12.5.5.1 Carrier Modulation Waveform (UAnMOD.CHLN = 1, UAnMOD.STPB = 0, UAnMOD.PREN = 1)

The carrier modulation output frequency is determined by the UAnCAWF.CRPER[7:0] bit settings. Use the following equations to calculate the setting values for obtaining the desired frequency.

Carrier modulation output frequency =  $\frac{\text{CLK}\_\text{UART3}}{(\text{CRPER} + 1) \times 2}$  [Hz] (Eq. 12.2) Where CLK\_UART3: UART3 operating clock frequency [Hz] CRPER: UAnCAWF.CRPER[7:0] setting value (0 to 255) **2.6 Beceive Errore** 

## 12.6 Receive Errors

Three different receive errors, framing error, parity error, and overrun error, may be detected while receiving data. Since receive errors are interrupt causes, they can be processed by generating interrupts.

## 12.6.1 Framing Error

The UART3 determines loss of sync if a stop bit is not detected (when the stop bit is received as 0) and assumes that a framing error has occurred. The received data that encountered an error is still transferred to the receive data buffer and the UAnINTF.FEIF bit (framing error interrupt flag) is set to 1 when the data becomes ready to read from the UAnRXD register.

Note: Framing error/parity error interrupt flag set timings

These interrupt flags will be set after the data that encountered an error is transferred to the receive data buffer. Note, however, that the set timing depends on the buffer status at that point.

- When the receive data buffer is empty The interrupt flag will be set when the data that encountered an error is transferred to the receive data buffer.
- When the receive data buffer has a one-byte free space The interrupt flag will be set when the first data byte already loaded is read out after the data that encountered an error is transferred to the second byte entry of the receive data buffer.

## 12.6.2 Parity Error

If the parity function is enabled, a parity check is performed when data is received. The UART3 checks matching between the data received in the shift register and its parity bit, and issues a parity error if the result is a non-match. The received data that encountered an error is still transferred to the receive data buffer and the UAnINTF.PEIF bit (parity error interrupt flag) is set to 1 when the data becomes ready to read from the UAnRXD register (see the Note on framing error).

## 12.6.3 Overrun Error

If the receive data buffer is still full (two bytes of received data have not been read) when a data reception to the shift register has completed, an overrun error occurs as the data cannot be transferred to the receive data buffer. When an overrun error occurs, the UA*n*INTF.OEIF bit (overrun error interrupt flag) is set to 1.

# 12.7 Interrupts

The UART3 has a function to generate the interrupts shown in Table 12.7.1.

	Table 12	.7.1 UART3 Interrupt Function	
Interrupt	Interrupt flag	Set condition	Clear condition
End of transmission	UAnINTF.TENDIF	When the UAnINTF.TBEIF bit = 1 after the stop bit has been sent	Writing 1 or software reset
Framing error	UAnINTF.FEIF	Refer to the "Receive Errors."	Writing 1, reading received data that encountered an error, or software reset
Parity error	UAnINTF.PEIF	Refer to the "Receive Errors."	Writing 1, reading received data that encountered an error, or software reset
Overrun error	UAnINTF.OEIF	Refer to the "Receive Errors."	Writing 1 or software reset
Receive buffer two bytes full	UAnINTF.RB2FIF	When the second received data byte is loaded to the receive data buffer in which the first byte is already received	J J J J J J J J J J J J J J J J J J J
Receive buffer one byte full	UAnINTF.RB1FIF	When the first received data byte is load- ed to the emptied receive data buffer	Reading data to empty the receive data buffer or software reset
Transmit buffer empty	UAnINTF.TBEIF	When transmit data written to the trans- mit data buffer is transferred to the shift register	0

The UART3 provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

# **12.8 Control Registers**

## UART3 Ch.n Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnCLK	15–9	-	0x00	-	R	_
	8	DBRUN	0	H0	R/W	
	7–6	-	0x0	-	R	
	5–4	CLKDIV[1:0]	0x0	H0	R/W	
	3–2	-	0x0	-	R	
	1–0	CLKSRC[1:0]	0x0	H0	R/W	

## Bits 15–9 Reserved

#### Bit 8 DBRUN

This bit sets whether the UART3 operating clock is supplied in DEBUG mode or not. 1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode

#### Bits 7–6 Reserved

#### Bits 5–4 CLKDIV[1:0]

These bits select the division ratio of the UART3 operating clock.

Bits 3–2 Reserved

#### Bits 1-0 CLKSRC[1:0]

These bits select the clock source of the UART3.

Table 12.8.1 Clo	ck Source and	Division Rat	io Settinas
------------------	---------------	--------------	-------------

UAnCLK.		UAnCLK.CLKSRC[1:0] bits							
	0x0	0x1	0x2	0x3					
CLKDIV[1:0] bits	IOSC	OSC1	OSC3	EXOSC					
0x3	1/8	1/1	1/8	1/1					
0x2	1/4		1/4						
0x1	1/2		1/2						
0x0	1/1		1/1						

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

Note: The UAnCLK register settings can be altered only when the UAnCTL.MODEN bit = 0.

### UART3 Ch.n Mode Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnMOD	15–13	-	0x0	_	R	_
	12	PECAR	0	HO	R/W	
	11	CAREN	0	H0	R/W	
	10	BRDIV	0	H0	R/W	
	9	INVRX	0	H0	R/W	
	8	INVTX	0	H0	R/W	
	7	-	0	-	R	
	6	PUEN	0	H0	R/W	
	5	OUTMD	0	HO	R/W	
	4	IRMD	0	H0	R/W	
	3	CHLN	0	H0	R/W	
	2	PREN	0	HO	R/W	
	1	PRMD	0	HO	R/W	
	0	STPB	0	H0	R/W	

#### Bits 15–13 Reserved

#### Bit 12 PECAR

This bit selects the carrier modulation period.

- 1 (R/W): Carrier modulation during H data period
- 0 (R/W): Carrier modulation during L data period

#### Bit 11 CAREN

- This bit enables the carrier modulation function.
- 1 (R/W): Enable carrier modulation function
- 0 (R/W): Disable carrier modulation function

#### Bit 10 BRDIV

This bit sets the UART3 operating clock division ratio for generating the transfer (sampling) clock using the baud rate generator.

1 (R/W): 1/4

0 (R/W): 1/16

#### Bit 9 INVRX

This bit enables the USIN*n* input inverting function.

- 1 (R/W): Enable input inverting function
- 0 (R/W): Disable input inverting function

#### Bit 8 INVTX

This bit enables the USOUT*n* output inverting function.

- 1 (R/W): Enable output inverting function
- 0 (R/W): Disable output inverting function
- Bit 7 Reserved

Bit 6	<b>PUEN</b> This bit enables pull-up of the USIN <i>n</i> pin. 1 (R/W): Enable pull-up 0 (R/W): Disable pull-up
Bit 5	<ul> <li>OUTMD</li> <li>This bit sets the USOUT<i>n</i> pin output mode.</li> <li>1 (R/W): Open-drain output</li> <li>0 (R/W): Push-pull output</li> </ul>
Bit 4	<ul><li>IRMD</li><li>This bit enables the IrDA interface function.</li><li>1 (R/W): Enable IrDA interface function</li><li>0 (R/W): Disable IrDA interface function</li></ul>
Bit 3	CHLN This bit sets the data length. 1 (R/W): 8 bits 0 (R/W): 7 bits
Bit 2	<ul><li>PREN</li><li>This bit enables the parity function.</li><li>1 (R/W): Enable parity function</li><li>0 (R/W): Disable parity function</li></ul>
Bit 1	<b>PRMD</b> This bit selects either odd parity or even parity when using the parity function. 1 (R/W): Odd parity 0 (R/W): Even parity
Bit 0	<b>STPB</b> This bit sets the stop bit length. 1 (R/W): 2 bits 0 (R/W): 1 bit
Notes:	<ul> <li>The UAnMOD register settings can be altered only when the UAnCTL.MODEN bit = 0.</li> <li>Do not set both the UAnMOD.IRMD and UAnMOD.CAREN bits simultaneously.</li> </ul>

## UART3 Ch.n Baud-Rate Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnBR	15–12	-	0x0	-	R	-
	11–8	FMD[3:0]	0x0	H0	R/W	
	7–0	BRT[7:0]	0x00	H0	R/W	

## Bits 15–12 Reserved

Bits 11-8 FMD[3:0]

Bits 7–0 BRT[7:0]

These bits set the UART3 transfer rate. For more information, refer to "Baud Rate Generator."

- **Notes**: The UAnBR register settings can be altered only when the UAnCTL.MODEN bit = 0.
  - Do not set the UAnBR.FMD[3:0] bits to a value other than 0 to 3 when the UAnMOD.BRDIV bit = 1.

## UART3 Ch.n Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnCTL	15–8	-	0x00	-	R	-
	7–2	-	0x00	-	R	
	1	SFTRST	0	H0	R/W	
	0	MODEN	0	H0	R/W	

#### Bits 15–2 Reserved

#### Bit 1 SFTRST

This bit issues software reset to the UART3.

1 (W): Issue software reset

0 (W): Ineffective

1 (R): Software reset is executing.

0 (R): Software reset has finished. (During normal operation)

Setting this bit resets the UART3 transmit/receive control circuit and interrupt flags. This bit is automatically cleared after the reset processing has finished.

#### Bit 0 MODEN

This bit enables the UART3 operations.

- 1 (R/W): Enable UART3 operations (The operating clock is supplied.)
- 0 (R/W): Disable UART3 operations (The operating clock is stopped.)
- **Note**: If the UAnCTL.MODEN bit is altered from 1 to 0 while sending/receiving data, the data being sent/received cannot be guaranteed. When setting the UAnCTL.MODEN bit to 1 again after that, be sure to write 1 to the UAnCTL.SFTRST bit as well.

## UART3 Ch.n Transmit Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnTXD	15–8	-	0x00	_	R	-
	7–0	TXD[7:0]	0x00	H0	R/W	

#### Bits 15–8 Reserved

#### Bits 7–0 TXD[7:0]

Data can be written to the transmit data buffer through these bits. Make sure the UAnINTF.TBEIF bit is set to 1 before writing data.

## UART3 Ch.n Receive Data Register

		J				
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnRXD	15–8	_	0x00	-	R	-
	7–0	RXD[7:0]	0x00	H0	R	

#### Bits 15–8 Reserved

#### Bits 7-0 RXD[7:0]

The receive data buffer can be read through these bits. The receive data buffer consists of a 2-byte FIFO, and older received data is read first.

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnINTF	15–10	-	0x00	-	R	-
	9	RBSY	0	H0/S0	R	
	8	TBSY	0	H0/S0	R	
	7	-	0	-	R	
	6	TENDIF	0	H0/S0	R/W	Cleared by writing 1.
	5	FEIF	0	H0/S0	R/W	Cleared by writing 1 or reading the
	4	PEIF	0	H0/S0	R/W	UAnRXD register.
	3	OEIF	0	H0/S0	R/W	Cleared by writing 1.
	2	RB2FIF	0	H0/S0	R	Cleared by reading the UAnRXD reg-
	1	RB1FIF	0	H0/S0	R	ister.
	0	TBEIF	1	H0/S0	R	Cleared by writing to the UAnTXD
						register.

## UART3 Ch.n Status and Interrupt Flag Register

### Bits 15–10 Reserved

#### Bit 9 RBSY

This bit indicates the receiving status. (See Figure 12.5.3.1.)

- 1 (R): During receiving
- 0 (R): Idle

#### Bit 8 TBSY

This bit indicates the sending status. (See Figure 12.5.2.1.)1 (R):During sending0 (R):Idle

#### Bit 7 Reserved

- Bit 6 TENDIF
- Bit 5 FEIF
- Bit 4 PEIF
- Bit 3 OEIF
- Bit 2 RB2FIF
- Bit 1 RB1FIF

## Bit 0 TBEIF

These bits indicate the UART3 interrupt cause occurrence status.

- 1 (R): Cause of interrupt occurred
- 0 (R): No cause of interrupt occurred
- 1 (W): Clear flag
- 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

UAnINTF.TENDIF bit:	End-of-transmission interrupt
UAnINTF.FEIF bit:	Framing error interrupt

- UAnINTF.PEIF bit: Parity error interrupt
- UAnINTF.OEIF bit: Overrun error interrupt
- UAnINTF.RB2FIF bit: Receive buffer two bytes full interrupt
- UAnINTF.RB1FIF bit: Receive buffer one byte full interrupt
- UAnINTF.TBEIF bit: Transmit buffer empty interrupt

## UART3 Ch.n Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnINTE	15–8	-	0x00	-	R	-
	7	-	0	-	R	
	6	TENDIE	0	H0	R/W	
	5	FEIE	0	H0	R/W	
	4	PEIE	0	H0	R/W	
	3	OEIE	0	H0	R/W	
	2	RB2FIE	0	H0	R/W	
	1	RB1FIE	0	H0	R/W	
	0	TBEIE	0	H0	R/W	

### Bits 15–7 Reserved

Bit	6	TENDIE

EIE

- Bit 4 PEIE
- Bit 3 OEIE
- Bit 2 RB2FIE
- Bit 1 RB1FIE

#### Bit 0 TBEIE

These bits enable UART3 interrupts.

1 (R/W): Enable interrupts

0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

UAnINTE.TENDIE bit: End-of-transmission interrupt

UAnINTE.FEIE bit: Framing error interrupt

UAnINTE.PEIE bit: Parity error interrupt

UAnINTE.OEIE bit: Overrun error interrupt

UAnINTE.RB2FIE bit: Receive buffer two bytes full interrupt

UAnINTE.RB1FIE bit: Receive buffer one byte full interrupt

UAnINTE.TBEIE bit: Transmit buffer empty interrupt

## UART3 Ch.n Carrier Waveform Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnCAWF	15–8	-	0x00	-	R	-
	7–0	CRPER[7:0]	0x00	H0	R/W	

#### Bits 15–8 Reserved

#### Bits 7–0 CRPER[7:0]

These bits set the carrier modulation output frequency. For more information, refer to "Carrier Modulation."

# **13** Synchronous Serial Interface (SPIA)

# 13.1 Overview

SPIA is a synchronous serial interface. The features of SPIA are listed below.

- Supports both master and slave modes.
- Data length: 2 to 16 bits programmable
- Either MSB first or LSB first can be selected for the data format.
- Clock phase and polarity are configurable.
- Supports full-duplex communications.
- Includes separated transmit data buffer and receive data buffer registers.
- Can generate receive buffer full, transmit buffer empty, end of transmission, and overrun interrupts.
- Master mode allows use of a 16-bit timer to set baud rate.
- Slave mode is capable of being operated with the external input clock SPICLKn only.
- Slave mode is capable of being operated in SLEEP mode allowing wake-up by an SPIA interrupt.
- Input pins can be pulled up/down with an internal resistor.

Figure 13.1.1 shows the SPIA configuration.

```
Table 13.1.1 SPIA Channel Configuration of S1C17M20/M21/M22/M23/M24/M25
```

ltom	S1C17N	120/M23	S1C17M21/M24	C1C17M00/M05		
Item	24-pin package	32-pin package	5101710121/10124	S1C17M22/M25		
Number of channels	2 channels (Ch.0 and Ch.1)					
Internal clock input	Ch.0 ← 16-bit timer Ch.1					
		Ch.1 ← 16-b	oit timer Ch.2			




Figure 13.1.1 SPIA Configuration

# **13.2 Input/Output Pins and External Connections**

## 13.2.1 List of Input/Output Pins

Table 13.2.1.1 lists the SPIA pins.

Table 13.2.1.1 LISE OF SETA FITS							
Pin name I/O*		Initial status*	Function				
SDIn	I	I (Hi-Z)	SPIA Ch.n data input pin				
SDOn	O or Hi-Z	Hi-Z	SPIA Ch.n data output pin				
SPICLKn	l or O	I (Hi-Z)	SPIA Ch.n external clock input/output pin				
#SPISSn	1	I (Hi-Z)	SPIA Ch.n slave select signal input pin				

Table 13 2 1 1	List of SPIA Pins
10.2.1.1	

\* Indicates the status when the pin is configured for SPIA.

If the port is shared with the SPIA pin and other functions, the SPIA input/output function must be assigned to the port before activating SPIA. For more information, refer to the "I/O Ports" chapter.

## 13.2.2 External Connections

SPIA operates in master mode or slave mode. Figures 13.2.2.1 and 13.2.2.2 show connection diagrams between SPIA in each mode and external SPI devices.




Figure 13.2.2.2 Connections between SPIA in Slave Mode and External SPI Master Device

## 13.2.3 Pin Functions in Master Mode and Slave Mode

The pin functions are changed according to the master or slave mode selection. The differences in pin functions between the modes are shown in Table 13.2.3.1.

Pin	Function in master mode	Function in slave mode						
SDIn	Always placed into input state.							
SDOn	Always placed into output state.	This pin is placed into output state while a low level is applied to the #SPISS <i>n</i> pin or placed into Hi-Z state while a high level is applied to the #SPISS <i>n</i> pin.						
SPICLKn	Outputs the SPI clock to external devices. Output clock polarity and phase can be configured if necessary.	Inputs an external SPI clock. Clock polarity and phase can be designated accord- ing to the input clock.						
#SPISSn		Applying a low level to the #SPISS <i>n</i> pin enables SPIA to transmit/receive data. While a high level is applied to this pin, SPIA is not selected as a slave device. Data input to the SDI <i>n</i> pin and the clock input to the SPICLK <i>n</i> pin are ignored. When a high level is applied, the transmit/receive bit count is cleared to 0 and the already received bits are dis- carded.						

Table 13 2 3 1	Pin Function Differences between Modes
10010 10.2.0.1	

## 13.2.4 Input Pin Pull-Up/Pull-Down Function

The SPIA input pins (SDI*n* in master mode or SDI*n*, SPICLK*n*, and #SPISS*n* pins in slave mode) have a pull-up or pull-down function as shown in Table 13.2.4.1. This function is enabled by setting the SPI*n*MOD.PUEN bit to 1.

	•	•
Pin	Master mode	Slave mode
SDIn	Pull-up	Pull-up
SPICLKn	-	SPInMOD.CPOL bit = 1: Pull-up
		SPInMOD.CPOL bit = 0: Pull-down
#SPISSn	-	Pull-up

Table 13.2.4.1 Pull-Up or Pull-Down of Input Pins

# 13.3 Clock Settings

## 13.3.1 SPIA Operating Clock

## Operating clock in master mode

In master mode, the SPIA operating clock is supplied from the 16-bit timer. The following two options are provided for the clock configuration.

## Use the 16-bit timer operating clock without dividing

By setting the SPInMOD.NOCLKDIV bit to 1, the operating clock CLK\_T16\_m, which is configured by selecting a clock source and a division ratio, for the 16-bit timer channel corresponding to the SPIA channel is input to SPIA as CLK\_SPIAn. Since this clock is also used as the SPI clock SPICLKn without changing, the CLK\_SPIAn frequency becomes the baud rate.

To supply CLK\_SPIA*n* to SPIA, the 16-bit timer clock source must be enabled in the clock generator. It does not matter how the T16\_mCTL.MODEN and T16\_mCTL.PRUN bits of the corresponding 16-bit timer channel are set (1 or 0).

When setting this mode, the timer function of the corresponding 16-bit timer channel may be used for another purpose.

#### Use the 16-bit timer as a baud rate generator

By setting the SPInMOD.NOCLKDIV bit to 0, SPIA inputs the underflow signal generated by the corresponding 16-bit timer channel and converts it to the SPICLKn. The 16-bit timer must be run with an appropriate reload data set. The SPICLKn frequency (baud rate) and the 16-bit timer reload data are calculated by the equations shown below.

#### 13 SYNCHRONOUS SERIAL INTERFACE (SPIA)

 $f_{SPICLK} = \frac{f_{CLK\_SPIA}}{2 \times (RLD + 1)} \qquad RLD = \frac{f_{CLK\_SPIA}}{f_{SPICLK} \times 2} - 1 \qquad (Eq. 13.1)$ Where  $f_{SPICLK:} SPICLKn \text{ frequency [Hz] (= baud rate [bps])}$   $f_{CLK\_SPIA:} SPIA \text{ operating clock frequency [Hz]}$  RLD: 16-bit timer reload data value

For controlling the 16-bit timer, refer to the "16-bit Timers" chapter.

#### Operating clock in slave mode

SPIA set in slave mode operates with the clock supplied from the external SPI master to the SPICLK*n* pin. The 16-bit timer channel (including the clock source selector and the divider) corresponding to the SPIA channel is not used. Furthermore, the SPInMOD.NOCLKDIV bit setting becomes ineffective.

SPIA keeps operating using the clock supplied from the external SPI master even if all the internal clocks halt during SLEEP mode, so SPIA can receive data and can generate receive buffer full interrupts.

## 13.3.2 Clock Supply in DEBUG Mode

In master mode, the operating clock supply during DEBUG mode should be controlled using the T16\_mCLK.DB-RUN bit.

The CLK\_T16\_m supply to SPIA Ch.n is suspended when the CPU enters DEBUG mode if the T16\_mCLK.DB-RUN bit = 0. After the CPU returns to normal mode, the CLK\_T16\_m supply resumes. Although SPIA Ch.n stops operating when the CLK\_T16\_m supply is suspended, the output pins and registers retain the status before DEBUG mode was entered. If the T16\_mCLK.DBRUN bit = 1, the CLK\_T16\_m supply is not suspended and SPIA Ch.n will keep operating in DEBUG mode.

SPIA in slave mode operates with the external SPI master clock input from the SPICLK*n* pin regardless of whether the CPU is placed into DEBUG mode or normal mode.

## 13.3.3 SPI Clock (SPICLKn) Phase and Polarity

The SPICLK*n* phase and polarity can be configured separately using the SPI*n*MOD.CPHA bit and the SPI*n*MOD. CPOL bit, respectively. Figure 13.3.3.1 shows the clock waveform and data input/output timing in each setting.

SPI <i>n</i> MOD register CPOL bit CPHA bit		Cycle No.	1	2	3	4	5	6	7	8	
1	1	SPICLKn									
1	0	SPICLKn			$\frown$						
0	1	SPICLKn_									
0	0	SPICLKn_									
x	х	SDIn	MSB	(	(	X	X			LSB	
x	х	(Master mode) SDOn	MSB	(	(	χ	X			LSB	
x	1	(Slave mode) SDOn	MSB	(	(	X				LSB	
x	0	(Slave mode) SDOn	MSB		(	X	X			LSB	
			Writing data to the S	SPI <i>n</i> TXD reg	ister						



# 13.4 Data Format

The SPIA data length can be selected from 2 bits to 16 bits by setting the SPInMOD.CHLN[3:0] bits. The input/ output permutation is configurable to MSB first or LSB first using the SPInMOD.LSBFST bit. Figure 13.4.1 shows a data format example when the SPInMOD.CHLN[3:0] bits = 0x7, the SPInMOD.CPOL bit = 0 and the SPInMOD. CPHA bit = 0.

Cycle No.		1	2	3	4	5	6	7	8	
SPI <i>n</i> MOD. LSBFST bit	SPICLKn									
	SDOn	Dw7	Dw6	Dw5	Dw4	Dw3	Dw2	Dw1	Dw0	
0	SDIn	Dr7	Dr6	Dr5	Dr4	Dr3	Dr2	Dr1	Dr0	
1	∫ SDOn	) Dw0	Dw1	Dw2	Dw3	Dw4	Dw5	Dw6	Dw7	
	SDI <i>n</i>	Dr0	Dr1	Dr2	Dr3	Dr4	Dr5	Dr6	Dr7	
Writing Dw(7:0) to the SPInTXD register Loading Dr(7:0) to the SPInRXD register										

(SPInMOD.CHLN[3:0] bits = 0x7, SPInMOD.CPOL bit = 0, SPInMOD.CPHA bit = 0)

# 13.5 Operations

## 13.5.1 Initialization

SPIA Ch.n should be initialized with the procedure shown below.

- 1. <Master mode only> Generate a clock by controlling the 16-bit timer and supply it to SPIA Ch.n.
- 2. Configure the following SPInMOD register bits:
- SPInMOD.PUEN bit (Enable input pin pull-up/down)
  SPInMOD.NOCLKDIV bit (Select master mode operating clock)
  SPInMOD.LSBFST bit (Select MSB first/LSB first)
  SPInMOD.CPHA bit (Select clock phase)
  SPInMOD.CPOL bit (Select clock polarity)
  SPInMOD.MST bit (Select master/slave mode)

  3. Assign the SPIA Ch.n input/output function to the ports. (Refer to the "I/O Ports" chapter.)
  4. Set the following SPInCTL register bits:
- Set the SPInCTL.SFTRST bit to 1. (Execute software reset)
  Set the SPInCTL.MODEN bit to 1. (Enable SPIA Ch.n operations)

  5. Set the following bits when using the interrupt:
  - Write 1 to the interrupt flags in the SPI*n*INTF register. (Clear interrupt flags)
    Set the interrupt enable bits in the SPI*n*INTE register to 1.\* (Enable interrupts)
  - \* The initial value of the SPI*n*INTF.TBEIF bit is 1, therefore, an interrupt will occur immediately after the
    - SPInINTE.TBEIE bit is set to 1.

## 13.5.2 Data Transmission in Master Mode

A data sending procedure and operations in master mode are shown below. Figures 13.5.2.1 and 13.5.2.2 show a timing chart and a flowchart, respectively.

## Data sending procedure

- 1. Assert the slave select signal by controlling the general-purpose output port (if necessary).
- 2. Check to see if the SPInINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 3. Write transmit data to the SPInTXD register.

#### 13 SYNCHRONOUS SERIAL INTERFACE (SPIA)

- 4. Wait for an SPIA interrupt when using the interrupt.
- 5. Repeat Steps 2 to 4 (or 2 and 3) until the end of transmit data.
- 6. Negate the slave select signal by controlling the general-purpose output port (if necessary).

#### **Data sending operations**

SPIA Ch.n starts data sending operations when transmit data is written to the SPInTXD register.

The transmit data in the SPInTXD register is automatically transferred to the shift register and the SPInINTF. TBEIF bit is set to 1. If the SPInINTE.TBEIE bit = 1 (transmit buffer empty interrupt enabled), a transmit buffer empty interrupt occurs at the same time.

The SPICLKn pin outputs clocks of the number of the bits specified by the SPInMOD.CHLN[3:0] bits and the transmit data bits are output in sequence from the SDOn pin in sync with these clocks.

Even if the clock is being output from the SPICLK*n* pin, the next transmit data can be written to the SPI*n*TXD register after making sure the SPI*n*INTF.TBEIF bit is set to 1.

If transmit data has not been written to the SPInTXD register after the last clock is output from the SPICLKn pin, the clock output halts and the SPInINTF.TENDIF bit is set to 1. At the same time SPIA issues an end-of-transmission interrupt request if the SPInINTE.TENDIE bit = 1.




Figure 13.5.2.2 Data Transmission Flowchart in Master Mode

# 13.5.3 Data Reception in Master Mode

A data receiving procedure and operations in master mode are shown below. Figures 13.5.3.1 and 13.5.3.2 show a timing chart and flowcharts, respectively.

#### Data receiving procedure

- 1. Assert the slave select signal by controlling the general-purpose output port (if necessary).
- 2. Check to see if the SPInINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 3. Write dummy data (or transmit data) to the SPInTXD register.
- 4. Wait for a transmit buffer empty interrupt (SPInINTF.TBEIF bit = 1).
- 5. Write dummy data (or transmit data) to the SPInTXD register.
- 6. Wait for a receive buffer full interrupt (SPI*n*INTF.RBFIF bit = 1).
- 7. Read the received data from the SPInRXD register.
- 8. Repeat Steps 5 to 7 until the end of data reception.
- 9. Negate the slave select signal by controlling the general-purpose output port (if necessary).
- **Note:** To perform continuous data reception without stopping SPICLK*n*, Steps 7 and 5 operations must be completed within the SPICLK*n* cycles equivalent to "Data bit length 1" after Step 6.

#### **Data receiving operations**

SPIA Ch.n starts data receiving operations simultaneously with data sending operations when transmit data (may be dummy data if data transmission is not required) is written to the SPInTXD register.

The SPICLK*n* pin outputs clocks of the number of the bits specified by the SPI*n*MOD.CHLN[3:0] bits. The transmit data bits are output in sequence from the SDO*n* pin in sync with these clocks and the receive data bits input from the SDI*n* pin are shifted into the shift register.

When the last clock is output from the SPICLK*n* pin and receive data bits are all shifted into the shift register, the received data is transferred to the receive data buffer and the SPI*n*INTF.RBFIF bit is set to 1. At the same time SPIA issues a receive buffer full interrupt request if the SPI*n*INTE.RBFIE bit = 1. After that, the received data in the receive data buffer can be read through the SPI*n*RXD register.

**Note**: If data of the number of the bits specified by the SPInMOD.CHLN[3:0] bits is received when the SPInINTF.RBFIF bit is set to 1, the SPInRXD register is overwritten with the newly received data and the previously received data is lost. In this case, the SPInINTF.OEIF bit is set.




Figure 13.5.3.1 Example of Data Receiving Operations in Master Mode (SPInMOD.CHLN[3:0] bits = 0x7)

#### 13 SYNCHRONOUS SERIAL INTERFACE (SPIA)




Figure 13.5.3.2 Data Reception Flowcharts in Master Mode

# 13.5.4 Terminating Data Transfer in Master Mode

A procedure to terminate data transfer in master mode is shown below.

- 1. Wait for an end-of-transmission interrupt (SPI*n*INTF.TENDIF bit = 1).
- 2. Set the SPInCTL.MODEN bit to 0 to disable the SPIA Ch.n operations.
- 3. Stop the 16-bit timer to disable the clock supply to SPIA Ch.n.

# 13.5.5 Data Transfer in Slave Mode

A data sending/receiving procedure and operations in slave mode are shown below. Figures 13.5.5.1 and 13.5.5.2 show a timing chart and flowcharts, respectively.

#### Data sending procedure

- 1. Check to see if the SPInINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 2. Write transmit data to the SPInTXD register.
- 3. Wait for a transmit buffer empty interrupt (SPInINTF.TBEIF bit = 1).
- 4. Repeat Steps 2 and 3 until the end of transmit data.
- **Note**: Transmit data must be written to the SPI*n*TXD register after the SPI*n*INTF.TBEIF bit is set to 1 by the time the sending SPI*n*TXD register data written is completed. If no transmit data is written during this period, the data bits input from the SDI*n* pin are shifted and output from the SDO*n* pin without being modified.

#### Data receiving procedure

- 1. Wait for a receive buffer full interrupt (SPI*n*INTF.RBFIF bit = 1).
- 2. Read the received data from the SPInRXD register.
- 3. Repeat Steps 1 and 2 until the end of data reception.

#### Data transfer operations

The following shows the slave mode operations different from master mode:

- Slave mode operates with the SPI clock supplied from the external SPI master to the SPICLK*n* pin. The data transfer rate is determined by the SPICLK*n* frequency. It is not necessary to control the 16-bit timer.
- SPIA can operate as a slave device only when the slave select signal input from the external SPI master to the #SPISS*n* pin is set to the active (low) level.

If #SPISSn = high, the software transfer control, the SPICLK*n* pin input, and the SDI*n* pin input are all ineffective. If the #SPISSn signal goes high during data transfer, the transfer bit counter is cleared and data in the shift register is discarded.

- Slave mode starts data transfer when SPICLK*n* is input from the external SPI master after the #SPISS*n* signal is asserted. Writing transmit data is not a trigger to start data transfer. Therefore, it is not necessary to write dummy data to the transmit data buffer when performing data reception only.
- Data transmission/reception can be performed even in SLEEP mode, it makes it possible to wake the CPU up using an SPIA interrupt.

Other operations are the same as master mode.

- **Notes:** If data of the number of bits specified by the SPInMOD.CHLN[3:0] bits is received when the SPInINTF.RBFIF bit is set to 1, the SPInRXD register is overwritten with the newly received data and the previously received data is lost. In this case, the SPInINTF.OEIF bit is set.
  - When the clock for the first bit is input from the SPICLK*n* pin, SPIA starts sending the data currently stored in the shift register even if the SPI*n*INTF.TBEIF bit is set to 1.





Figure 13.5.5.1 Example of Data Transfer Operations in Slave Mode (SPInMOD.CHLN[3:0] bits = 0x7)

#### 13 SYNCHRONOUS SERIAL INTERFACE (SPIA)





# 13.5.6 Terminating Data Transfer in Slave Mode

A procedure to terminate data transfer in slave mode is shown below.

- 1. Wait for an end-of-transmission interrupt (SPI*n*INTF.TENDIF bit = 1). Or determine end of transfer via the received data.
- 2. Set the SPInCTL.MODEN bit to 0 to disable the SPIA Ch.n operations.

# 13.6 Interrupts

SPIA has a function to generate the interrupts shown in Table 13.6.1.

Interrupt	Interrupt flag	Set condition	Clear condition
End of transmission	SPInINTF.TENDIF	When the SPInINTF.TBEIF bit = 1 after data of	Writing 1
		the specified bit length (defined by the SPInMOD.	
		CHLN[3:0] bits) has been sent	
Receive buffer full	SPInINTF.RBFIF	When data of the specified bit length is received and	Reading the SPIn-
		the received data is transferred from the shift register	RXD register
		to the received data buffer	
Transmit buffer empty	SPInINTF.TBEIF	When transmit data written to the transmit data buf-	Writing to the
		fer is transferred to the shift register	SPInTXD register
Overrun error	SPInINTF.OEIF	When the receive data buffer is full (when the re-	Writing 1
		ceived data has not been read) at the point that re-	
		ceiving data to the shift register has completed	

SPIA provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

The SPInINTF register also contains the BSY bit that indicates the SPIA operating status.

Figure 13.6.1 shows the SPInINTF.BSY and SPInINTF.TENDIF bit set timings.




Figure 13.6.1 SPInINTF.BSY and SPInINTF.TENDIF Bit Set Timings (when SPInMOD.CHLN[3:0] bits = 0x7)

# **13.7 Control Registers**

## SPIA Ch.n Mode Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SPInMOD	15–12	-	0x0	-	R	-
	11–8	CHLN[3:0]	0x7	H0	R/W	
	7–6	-	0x0	-	R	
	5	PUEN	0	H0	R/W	
	4	NOCLKDIV	0	H0	R/W	
	3	LSBFST	0	H0	R/W	
	2	CPHA	0	H0	R/W	
	1	CPOL	0	H0	R/W	
	0	MST	0	H0	R/W	

#### Bits 15–12 Reserved

#### Bits 11-8 CHLN[3:0]

These bits set the bit length of transfer data.

SPInMOD.CHLN[3:0] bits	Data bit length		
Oxf	16 bits		
0xe	15 bits		
0xd	14 bits		
0xc	13 bits		
0xb	12 bits		
0xa	11 bits		
0x9	10 bits		
0x8	9 bits		
0x7	8 bits		
0x6	7 bits		
0x5	6 bits		
0x4	5 bits		
0x3	4 bits		
0x2	3 bits		
0x1	2 bits		
0x0	Setting prohibited		

#### Bits 7–6 Reserved

#### Bit 5 PUEN

This bit enables pull-up/down of the input pins.

1 (R/W): Enable pull-up/down

0 (R/W): Disable pull-up/down

For more information, refer to "Input Pin Pull-Up/Pull-Down Function."

#### Bit 4 NOCLKDIV

This bit selects SPICLKn in master mode. This setting is ineffective in slave mode.

1 (R/W): SPICLK*n* frequency = CLK\_SPIA*n* frequency ( = 16-bit timer operating clock frequency)

0 (R/W): SPICLK*n* frequency = 16-bit timer output frequency / 2

For more information, refer to "SPIA Operating Clock."

#### Bit 3 LSBFST

This bit configures the data format (input/output permutation). 1 (R/W): LSB first 0 (R/W): MSB first

#### Bit 2 CPHA

Bit 1 CPOL

These bits set the SPI clock phase and polarity. For more information, refer to "SPI Clock (SPICLK*n*) Phase and Polarity."

#### Bit 0 MST

This bit sets the SPIA operating mode (master mode or slave mode). 1 (R/W): Master mode 0 (R/W): Slave mode

**Note**: The SPI*n*MOD register settings can be altered only when the SPI*n*CTL.MODEN bit = 0.

	•					
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SPInCTL	15–8	-	0x00	_	R	_
	7–2	-	0x00	-	R	
	1	SFTRST	0	HO	R/W	
	0	MODEN	0	H0	R/W	

#### SPIA Ch.n Control Register

#### Bits 15–2 Reserved

#### Bit 1 SFTRST

This bit issues software reset to SPIA.

- 1 (W): Issue software reset
- 0 (W): Ineffective
- 1 (R): Software reset is executing.
- 0 (R): Software reset has finished. (During normal operation)

Setting this bit resets the SPIA shift register and transfer bit counter. This bit is automatically cleared after the reset processing has finished.

#### Bit 0 MODEN

This bit enables the SPIA operations.

- 1 (R/W): Enable SPIA operations (In master mode, the operating clock is supplied.)
- 0 (R/W): Disable SPIA operations (In master mode, the operating clock is stopped.)
- **Note:** If the SPInCTL.MODEN bit is altered from 1 to 0 while sending/receiving data, the data being sent/received cannot be guaranteed. When setting the SPInCTL.MODEN bit to 1 again after that, be sure to write 1 to the SPInCTL.SFTRST bit as well.

### SPIA Ch.n Transmit Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SPInTXD	15–0	TXD[15:0]	0x0000	H0	R/W	_

#### Bits 15-0 TXD[15:0]

Data can be written to the transmit data buffer through these bits.

In master mode, writing to these bits starts data transfer.

Transmit data can be written when the SPInINTF.TBEIF bit = 1 regardless of whether data is being output from the SDOn pin or not.

Note that the upper data bits that exceed the data bit length configured by the SPI*n*MOD.CHLN[3:0] bits will not be output from the SDO*n* pin.

**Note**: Be sure to avoid writing to the SPI*n*TXD register when the SPI*n*INTF.TBEIF bit = 0. Otherwise, transfer data cannot be guaranteed.

### SPIA Ch.n Receive Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SPInRXD	15–0	RXD[15:0]	0x0000	H0	R	_

#### Bits 15-0 RXD[15:0]

The receive data buffer can be read through these bits. Received data can be read when the SPInINTF. RBFIF bit = 1 regardless of whether data is being input from the SDIn pin or not. Note that the upper bits that exceed the data bit length configured by the SPInMOD.CHLN[3:0] bits become 0.

**Note**: The SPI*n*RXD.RXD[15:0] bits are cleared to 0x0000 when 1 is written to the SPI*n*CTL.MODEN bit or the SPI*n*CTL.SFTRST bit.

#### SPIA Ch.n Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SPInINTF	15–8	-	0x00	-	R	-
	7	BSY	0	H0	R	
	6–4	-	0x0	-	R	
	3	OEIF	0	H0/S0	R/W	Cleared by writing 1.
	2	TENDIF	0	H0/S0	R/W	
	1	RBFIF	0	H0/S0	R	Cleared by reading the
						SPInRXD register.
	0	TBEIF	1	H0/S0	R	Cleared by writing to the
						SPInTXD register.

#### Bits 15-8 Reserved

Bit 7 BSY This bit indicates the SPIA operating status. 1 (R): Transmit/receive busy (master mode), #SPISSn = Low level (slave mode) 0 (R): Idle Bits 6-4 Reserved Bit 3 OEIF Bit 2 TENDIF Bit 1 RBFIF Bit 0 TBEIF These bits indicate the SPIA interrupt cause occurrence status. 1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred 1 (W): Clear flag (OEIF, TENDIF) Ineffective 0 (W):

> The following shows the correspondence between the bit and interrupt: SPInINTF.OEIF bit: Overrun error interrupt SPInINTF.TENDIF bit: End-of-transmission interrupt SPI*n*INTF.RBFIF bit: Receive buffer full interrupt SPI*n*INTF.TBEIF bit: Transmit buffer empty interrupt

### SPIA Ch.n Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SPInINTE	15–8	_	0x00	-	R	-
	7–4	-	0x0	-	R	
	3	OEIE	0	H0	R/W	
	2	TENDIE	0	H0	R/W	
	1	RBFIE	0	H0	R/W	
	0	TBEIE	0	H0	R/W	

#### Bits 15-4 Reserved

- OEIE Bit 3
- Bit 2 TENDIE
- Bit 1 RBFIE
- Bit 0 TBEIE

These bits enable SPIA interrupts.

- 1 (R/W): Enable interrupts
- 0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

SPI*n*INTE.OEIE bit: Overrun error interrupt

SPInINTE.TENDIE bit: End-of-transmission interrupt

- SPInINTE.RBFIE bit: Receive buffer full interrupt
- SPInINTE.TBEIE bit: Transmit buffer empty interrupt

# 14 I<sup>2</sup>C (I2C)

# 14.1 Overview

The I2C is a subset of the I<sup>2</sup>C bus interface. The features of the I2C are listed below.

- Functions as an I<sup>2</sup>C bus master (single master) or a slave device.
- Supports standard mode (up to 100 kbit/s) and fast mode (up to 400 kbit/s).
- Supports 7-bit and 10-bit address modes.
- Supports clock stretching.
- Includes a baud rate generator for generating the clock in master mode.
- No clock source is required to run the I2C in slave mode, as it can run with the I2C bus signals only.
- Slave mode is capable of being operated in SLEEP mode allowing wake-up by an interrupt when an address match is detected.
- Master mode supports automatic bus clear sending function.
- Can generate receive buffer full, transmit buffer empty, and other interrupts.

Figure 14.1.1 shows the I2C configuration.

#### Table 14.1.1 I2C Channel Configuration of S1C17M20/M21/M22/M23/M24/M25

Item	S1C17N	120/M23	S1C17M21/M24	S1C17M22/M25	
24-pin package		32-pin package	31017WI21/WI24	3101710122/10125	
Number of channels	1 channel (Ch.0)				




Figure 14.1.1 I2C Configuration

# 14.2 Input/Output Pins and External Connections

# 14.2.1 List of Input/Output Pins

Table 14.2.1.1 lists the I2C pins.

Table 14.2.1.1 List of I2C Pins							
Pin name	I/O*	Initial status*	Function				
SDAn	I/O	I	I <sup>2</sup> C bus serial data input/output pin				
SCLn	I/O	1	I <sup>2</sup> C bus clock input/output pin				

\* Indicates the status when the pin is configured for the I2C.

If the port is shared with the I2C pin and other functions, the I2C input/output function must be assigned to the port before activating the I2C. For more information, refer to the "I/O Ports" chapter.

# 14.2.2 External Connections

Figure 14.2.2.1 shows a connection diagram between the I2C in this IC and external I<sup>2</sup>C devices.

The serial data (SDA) and serial clock (SCL) lines must be pulled up with an external resistor.

When the I2C is set into master mode, one or more slave devices that have a unique address may be connected to the I<sup>2</sup>C bus. When the I2C is set into slave mode, one or more master and slave devices that have a unique address may be connected to the I<sup>2</sup>C bus.




Figure 14.2.2.1 Connections between I2C and External I<sup>2</sup>C Devices

- **Notes:** The SDA and SCL lines must be pulled up to a VDD of this IC or lower voltage. However, if the I2C input/output ports are configured with the over voltage tolerant fail-safe type I/O, these lines can be pulled up to a voltage exceeding the VDD of this IC but within the recommended operating voltage range of this IC.
  - The internal pull-up resistors for the I/O ports cannot be used for pulling up SDA and SCL.
  - When the I2C is set into master mode, no other master device can be connected to the I<sup>2</sup>C bus.

# 14.3 Clock Settings

## 14.3.1 I2C Operating Clock

#### Master mode operating clock

When using the I2C Ch.*n* in master mode, the I2C Ch.*n* operating clock CLK\_I2C*n* must be supplied to the I2C Ch.*n* from the clock generator. The CLK\_I2C*n* supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following I2CnCLK register bits:
  - I2CnCLK.CLKSRC[1:0] bits (Clock source selection)
  - I2CnCLK.CLKDIV[1:0] bits (Clock division ratio selection = Clock frequency setting)

When using the I2C in master mode during SLEEP mode, the I2C Ch.n operating clock CLK\_I2Cn must be configured so that it will keep supplying by writing 0 to the CLGOSC\_xxxSLPC bit for the CLK\_I2Cn clock source.

The I2C operating clock should be selected so that the baud rate generator will be configured easily.

#### Slave mode operating clock

The I2C set to slave mode uses the SCL supplied from the I<sup>2</sup>C master as its operating clock. The clock setting by the I2CnCLK register is ineffective.

The I2C keeps operating using the clock supplied from the external I<sup>2</sup>C master even if all the internal clocks halt during SLEEP mode, so the I2C can receive data and can generate receive buffer full interrupts.

### 14.3.2 Clock Supply in DEBUG Mode

In master mode, the CLK\_I2Cn supply during DEBUG mode should be controlled using the I2CnCLK.DBRUN bit. The CLK\_I2Cn supply to the I2C Ch.n is suspended when the CPU enters DEBUG mode if the I2CnCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK\_I2Cn supply resumes. Although the I2C Ch.n stops operating when the CLK\_I2Cn supply is suspended, the output pin and registers retain the status before DEBUG mode was entered. If the I2CnCLK.DBRUN bit = 1, the CLK\_I2Cn supply is not suspended and the I2C Ch.n will keep operating in DEBUG mode.

In slave mode, the I2C Ch.n operates with the external I<sup>2</sup>C master clock input from the SCLn pin regardless of whether the CPU is placed into DEBUG mode or normal mode.

### 14.3.3 Baud Rate Generator

The I2C includes a baud rate generator to generate the serial clock SCL used in master mode. The I2C set to slave mode does not use the baud rate generator, as it operates with the serial clock input from the SCLn pin.

#### Setting data transfer rate (for master mode)

The transfer rate is determined by the I2CnBR.BRT[6:0] bit settings. Use the following equations to calculate the setting values for obtaining the desired transfer rate.

$$bps = \frac{f_{CLK\_12Cn}}{(BRT+3) \times 2} \qquad BRT = \frac{f_{CLK\_12Cn}}{bps \times 2} - 3 \qquad (Eq. 14.1)$$

Where

bps: Data transfer rate [bit/s] fcLK\_12Cn: I2C operating clock frequency [Hz]

- BRT: I2C*n*BR.BRT[6:0] bits setting value (1 to 127)
- \* The equations above do not include SCL rising/falling time and delay time by clock stretching (see Figure 14.3.3.1).
- **Note**: The I<sup>2</sup>C bus transfer rate is limited to 100 kbit/s in standard mode or 400 kbit/s in fast mode. Do not set a transfer rate exceeding the limit.

#### Baud rate generator clock output and operations for supporting clock stretching

Figure 14.3.3.1 shows the clock generated by the baud rate generator and the clock waveform on the I<sup>2</sup>C bus.




Figure 14.3.3.1 Baud Rate Generator Output Clock and SCLn Output Waveform

The baud rate generator output clock SCLO is compared with the SCLn pin status and the results are returned to the baud rate generator. If a mismatch has occurred between SCLO and SCLn pin levels, the baud rate generator suspends counting. This extends the clock to control data transfer during the SCL signal rising/falling period and clock stretching period in which SCL is fixed at low by a slave device.

# 14.4 Operations

### 14.4.1 Initialization

The I2C Ch.n should be initialized with the procedure shown below.

#### When using the I2C in master mode

- 1. Configure the operating clock and the baud rate generator using the I2CnCLK and I2CnBR registers.
- 2. Assign the I2C Ch.n input/output function to the ports. (Refer to the "I/O Ports" chapter.)

3.	Set the following bits when using the interrupt:	
	- Write 1 to the interrupt flags in the I2C <i>n</i> INTF register.	(Clear interrupt flags)
	- Set the interrupt enable bits in the I2C $n$ INTE register to 1.	(Enable interrupts)
4.	Set the following I2CnCTL register bits:	
	- Set the I2CnCTL.MST bit to 1.	(Set master mode)
	- Set the I2CnCTL.SFTRST bit to 1.	(Execute software reset)
	- Set the I2CnCTL.MODEN bit to 1.	(Enable I2C Ch.n operat

When using the I2C in slave mode

### 1. Set the following I2CnMOD register bits:

•	Set the following izenniob register bits.	
	- I2CnMOD.OADR10 bit	(Set 10/7-bit address mode)
	- I2CnMOD.GCEN bit	(Enable response to general call address)

- 2. Set its own address to the I2CnOADR.OADR[9:0] (or OADR[6:0]) bits.
- 3. Assign the I2C Ch.n input/output function to the ports. (Refer to the "I/O Ports" chapter.)
- 4. Set the following bits when using the interrupt:

	- Write 1 to the interrupt flags in the I2CnINTF register.	(Clear interrupt flags)
	- Set the interrupt enable bits in the I2CnINTE register to 1.	(Enable interrupts)
5.	Set the following I2CnCTL register bits:	
	- Set the I2CnCTL.MST bit to 0.	(Set slave mode)

- Set the I2CnCTL.SFTRST bit to 1. (Execute software reset)
- Set the I2CnCTL.MODEN bit to 1. (Enable I2C Ch.n operations)

(Enable I2C Ch.n operations)

# 14.4.2 Data Transmission in Master Mode

A data sending procedure in master mode and the I2C Ch.*n* operations are shown below. Figures 14.4.2.1 and 14.4.2.2 show an operation example and a flowchart, respectively.

#### Data sending procedure

- 1. Issue a START condition by setting the I2CnCTL.TXSTART bit to 1.
- 2. Wait for a transmit buffer empty interrupt (I2C*n*INTF.TBEIF bit = 1) or a START condition interrupt (I2C*n*INTF.STARTIF bit = 1).

Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred.

- 3. Write the 7-bit slave address to the I2CnTXD.TXD[7:1] bits and 0 that represents WRITE as the data transfer direction to the I2CnTXD.TXD0 bit.
- 4. Wait for a transmit buffer empty interrupt (I2C*n*INTF.TBEIF bit = 1) generated when an ACK is received or a NACK reception interrupt (I2C*n*INTF.NACKIF bit = 1) generated when a NACK is received.
  - i. Go to Step 5 if transmit data remains when a transmit buffer empty interrupt has occurred.
  - ii. Go to Step 7 or 1 after clearing the I2CnINTF.NACKIF bit when a NACK reception interrupt has occurred.
- 5. Write transmit data to the I2CnTXD register.
- 6. Repeat Steps 4 and 5 until the end of transmit data.
- 7. Issue a STOP condition by setting the I2CnCTL.TXSTOP bit to 1.
- Wait for a STOP condition interrupt (I2CnINTF.STOPIF bit = 1). Clear the I2CnINTF.STOPIF bit by writing 1 after the interrupt has occurred.

#### Data sending operations

#### Generating a START condition

The I2C Ch.*n* starts generating a START condition when the I2C*n*CTL.TXSTART bit is set to 1. When the generating operation has completed, the I2C Ch.*n* clears the I2C*n*CTL.TXSTART bit to 0 and sets both the I2C*n*INTF.STARTIF and I2C*n*INTF.TBEIF bits to 1.

#### Sending slave address and data

If the I2C*n*INTF.TBEIF bit = 1, a slave address or data can be written to the I2C*n*TXD register. The I2C Ch.*n* pulls down SCL to low and enters standby state until data is written to the I2C*n*TXD register. The writing operation triggers the I2C Ch.*n* to send the data to the shift register automatically and to output eight clock pulses and data bits to the I<sup>2</sup>C bus.


When the slave device returns an ACK as the response, the I2C*n*INTF.TBEIF bit is set to 1. After this interrupt occurs, the subsequent data may be sent or a STOP/repeated START condition may be issued to terminate transmission. If the slave device returns NACK, the I2C*n*INTF.NACKIF bit is set to 1 without setting the I2C*n*INTF.TBEIF bit.


#### Generating a STOP/repeated START condition

After the I2C*n*INTF.TBEIF bit is set to 1 (transmit buffer empty) or the I2C*n*INTF.NACKIF bit is set to 1 (NACK received), setting the I2C*n*CTL.TXSTOP bit to 1 generates a STOP condition. When the bus free time (t<sub>BUF</sub> defined in the I<sup>2</sup>C Specifications) has elapsed after the STOP condition has been generated, the I2C*n*CTL.TXSTOP bit is cleared to 0 and the I2C*n*INTF.STOPIF bit is set to 1.

When setting the I2C*n*CTL.TXSTART bit to 1 while the I2C*n*INTF.TBEIF bit = 1 (transmit buffer empty) or the I2C*n*INTF.NACKIF bit = 1 (NACK received), the I2C Ch.*n* generates a repeated START condition. When the repeated START condition has been generated, the I2C*n*INTF.STARTIF and I2C*n*INTF.TBEIF bits are both set to 1 same as when a START condition has been generated.

#### 14 I<sup>2</sup>C (I2C)







# 14.4.3 Data Reception in Master Mode

A data receiving procedure in master mode and the I2C Ch.*n* operations are shown below. Figures 14.4.3.1 and 14.4.3.2 show an operation example and a flowchart, respectively.

#### Data receiving procedure

- 1. When receiving one-byte data, write 1 to the I2CnCTL.TXNACK bit.
- 2. Issue a START condition by setting the I2CnCTL.TXSTART bit to 1.
- 3. Wait for a transmit buffer empty interrupt (I2C*n*INTF.TBEIF bit = 1) or a START condition interrupt (I2C*n*INTF.STARTIF bit = 1).

Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred.

- 4. Write the 7-bit slave address to the I2CnTXD.TXD[7:1] bits and 1 that represents READ as the data transfer direction to the I2CnTXD.TXD0 bit.
- 5. Wait for a receive buffer full interrupt (I2C*n*INTF.RBFIF bit = 1) generated when a one-byte reception has completed or a NACK reception interrupt (I2C*n*INTF.NACKIF bit = 1) generated when a NACK is received.
  - i. Go to Step 6 when a receive buffer full interrupt has occurred.
  - ii. Clear the I2C*n*INTF.NACKIF bit and issue a STOP condition by setting the I2C*n*CTL.TXSTOP bit to 1 when a NACK reception interrupt has occurred. Then go to Step 9 or Step 2 if making a retry.
- 6. Perform one of the operations below when the last or next-to-last data is received.
  - i. When the next-to-last data is received, write 1 to the I2C*n*CTL.TXNACK bit to send a NACK after the last data is received, and then go to Step 7.
  - ii. When the last data is received, read the received data from the I2CnRXD register and set the I2CnCTL. TXSTOP to 1 to generate a STOP condition. Then go to Step 9.
- 7. Read the received data from the I2CnRXD register.
- 8. Repeat Steps 5 to 7 until the end of data reception.
- 9. Wait for a STOP condition interrupt (I2C*n*INTF.STOPIF bit = 1). Clear the I2C*n*INTF.STOPIF bit by writing 1 after the interrupt has occurred.

#### Data receiving operations

#### Generating a START condition

It is the same as the data transmission in master mode.

#### Sending slave address

It is the same as the data transmission in master mode. Note, however, that the I2C*n*TXD.TXD0 bit must be set to 1 that represents READ as the data transfer direction to issue a request to the slave to send data.

#### **Receiving data**

After the slave address has been sent, the slave device sends an ACK and the first data. The I2C Ch.n sets the I2CnINTF.RBFIF bit to 1 after the data reception has completed. Furthermore, the I2C Ch.n returns an ACK. To return a NACK, such as for a response after the last data has been received, write 1 to the I2C-nCTL.TXNACK bit before the I2CnINTF.RBFIF bit is set to 1.


The received data can be read out from the I2CnRXD register after a receive buffer full interrupt has occurred. The I2C Ch.n pulls down SCL to low and enters standby state until data is read out from the I2CnRXD register.

This reading triggers the I2C Ch.n to start subsequent data reception.

#### Generating a STOP or repeated START condition

It is the same as the data transmission in master mode.

#### 14 I<sup>2</sup>C (I2C)






Seiko Epson Corporation

# 14.4.4 10-bit Addressing in Master Mode

A 10-bit address consists of the first address that contains two high-order bits and the second address that contains eight low-order bits.



The following shows a procedure to start data transfer in 10-bit address mode when the I2C Ch.*n* is placed into master mode (see the 7-bit mode descriptions above for control procedures when a NACK is received or sending/ receiving data). Figure 14.4.4.2 shows an operation example.

#### Starting data transmission in 10-bit address mode

- 1. Issue a START condition by setting the I2CnCTL.TXSTART bit to 1.
- Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1) or a START condition interrupt (I2CnINTF.STARTIF bit = 1).
   Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred.
- 3. Write the first address to the I2CnTXD.TXD[7:1] bits and 0 that represents WRITE as the data transfer direction to the I2CnTXD.TXD0 bit.
- 4. Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1).
- 5. Write the second address to the I2CnTXD.TXD[7:0] bits.
- 6. Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1).
- 7. Perform data transmission.

#### Starting data reception in 10-bit address mode

1 to 6. These steps are the same as the data transmission starting procedure described above.

- 7. Issue a repeated START condition by setting the I2CnCTL.TXSTART bit to 1.
- Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1) or a START condition interrupt (I2CnINTF.STARTIF bit = 1).

Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred.

- 9. Write the first address to the I2C*n*TXD.TXD[7:1] bits and 1 that represents READ as the data transfer direction to the I2C*n*TXD.TXD0 bit.
- 10. Perform data reception.

#### 14 I<sup>2</sup>C (I2C)




Figure 14.4.4.2 Example of Data Transfer Starting Operations in 10-bit Address Mode (Master Mode)

# 14.4.5 Data Transmission in Slave Mode

A data sending procedure in slave mode and the I2C Ch.*n* operations are shown below. Figures 14.4.5.1 and 14.4.5.2 show an operation example and a flowchart, respectively.

#### Data sending procedure

- Wait for a START condition interrupt (I2CnINTF.STARTIF bit = 1). Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred.
- Check to see if the I2CnINTF.TR bit = 1 (transmission mode).
   (Start a data receiving procedure if the I2CnINTF.TR bit = 0.)
- 3. Write transmit data to the I2CnTXD register.
- 4. Wait for a transmit buffer empty interrupt (I2C*n*INTF.TBEIF bit = 1), a NACK reception interrupt (I2C*n*INTF.NACKIF bit = 1), or a STOP condition interrupt (I2C*n*INTF.STOPIF bit = 1).
  - i. Go to Step 3 when a transmit buffer empty interrupt has occurred.
  - ii. Go to Step 5 after clearing the I2CnINTF.NACKIF bit when a NACK reception interrupt has occurred.
  - iii. Go to Step 6 when a STOP condition interrupt has occurred.
- 5. Wait for a STOP condition interrupt (I2C*n*INTF.STOPIF bit = 1) or a START condition interrupt (I2C*n*INTF. STARTIF bit = 1).
  - i. Go to Step 6 when a STOP condition interrupt has occurred.
  - ii. Go to Step 2 when a START condition interrupt has occurred.
- 6. Clear the I2CnINTF.STOPIF bit and then terminate data sending operations.

#### Data sending operations

#### START condition detection and slave address check

While the I2CnCTL.MODEN bit = 1 and the I2CnCTL.MST bit = 0 (slave mode), the I2C Ch.n monitors the I<sup>2</sup>C bus. When the I2C Ch.n detects a START condition, it starts receiving of the slave address sent from the master. If the received address is matched with the own address set to the I2CnOADR.OADR[6:0] bits (when the I2CnMOD.OADR10 bit = 0 (7-bit address mode)) or the I2CnOADR.OADR[9:0] bits (when the I2CnMOD.OADR10 bit = 1 (10-bit address mode)), the I2CnINTF.STARTIF bit and the I2CnINTF.BSY bit are both set to 1. The I2C Ch.n sets the I2CnINTF.TR bit to the R/W bit value in the received address. If this value is 1, the I2C Ch.n sets the I2CnINTF.TBEIF bit to 1 and starts data sending operations.

#### Sending the first data byte

After the valid slave address has been received, the I2C Ch.*n* pulls down SCL to low and enters standby state until data is written to the I2C*n*TXD register. This puts the I<sup>2</sup>C bus into clock stretching state and the external master into standby state. When transmit data is written to the I2C*n*TXD register, the I2C Ch.*n* clears the I2C*n*INTF.TBEIF bit and sends an ACK to the master. The transmit data written in the I2C*n*TXD register is automatically transferred to the shift register and the I2C*n*INTF.TBEIF bit is set to 1. The data bits in the shift register are output in sequence to the I<sup>2</sup>C bus.

#### Sending subsequent data

If the I2C*n*INTF.TBEIF bit = 1, subsequent transmit data can be written during data transmission. If the I2C*n*INTF.TBEIF bit is still set to 1 when the data transmission from the shift register has completed, the I2C Ch.*n* pulls down SCL to low (sets the I<sup>2</sup>C bus into clock stretching state) until transmit data is written to the I2C*n*TXD register.

If the next transmit data already exists in the I2CnTXD register or data has been written after the above, the I2C Ch.n sends the subsequent eight-bit data when an ACK from the external master is received. At the same time, the I2CnINTF.BYTEENDIF bit is set to 1. If a NACK is received, the I2CnINTF.NACKIF bit is set to 1 without sending data.

#### STOP/repeated START condition detection

While the I2CnCTL.MST bit = 0 (slave mode) and the I2CnINTF.BSY = 1, the I2C Ch.n monitors the I<sup>2</sup>C bus. When the I2C Ch.n detects a STOP condition, it terminates data sending operations. At this time, the I2CnINTF.BSY bit is cleared to 0 and the I2CnINTF.STOPIF bit is set to 1. Also when the I2C Ch.n detects a repeated START condition, it terminates data sending operations. In this case, the I2CnINTF.STARTIF bit is set to 1.




Figure 14.4.5.1 Example of Data Sending Operations in Slave Mode




Figure 14.4.5.2 Slave Mode Data Transmission Flowchart

# 14.4.6 Data Reception in Slave Mode

A data receiving procedure in slave mode and the I2C Ch.*n* operations are shown below. Figures 14.4.6.1 and 14.4.6.2 show an operation example and a flowchart, respectively.

#### Data receiving procedure

- 1. When receiving one-byte data, write 1 to the I2CnCTL.TXNACK bit.
- 2. Wait for a START condition interrupt (I2CnINTF.STARTIF bit = 1).
- Check to see if the I2CnINTF.TR bit = 0 (reception mode).
   (Start a data sending procedure if I2CnINTF.TR bit = 1.)
- 4. Clear the I2C*n*INTF.STARTIF bit by writing 1.
- 5. Wait for a receive buffer full interrupt (I2CnINTF.RBFIF bit = 1) generated when a one-byte reception has completed or an end of transfer interrupt (I2CnINTF.BYTEENDIF bit = 1). Clear the I2CnINTF.BYTEENDIF bit by writing 1 after the interrupt has occurred.
- 6. If the next receive data is the last one, write 1 to the I2CnCTL.TXNACK bit to send a NACK after it is received.
- 7. Read the received data from the I2CnRXD register.
- 8. Repeat Steps 5 to 7 until the end of data reception.
- 9. Wait for a STOP condition interrupt (I2C*n*INTF.STOPIF bit = 1) or a START condition interrupt (I2C*n*INTF. STARTIF bit = 1).
  - i. Go to Step 10 when a STOP condition interrupt has occurred.
  - ii. Go to Step 3 when a START condition interrupt has occurred.
- 10. Clear the I2CnINTF.STOPIF bit and then terminate data receiving operations.

#### Data receiving operations

#### START condition detection and slave address check

It is the same as the data transmission in slave mode.

However, the I2CnINTF.TR bit is cleared to 0 and the I2CnINTF.TBEIF bit is not set.

If the I2CnMOD.GCEN bit is set to 1 (general call address response enabled), the I2C Ch.n starts data receiving operations when the general call address is received.

Slave mode can be operated even in SLEEP mode, it makes it possible to wake the CPU up using an interrupt when an address match is detected.

#### Receiving the first data byte

After the valid slave address has been received, the I2C Ch.*n* sends an ACK and pulls down SCL to low until 1 is written to the I2C*n*INTF.STARTIF bit. This puts the I<sup>2</sup>C bus into clock stretching state and the external master into standby state. When 1 is written to the I2C*n*INTF.STARTIF bit, the I2C Ch.*n* releases SCL and receives data sent from the external master into the shift register. After eight-bit data has been received, the I2C Ch.*n* sends an ACK and pulls down SCL to low. The received data in the shift register is transferred to the receive data buffer and the I2C*n*INTF.RBFIF and I2C*n*INTF.BYTEENDIF bits are both set to 1. After that, the received data can be read out from the I2C*n*RXD register.


#### **Receiving subsequent data**


When the received data is read out from the I2C*n*RXD register after the I2C*n*INTF.RBFIF bit has been set to 1, the I2C Ch.*n* clears the I2C*n*INTF.RBFIF bit to 0, releases SCL, and receives subsequent data sent from the external master. After eight-bit data has been received, the I2C Ch.*n* sends an ACK and pulls down SCL to low. The received data in the shift register is transferred to the receive data buffer and the I2C*n*INTF.RBFIF and I2C*n*INTF.BYTEENDIF bits are both set to 1.

To return a NACK after eight-bit data is received, such as when terminating data reception, write 1 to the I2CnCTL.TXNACK bit before the data reception is completed. The I2CnCTL.TXNACK bit is automatically cleared to 0 after a NACK has been sent.

#### STOP/repeated START condition detection

It is the same as the data transmission in slave mode.





Seiko Epson Corporation

# 14.4.7 Slave Operations in 10-bit Address Mode

The I2C Ch.*n* functions as a slave device in 10-bit address mode when the I2C*n*CTL.MST bit = 0 and the I2C-nMOD.OADR10 bit = 1.

The following shows the address receiving operations in 10-bit address mode. Figure 14.4.7.1 shows an operation example. See Figure 14.4.4.1 for the 10-bit address configuration.

#### 10-bit address receiving operations

After a START condition is issued, the master sends the first address that includes the two high-order slave address bits and the R/W bit (= 0). If the received two high-order slave address bits are matched with the I2CnO-ADR.OADR[9:8] bits, the I2C Ch.n returns an ACK. At this time, other slaves may returns an ACK as the two high-order bits may be matched.

Then the master sends the eight low-order slave address bits as the second address. If this address is matched with the I2CnOADR.OADR[7:0] bits, the I2C Ch.*n* returns an ACK and starts data receiving operations.

If the master issues a request to the slave to send data (data reception in the master), the master generates a repeated START condition and sends the first address with the R/W bit set to 1. This reception switches the I2C Ch.n to data sending mode.




Figure 14.4.7.1 Example of Data Transfer Starting Operations in 10-bit Address Mode (Slave Mode)

# 14.4.8 Automatic Bus Clearing Operation

The I2C Ch.*n* set into master mode checks the SDA state immediately before generating a START condition. If SDA is set to a low level at this time, the I2C Ch.*n* automatically executes bus clearing operations that output up to ten clocks from the SCL*n* pin with SDA left free state.

When SDA goes high from low within nine clocks, the I2C Ch.n issues a START condition and starts normal operations. If SDA does not change from low when the I2C Ch.n outputs the ninth clock, it is regarded as an automatic bus clearing failure. In this case, the I2C Ch.n clears the I2CnCTL.TXSTART bit to 0 and sets both the I2CnINTF.ERRIF and I2CnINTF.STARTIF bits to 1.




Figure 14.4.8.1 Automatic Bus Clearing Operation

# 14.4.9 Error Detection

The I2C includes a hardware error detection function.

Furthermore, the I2C*n*INTF.SDALOW and I2C*n*INTF.SCLLOW bits are provided to allow software to check whether the SDA and SCL lines are fixed at low. If unintended low level is detected on SDA or SCL, a software recovery processing, such as I2C Ch.*n* software reset, can be performed.

The table below lists the hardware error detection conditions and the notification method.

Table 14.4.9.1	Hardware Error Detection Function
----------------	-----------------------------------

No.	Error detecting period/timing	I <sup>2</sup> C bus line monitored and error condition	Notification method								
1	While the I2C Ch. <i>n</i> controls SDA to high for sending address, data, or a NACK	SDA = low	I2CnINTF.ERRIF = 1								
2	<master mode="" only=""> When 1 is written to the I2C<i>n</i>CTL.TX- START bit while the I2C<i>n</i>INTF.BSY bit = 0</master>		I2CnINTF.ERRIF = 1 I2CnCTL.TXSTART = 0 I2CnINTF.STARTIF = 1								
3	<master mode="" only=""> When 1 is written to the I2CnCTL.TXS- TOP bit while the I2CnINTF.BSY bit = 0</master>		I2CnINTF.ERRIF = 1 $I2CnCTL.TXSTOP = 0$ $I2CnINTF.STOPIF = 1$								
4	<master mode="" only=""> When 1 is written to the I2CnCTL.TX- START bit while the I2CnINTF.BSY bit = 0 (Refer to "Automatic Bus Clearing Operation.")</master>	Automatic bus clearing	I2CnINTF.ERRIF = 1 I2CnCTL.TXSTART = 0 I2CnINTF.STARTIF = 1								

# 14.5 Interrupts

The I2C has a function to generate the interrupts shown in Table 14.5.1.


Interrupt	Interrupt flag	Set condition	Clear condition
End of data	I2CnINTF.BYTEENDIF	When eight-bit data transfer and the following ACK/	Writing 1,
transfer		NACK transfer are completed	software reset
General call	I2CnINTF.GCIF	Slave mode only: When the general call address is	Writing 1,
address reception		received	software reset
NACK reception	I2CnINTF.NACKIF	When a NACK is received	Writing 1,
			software reset
STOP condition	I2CnINTF. STOPIF	Master mode: When a STOP condition is gener- ated and the bus free time (tBUF) between STOP and	0,
		START conditions has elapsed	
		Slave mode: When a STOP condition is detected	
		while the I2C Ch.n is selected as the slave currently accessed	
START condition	I2CnINTF. STARTIF	Master mode: When a START condition is issued	Writing 1,
		Slave mode: When an address match is detected	software reset
		(including general call)	
Error detection	I2CnINTF. ERRIF	Refer to "Error Detection."	Writing 1,
			software reset
Receive buffer full	I2CnINTF. RBFIF	When received data is loaded to the receive data	U U
		buffer	data (to empty the
			receive data buffer),
			software reset
Transmit buffer empty	I2CnINTF. TBEIF	Master mode: When a START condition is issued or when an ACK is received from the slave	Writing transmit data
		Slave mode: When transmit data written to the	
		transmit data buffer is transferred to the shift regis-	
		ter or when an address match is detected with R/W	
		bit set to 1	

Table 14.5.1 I2C Interrupt Function

The I2C provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.


#### (1) START condition interrupt

Master mode



#### (2) STOP condition interrupt

Master mode



(fcLK\_l2Cn: I2C operating clock frequency [Hz], BRT: I2CnBR.BRT[6:0] bits setting value (1 to 127)) Figure 14.5.1 START/STOP Condition Interrupt Timings

# 14.6 Control Registers

### I2C Ch.n Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnCLK	15–9	-	0x00	_	R	-
	8	DBRUN	0	H0	R/W	
	7–6	-	0x0	-	R	
	5–4	CLKDIV[1:0]	0x0	H0	R/W	
	3–2	-	0	-	R	
	1–0	CLKSRC[1:0]	0x0	H0	R/W	

#### Bits 15–9 Reserved

#### Bit 8 DBRUN

This bit sets whether the I2C operating clock is supplied in DEBUG mode or not.

1 (R/W): Clock supplied in DEBUG mode

0 (R/W): No clock supplied in DEBUG mode

#### Bits 7–6 Reserved

#### Bits 5–4 CLKDIV[1:0]

These bits select the division ratio of the I2C operating clock.

#### Bits 3–2 Reserved

#### Bits 1–0 CLKSRC[1:0]

These bits select the clock source of the I2C.

Table 14.6.1	Clock Source and Division Ratio Settings
--------------	--

I2CnCLK.	I2CnCLK.CLKSRC[1:0] bits							
	0x0	0x1	0x2	0x3				
CLKDIV[1:0] bits	IOSC	OSC1	OSC3	EXOSC				
0x3	1/8	1/1	1/8	1/1				
0x2	1/4		1/4					
0x1	1/2		1/2					
0x0	1/1	]	1/1					

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

Note: The I2CnCLK register settings can be altered only when the I2CnCTL.MODEN bit = 0.

## I2C Ch.n Mode Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnMOD	15–8	-	0x00	_	R	-
	7–3	-	0x00	-	R	
	2	OADR10	0	H0	R/W	
	1	GCEN	0	H0	R/W	
	0	-	0	-	R	

#### Bits 15–3 Reserved

#### Bit 2 OADR10

This bit sets the number of own address bits for slave mode. 1 (R/W): 10-bit address 0 (R/W): 7-bit address

#### Bit 1 GCEN

This bit sets whether to respond to master general calls in slave mode or not.1 (R/W): Respond to general calls.0 (R/W): Do not respond to general calls.

#### Bit 0 Reserved

**Note**: The I2CnMOD register settings can be altered only when the I2CnCTL.MODEN bit = 0.

#### I2C Ch.n Baud-Rate Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnBR	15–8	_	0x00	-	R	_
	7	-	0	-	R	
	6–0	BRT[6:0]	0x7f	H0	R/W	

#### Bits 15–7 Reserved

#### Bits 6–0 BRT[6:0]

These bits set the I2C Ch.n transfer rate for master mode. For more information, refer to "Baud Rate Generator."

- **Notes**: The I2CnBR register settings can be altered only when the I2CnCTL.MODEN bit = 0.
  - Be sure to avoid setting the I2CnBR register to 0.

#### I2C Ch.n Own Address Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnOADR	15–10	_	0x00	-	R	-
	9–0	OADR[9:0]	0x000	H0	R/W	

#### Bits 15–10 Reserved

#### Bits 9–0 OADR[9:0]

These bits set the own address for slave mode.

The I2CnOADR.OADR[9:0] bits are effective in 10-bit address mode (I2CnMOD.OADR10 bit = 1), or the I2CnOADR.OADR[6:0] bits are effective in 7-bit address mode (I2CnMOD.OADR10 bit = 0).

**Note**: The I2C*n*OADR register settings can be altered only when the I2C*n*CTL.MODEN bit = 0.

# I2C Ch.n Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnCTL	15–8	-	0x00	-	R	-
	7–6	-	0x0	-	R	
	5	MST	0	H0	R/W	
	4	TXNACK	0	H0/S0	R/W	
	3	TXSTOP	0	H0/S0	R/W	
	2	TXSTART	0	H0/S0	R/W	
	1	SFTRST	0	H0	R/W	
	0	MODEN	0	H0	R/W	

#### Bits 15–6 Reserved

#### Bit 5 MST

This bit selects the I2C Ch.n operating mode.

1 (R/W): Master mode

0 (R/W): Slave mode

#### Bit 4 TXNACK

This bit issues a request for sending a NACK at the next responding.

- 1 (W): Issue a NACK.
- 0 (W): Ineffective
- 1 (R): On standby or during sending a NACK
- 0 (R): NACK has been sent.

This bit is automatically cleared after a NACK has been sent.

#### Bit 3 TXSTOP

This bit issues a STOP condition in master mode. This bit is ineffective in slave mode.

- 1 (W): Issue a STOP condition.
- 0 (W): Ineffective
- 1 (R): On standby or during generating a STOP condition
- 0 (R): STOP condition has been generated.

This bit is automatically cleared when the bus free time (tBUF defined in the I<sup>2</sup>C Specifications) has elapsed after the STOP condition has been generated.

#### Bit 2 TXSTART

This bit issues a START condition in master mode. This bit is ineffective in slave mode.

- 1 (W): Issue a START condition.
- 0 (W): Ineffective
- 1 (R): On standby or during generating a START condition
- 0 (R): START condition has been generated.

This bit is automatically cleared when a START condition has been generated.

#### Bit 1 SFTRST

This bit issues software reset to the I2C.

- 1 (W): Issue software reset
- 0 (W): Ineffective
- 1 (R): Software reset is executing.
- 0 (R): Software reset has finished. (During normal operation)

Setting this bit resets the I2C transmit/receive control circuit and interrupt flags. This bit is automatically cleared after the reset processing has finished.

#### Bit 0 MODEN

This bit enables the I2C operations.

1 (R/W): Enable I2C operations (The operating clock is supplied.)

0 (R/W): Disable I2C operations (The operating clock is stopped.)

**Note**: If the I2CnCTL.MODEN bit is altered from 1 to 0 while sending/receiving data, the data being sent/received cannot be guaranteed. When setting the I2CnCTL.MODEN bit to 1 again after that, be sure to write 1 to the I2CnCTL.SFTRST bit as well.

### I2C Ch.n Transmit Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnTXD	15–8	-	0x00	-	R	-
	7–0	TXD[7:0]	0x00	H0	R/W	

#### Bits 15–8 Reserved

#### Bits 7–0 TXD[7:0]

Data can be written to the transmit data buffer through these bits. Make sure the I2C*n*INTF.TBEIF bit is set to 1 before writing data.

**Note**: Be sure to avoid writing to the I2CnTXD register when the I2CnINTF.TBEIF bit = 0, otherwise transmit data cannot be guaranteed.

### I2C Ch.n Receive Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnRXD	15–8	-	0x00	-	R	-
	7–0	RXD[7:0]	0x00	H0	R	

#### Bits 15–8 Reserved

Bits 7–0 RXD[7:0]

The receive data buffer can be read through these bits.

#### I2C Ch.n Status and Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnINTF	15–13	_	0x0	-	R	-
	12	SDALOW	0	H0	R	
	11	SCLLOW	0	H0	R	
	10	BSY	0	H0/S0	R	
	9	TR	0	H0	R	
	8	-	0	-	R	
	7	BYTEENDIF	0	H0/S0	R/W	Cleared by writing 1.
	6	GCIF	0	H0/S0	R/W	
	5	NACKIF	0	H0/S0	R/W	
	4	STOPIF	0	H0/S0	R/W	
	3	STARTIF	0	H0/S0	R/W	
	2	ERRIF	0	H0/S0	R/W	
	1	RBFIF	0	H0/S0	R	Cleared by reading the I2CnRXD reg-
						ister.
	0	TBEIF	0	H0/S0	R	Cleared by writing to the I2CnTXD
						register.

#### Bits 15–13 Reserved

#### Bit 12 SDALOW

This bit indicates that SDA is set to low level.

- 1 (R): SDA = Low level
- 0 (R): SDA = High level

#### Bit 11 SCLLOW

This bit indicates that SCL is set to low level.

- 1 (R): SCL = Low level
- 0 (R): SCL = High level

#### Bit 10 BSY

This bit indicates that the I<sup>2</sup>C bus is placed into busy status.

1 (R): I<sup>2</sup>C bus busy

0 (R): I<sup>2</sup>C bus free

#### Bit 9 TR

This bit indicates whether the I2C is set in transmission mode or not.

- 1 (R): Transmission mode
- 0 (R): Reception mode

#### Bit 8 Reserved

- Bit 6 GCIF
- Bit 5 NACKIF
- Bit 4 STOPIF
- Bit 3 STARTIF
- Bit 2 ERRIF
- Bit 1 RBFIF
- Bit 0 TBEIF

These bits indicate the I2C interrupt cause occurrence status.

- 1 (R): Cause of interrupt occurred
- 0 (R): No cause of interrupt occurred
- 1 (W): Clear flag
- 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

I2CnINTF.BYTEENDIF bit: End of transfer interrupt

I2CnINTF.GCIF bit:	General call address reception interrupt
I2CnINTF.NACKIF bit:	NACK reception interrupt
I2CnINTF.STOPIF bit:	STOP condition interrupt
I2CnINTF.STARTIF bit:	START condition interrupt
I2CnINTF.ERRIF bit:	Error detection interrupt
I2CnINTF.RBFIF bit:	Receive buffer full interrupt
I2CnINTF.TBEIF bit:	Transmit buffer empty interrupt

### I2C Ch.n Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnINTE	15–8	_	0x00	-	R	-
	7	BYTEENDIE	0	HO	R/W	
	6	GCIE	0	H0	R/W	
	5	NACKIE	0	H0	R/W	
	4	STOPIE	0	H0	R/W	
	3	STARTIE	0	H0	R/W	
	2	ERRIE	0	H0	R/W	
	1	RBFIE	0	H0	R/W	
	0	TBEIE	0	H0	R/W	

#### Bits 15–8 Reserved

14 I<sup>2</sup>C (I2C)

- Bit 7 BYTEENDIE
- Bit 6 GCIE
- Bit 5 NACKIE
- STOPIE Bit 4
- Bit 3 **STARTIE**
- Bit 2 ERRIE
- Bit 1 RBFIE
- Bit 0 TBEIE

These bits enable I2C interrupts.

1 (R/W): Enable interrupts

0 (R/W): Disable interrupts

I2CnINTE.ERRIE bit:

The following shows the correspondence between the bit and interrupt: I2CnINTE.BYTEENDIE bit: End of transfer interrupt I2CnINTE.GCIE bit: General call address reception interrupt I2CnINTE.NACKIE bit: NACK reception interrupt I2CnINTE.STOPIE bit: STOP condition interrupt

I2CnINTE.STARTIE bit: START condition interrupt

Error detection interrupt

Receive buffer full interrupt

I2CnINTE.RBFIE bit: I2CnINTE.TBEIE bit: Transmit buffer empty interrupt

# 15 16-bit PWM Timers (T16B)

# 15.1 Overview

T16B is a 16-bit PWM timer with comparator/capture functions. The features of T16B are listed below.


- Counter block
  - 16-bit up/down counter
  - A clock source and a clock division ratio for generating the count clock are selectable in each channel.
  - The count mode is configurable from combinations of up, down, or up/down count operations, and one-shot operations (counting for one cycle configured) or repeat operations (counting continuously until stopped via software).
  - Supports an event counter function using an external clock.
- Comparator/capture block
  - Supports up to six comparator/capture circuits to be included per one channel.
  - The comparator compares the counter value with the values specified via software to generate interrupt signals and a PWM waveform. (Can be used as an interval timer, PWM waveform generator, and external event counter.)
  - The capture circuit captures counter values using external/software trigger signals and generates interrupts. (Can be used to measure external event periods/cycles.)

Figure 15.1.1 shows the T16B configuration.

Table 15.1.1 T16B Channel Configuration of S1C17M20/M21/M22/M23/M24/M25

Item	S1C17M	/120/M23	S1C17M21/M24	S1C17M22/M25		
nem	24-pin package 32-pin package		51017M21/W24	5101710122/10125		
Number of channels	2 channels (Ch.0 and Ch.1)					
Event counter function	Ch.0: EXCL00 or EXCL01 pin input					
	Ch.1: EXCL10 or EXCL11 pin input					
Number of comparator/ capture circuits per channel	2 systems (0 and 1)					
Timer generating signal output Ch.0: TOUT00 and TOUT01 pin outputs (2 system				tems)		
	Ch.1: TOUT10 and TOUT11 pin outputs (2 systems)					
Capture signal input	Ch.0: CAP00 and CAP01 pin inputs (2 systems)					
	Ch	.1: CAP10 and CAP1	1 pin inputs (2 syste	ms)		

**Note**: In this chapter, '*n*' refers to a channel number, and '*m*' refers to an input/output pin number or a comparator/capture circuit number in a channel.



#### Figure 15.1.1 T16B Configuration

# 15.2 Input/Output Pins

Table 15.2.1 lists the T16B pins.

Table	1521	List of T16B Pins
lable	10.2.1	

Pin name	I/O*	Initial status*	Function
EXCLnm	I	I (Hi-Z)	External clock input
TOUT <i>nm</i> /CAPnm	O or I		TOUT signal output (in comparator mode) or capture trigger signal input (in capture mode)

\* Indicates the status when the pin is configured for T16B.

If the port is shared with the T16B pin and other functions, the T16B input/output function must be assigned to the port before activating T16B. For more information, refer to the "I/O Ports" chapter.

# 15.3 Clock Settings

# 15.3.1 T16B Operating Clock

When using T16B Ch.*n*, the T16B Ch.*n* operating clock CLK\_T16B*n* must be supplied to T16B Ch.*n* from the clock generator. The CLK\_T16B*n* supply should be controlled as in the procedure shown below.

1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).

When an external clock is used, select the EXCLnm pin function (refer to the "I/O Ports" chapter).

- 2. Set the following T16B*n*CLK register bits:
  - T16BnCLK.CLKSRC[2:0] bits (Clock source selection)
  - T16BnCLK.CLKDIV[3:0] bits (Clock division ratio selection = Clock frequency setting)

# 15.3.2 Clock Supply in SLEEP Mode

When using T16B during SLEEP mode, the T16B operating clock CLK\_T16B*n* must be configured so that it will keep supplying by writing 0 to the CLGOSC\_xxxxSLPC bit for the CLK\_T16B*n* clock source.

If the CLGOSC*xxxx*SLPC bit for the CLK\_T16B*n* clock source is 1, the CLK\_T16B*n* clock source is deactivated during SLEEP mode and T16B stops with the register settings and counter value maintained at those before entering SLEEP mode. After the CPU returns to normal mode, CLK\_T16B*n* is supplied and the T16B operation resumes.

# 15.3.3 Clock Supply in DEBUG Mode

The CLK\_T16Bn supply during DEBUG mode should be controlled using the T16BnCLK.DBRUN bit.

The CLK\_T16B*n* supply to T16B Ch.*n* is suspended when the CPU enters DEBUG mode if the T16B*n*CLK.DB-RUN bit = 0. After the CPU returns to normal mode, the CLK\_T16B*n* supply resumes. Although T16B Ch.*n* stops operating when the CLK\_T16B*n* supply is suspended, the counter and registers retain the status before DEBUG mode was entered. If the T16B*n*CLK.DBRUN bit = 1, the CLK\_T16B*n* supply is not suspended and T16B Ch.*n* will keep operating in DEBUG mode.

# 15.3.4 Event Counter Clock

When EXCL*nm* is selected as the clock source using the T16B*n*CLK.CLKSRC[2:0] bits, the channel functions as a timer or event counter that counts the EXCL*nm* pin input clocks.

The counter counts rising edges of the input signal. This can be changed so that the counter will count falling edges of the original signal by selecting EXCL*nm* inverted input as the clock source.




Figure 15.3.4.1 Count Timing (During Count Up Operation)

**Note**: When running the counter using the event counter clock, two dummy clocks must be input before the first counting up/down can be performed.

# **15.4 Operations**

### 15.4.1 Initialization

T16B Ch.n should be initialized and started counting with the procedure shown below. Perform initial settings for comparator mode when using T16B as an interval timer, PWM waveform generator, or external event counter. Perform initial settings for capture mode when using T16B to measure external event periods/cycles.

#### Initial settings for comparator mode

- 1. Configure the T16B Ch.n operating clock.
- 2 Set the T16BnCTL.MODEN bit to 1. (Enable T16B operations)
- 3. Set the following T16BnCCCTL0 and T16BnCCCTL1 register bits:
  - Set the T16BnCCCTLm.CCMD bit to 0.\* (Set comparator mode) (Configure compare buffer)
  - T16BnCCCTLm.CBUFMD[2:0] bits
  - \* Another circuit in the comparator/capture circuit pair (circuits 0 and 1, 2 and 3, 4 and 5) can be set to capture mode.

(Select waveform generation signal)

(Set the counter comparison value)

(Select count up/down operation)

(Select one-shot/repeat operation)

(Reset counter) (Start counting)

(Select TOUT signal polarity)

(Set MAX counter data)

(Select TOUT signal generation mode)

Set the following bits when the TOUT*nm* output is used.

- T16BnCCCTLm.TOUTMT bit
- T16BnCCCTLm.TOUTMD[2:0] bits
- T16BnCCCTLm.TOUTINV bit
- 4. Set the T16BnMC register.
- 5. Set the T16BnCCR0 and T16BnCCR1 registers.
- 6. Set the following bits when using the interrupt:
  - Write 1 to the interrupt flags in the T16BnINTF register. (Clear interrupt flags) - Set the interrupt enable bits in the T16BnINTE register to 1. (Enable interrupts)
- 7. Set the following T16BnCTL register bits:
  - T16BnCTL.CNTMD[1:0] bits
  - T16BnCTL.ONEST bit
  - Set the T16BnCTL.PRESET bit to 1.
  - Set the T16BnCTL.RUN bit to 1.

#### Initial settings for capture mode

- 1. Configure the T16B Ch.n operating clock. 2 Set the T16B*n*CTL.MODEN bit to 1. (Enable T16B operations) 3. Set the following T16BnCCCTL0 and T16BnCCCTL1 register bits: - Set the T16BnCCCTLm.CCMD bit to 1.\* (Set capture mode) - T16BnCCCTLm.SCS bit (Set synchronous/asynchronous mode) - T16BnCCCTLm.CAPIS[1:0] bits (Set trigger signal) - T16BnCCCTLm.CAPTRG[1:0] bits (Select trigger edge) \* Another circuit in the comparator/capture circuit pair (circuits 0 and 1, 2 and 3, 4 and 5) can be set to comparator mode. 4. Set the T16BnMC register. (Set MAX counter data) 5. Set the following bits when using the interrupt: - Write 1 to the interrupt flags in the T16B*n*INTF register. (Clear interrupt flags) - Set the interrupt enable bits in the T16BnINTE register to 1. (Enable interrupts) 6. Set the following T16BnCTL register bits: - T16BnCTL.CNTMD[1:0] bits (Select count up/down operation) - T16BnCTL.ONEST bit (Select one-shot/repeat operation) (Reset counter) - Set the T16BnCTL.PRESET bit to 1. (Start counting)
  - Set the T16BnCTL.RUN bit to 1.
- Seiko Epson Corporation

# 15.4.2 Counter Block Operations

The counter in each counter block channel is a 16-bit up/down counter that counts the selected operating clock (count clock).

#### Count mode

The T16BnCTL.CNTMD[1:0] bits allow selection of up, down, and up/down mode. The T16BnCTL.ONEST bit allows selection of repeat and one-shot mode. The counter operates in six counter modes specified with a combination of these modes.

Repeat mode enables the counter to continue counting until stopped via software. Select this mode to generate periodic interrupts at desired intervals or to generate timer output waveforms.

One-shot mode enables the counter to stop automatically. Select this mode to stop the counter after an interrupt has occurred once, such as for measuring pulse width or external event intervals and checking a specific lapse of time.

Up, down, and up/down mode configures the counter as an up counter, down counter and up/down counter, respectively.

#### MAX counter data register

The MAX counter data register (T16B*n*MC.MC[15:0] bits) is used to set the maximum value of the counter (hereafter referred to as MAX value). This setting limits the count range to 0x0000–MAX value and determines the count and interrupt cycles. When the counter is set to repeat mode, the MAX value can be rewritten in the procedure shown below even if the counter is running.

- 1. Check to see if the T16BnCTL.MAXBSY bit is set to 0.
- 2. Write the MAX value to the T16BnMC.MC[15:0] bits.
- **Note**: When rewriting the MAX value, the new MAX value should be written after the counter has been reset to the previously set MAX value.

#### Counter reset

Setting the T16B*n*CTL.PRESET bit to 1 resets the counter. This clears the counter to 0x0000 in up or up/down mode, or presets the MAX value to the counter in down mode. The counter is also cleared to 0x0000 when the counter value exceeds the MAX value during count up operation.

#### **Counting start**

To start counting, set the T16BnCTL.RUN bit to 1. The counting stop control depends on the count mode set.

#### Counter value read

The counter value can be read out from the T16BnTC.TC[15:0] bits. However, since T16B operates on CLK\_T16Bn, one of the operations shown below is required to read correctly by the CPU.

- Read the counter value twice or more and check to see if the same value is read.
- Stop the timer and then read the counter value.

#### Counter status check

The counter operating status can be checked using the T16BnCS.BSY bit. The T16BnCS.BSY bit is set to 1 while the counter is running or 0 while the counter is idle.

The current count direction can also be checked using the T16BnCS.UP\_DOWN bit. The T16BnCS.UP\_ DOWN bit is set to 1 during count up operation or 0 during count down operation.

#### Operations in repeat up count and one-shot up count modes

In these modes, the counter operates as an up counter and counts from 0x0000 (or current value) to the MAX value. In repeat up count mode, the counter returns to 0x0000 if it exceeds the MAX value and continues counting until the T16BnCTL.RUN bit is set to 0. If the MAX value is altered to a value larger than the current counter value during counting, the counter keeps counting up to the new MAX value. If the MAX value is altered to a value smaller than the current counter value, the counter is cleared to 0x0000 and continues counting up to the new MAX value.

In one-shot up count mode, the counter returns to 0x0000 if it exceeds the MAX value and stops automatically at that point.





Figure 15.4.2.1 Operations in Repeat Up Count and One-shot Up Count Modes

### Operations in repeat down count and one-shot down count modes

In these modes, the counter operates as a down counter and counts from the MAX value (or current value) to 0x0000.

In repeat down count mode, the counter returns to the MAX value if a counter underflow occurs and continues counting until the T16B*n*CTL.RUN bit is set to 0. If the MAX value is altered during counting, the counter keeps counting down to 0x0000 and continues counting down from the new MAX value after a counter underflow occurs.

In one-shot down count mode, the counter returns to the MAX value if a counter underflow occurs and stops automatically at that point.



(1) Repeat down count mode




Figure 15.4.2.2 Operations in Repeat Down Count and One-shot Down Count Modes

### Operations in repeat up/down count and one-shot up/down count modes

In these modes, the counter operates as an up/down counter and counts as 0x0000 (or current value)  $\rightarrow$  the MAX value  $\rightarrow 0x0000$ .

In repeat up/down count mode, the counter repeats counting up from 0x0000 to the MAX value and counting down from the MAX value to 0x0000 until the T16B*n*CTL.RUN bit is set to 0. If the MAX value is altered to a value larger than the current counter value during count up operation, the counter keeps counting up to the new MAX value. If the MAX value is altered to a value smaller than the current counter value, the counter is cleared to 0x0000 and continues counting up to the new MAX value. If the MAX value is altered to 0x0000 and continues counting up to the new MAX value. If the MAX value is altered during count down operation, the counter keeps counting down to 0x0000 and then starts counting up to the new MAX value. In one-shot up/down count mode, the counter stops automatically when it reaches 0x0000 during count down

In one-shot up/down count mode, the counter stops automatically when it reaches 0x0000 during count down operation.




Figure 15.4.2.3 Operations in Repeat Up/Down Count and One-shot Up/Down Count Modes

S1C17M20/M21/M22/M23/M24/M25

TECHNICAL MANUAL (Rev. 1.1)

## 15.4.3 Comparator/Capture Block Operations

The comparator/capture block functions as a comparator to compare the counter value with the register value set or a capture circuit to capture counter values using the external/software trigger signals.

### Comparator/capture block operating mode

The comparator/capture block includes two systems (four or six systems) of comparator/capture circuits and each system can be set to comparator mode or capture mode, individually.


Set the T16BnCCCTLm.CCMD bit to 0 to set the comparator/capture circuit m to comparator mode or 1 to set it to capture mode.


### Operations in comparator mode

The comparator mode compares the counter value and the value set via software. It generates an interrupt and toggles the timer output signal level when the values are matched. The T16BnCCRm register functions as the compare data register used for setting a comparison value in this mode. The TOUTnm/CAPnm pin is configured to the TOUTnm pin.

When the counter reaches the value set in the T16BnCCRm register during counting, the comparator asserts the MATCH signal and sets the T16BnINTF.COMPCAPmIF bit (compare interrupt flag) to 1.

When the counter reaches the MAX value in comparator mode, the T16B*n*INTF.CNTMAXIF bit (counter MAX interrupt flag) is set to 1. When the counter reaches 0x0000, the T16B*n*INTF.CNTZEROIF bit (counter zero interrupt flag) is set to 1.





#### (3) Repeat up/down count mode PRESET = 1 RUN = 10xffff Count cycle MAX value (T16BnMC register) Compare period during counting up Comparison value Counter (T16BnCCRm register) Compare period during counting down 0x0000 Time CNTMAXIF = 1 CNTZEROIF = 1 CNTMAXIF = 1CMPCAP*m*IF = 1 CMPCAPmIF = 1CMPCAP*m*IF = 1

(Note that the T16BnINTF.CMPCAPmIF/CNTMAXIF/CNTZEROIF bit clearing operations via software are omitted from the figure.) Figure 15.4.3.1 Operation Examples in Comparator Mode

The time from counter = 0x0000 or MAX value to occurrence of a compare interrupt (compare period) and the time to occurrence of a counter MAX or counter zero interrupt (count cycle) can be calculated as follows:

### During counting up

Compare period = 
$$\frac{(CC + 1)}{f_{CLK_T16B}}$$
 [s] Count cycle =  $\frac{(MAX + 1)}{f_{CLK_T16B}}$  [s] (Eq. 15.1)

During counting down

Compare period = 
$$\frac{(MAX - CC + 1)}{f_{CLK_T16B}}$$
 [s] Count cycle =  $\frac{(MAX + 1)}{f_{CLK_T16B}}$  [s] (Eq. 15.2)

Where


T16BnCCRm register setting value (0 to 65,535) CC: T16BnMC register setting value (0 to 65,535) MAX:

fCLK\_T16B: Count clock frequency [Hz]


The comparator MATCH signal and counter MAX/ZERO signals are also used to generate a timer output waveform (TOUT). Refer to "TOUT Output Control" for more information.


### **Compare buffer**


The comparator loads the comparison value, which has been written to the T16BnCCRm register, to the compare buffer before comparing it with the counter value. For example, when generating a PWM waveform, the waveform with the desired duty ratio may not be generated if the comparison value is altered asynchronous to the count operation. To avoid this problem, the timing to load the comparison value to the compare buffer can be configured using the T16BnCCCTLm.CBUFMD[2:0] bits for synchronization with the count operation.

















(Note that the T16BnINTF.CMPCAPmIF/CNTMAXIF/CNTZEROIF bit clearing operations via software are omitted from the figure.) Figure 15.4.3.2 Compare Buffer Operations


### Operations in capture mode

The capture mode captures the counter value when an external event, such as a key entry, occurs (at the specified edge of the external input/software trigger signal). In this mode, the T16BnCCRm register functions as the capture register from which the captured data is read. Furthermore, the TOUTnm/CAPnm pin is configured to the CAPnm pin.

The trigger signal and the trigger edge to capture the counter value are selected using the T16BnCCCTLm. CAPIS[1:0] bits and the T16BnCCCTLm.CAPTRG[1:0] bits, respectively.

When a specified trigger edge is input during counting, the current counter value is loaded to the T16BnCCRm register. At the same time the T16BnINTF.CMPCAPmIF bit is set. The interrupt occurred by this bit can be used to read the captured data from the T16BnCCRm register. For example, external event cycles and pulse widths can be measured from the difference between two captured counter values read.

If the captured data stored in the T16B*n*CCR*m* register is overwritten by the next trigger when the T16B*n*INTF. CMPCAP*m*IF bit is still set, an overwrite error occurs (the T16B*n*INTF.CAPOW*m*IF bit is set).



An overwrite error occurs as the T16BnINTF.CMPCAPmIF bit has not been cleared.




### Synchronous capture mode/asynchronous capture mode

The capture circuit can operate in two operating modes: synchronous capture mode and asynchronous capture mode.

Synchronous capture mode is provided to avoid the possibility of invalid data reading by capturing counter data simultaneously with the counter being counted up/down. Set the T16BnCCCTLm.SCS bit to 1 to set the capture circuit to synchronous capture mode. This mode captures counter data by synchronizing the capture signal with the counter clock.


On the other hand, asynchronous capture mode can capture counter data by detecting a trigger pulse even if the pulse is shorter than the counter clock cycle that becomes invalid in synchronous capture mode. Set the T16BnCCCTLm.SCS bit to 0 to set the capture circuit to asynchronous capture mode.



(1) Synchronous capture mode

## 15.4.4 TOUT Output Control

Comparator mode can generate TOUT signals using the comparator MATCH and counter MAX/ZERO signals. The generated signals can be output to outside the IC. Figure 15.4.4.1 shows the TOUT output circuits (circuits 0 and 1).



Each timer channel includes two (four, or six) TOUT output circuits and their signal generation and output can be controlled individually.

### **TOUT** generation mode

The T16BnCCCTLm.TOUTMD[2:0] bits are used to set how the TOUT signal waveform is changed by the MATCH and MAX/ZERO signals.


Furthermore, when the T16B*n*CCCTL*m*.TOUTMT bit is set to 1, the TOUT circuit uses the MATCH signal output from another system in the circuit pair (0 and 1, 2 and 3, 4 and 5). This makes it possible to change the signal twice within a counter cycle.


### **TOUT** signal polarity

The TOUT signal polarity (active level) can be set using the T16BnCCCTLm.TOUTINV bit. It is set to active high by setting the T16BnCCCTLm.TOUTINV bit to 0 and active low by setting to 1.

Figures 15.4.4.2 and 15.4.4.3 show the TOUT output waveforms.

(1) Repeat up count mode	(MAX value = 5, Compare buffer value = 2, T16BnCCCTLm.TOUTINV bit = 0)
PRESET	
Count clock	
T16BnTC.TC[15:0]	<u> </u>
MATCH signal	
MAX signal	
T16BnCCCTLm.TOUTO	
TOUT output (*) Software control mode (0x0)	
Set mode (0x1)	
Toggle/reset mode (0x2)	
Set/reset mode (0x3)	
Toggle mode(0x4)	
Reset mode (0x5)	
Toggle/set mode (0x6)	
Reset/set mode (0x7)	
	* () indicates the T16BnCCCTLm.TOUTMD[2:0] bit-setting value.
(2) Repeat down count mode	(MAX value = 5, Compare buffer value = 2, T16BnCCCTLm.TOUTINV bit = 0)
PRESET	
Count clock	
T16BnTC.TC[15:0]	
T16BnCCCTLm.TOUTO	
TOUT output (*) Software control mode (0x0)	
Set mode (0x1)	
Toggle/reset mode (0x2)	
Set/reset mode (0x3)	
Toggle mode(0x4)	
Reset mode (0x5)	
Toggle/set mode (0x6)	
Reset/set mode (0x7)	





(1) Repeat up count mode	(MAX value = 5, Compare	buffer (0) value = 2, Compare buffer (	1) value = 3, T16BnCCCTLm.TOUTINV bit = 0)
RUN			
PRESET			
Count clock			
T16BnTC.TC[15:0]	X 0 X 1 X 2 X	3 \ 4 \ 5 \ 0 \ 1 \ 2	(3)(4)(5)(0)(1)(2)(3)
MATCH(0) signal			
MATCH(1) signal		—	
T16BnCCCTLm.TOUTO			
TOUT output (*) Software control mode (0x0) TOUT <i>n</i> 0			
TOUT <i>n</i> 1			
Set mode (0x1) TOUT <i>n</i> 0			
TOUT <i>n</i> 1			
Toggle/reset mode (0x2) TOUT <i>n</i> 0	Γ		
TOUT <i>n</i> 1			
Set/reset mode (0x3) TOUT <i>n</i> 0			
TOUT <i>n</i> 1			
Toggle mode(0x4) TOUT <i>n</i> 0			
TOUT <i>n</i> 1			
Reset mode (0x5) TOUT <i>n</i> 0			
TOUT <i>n</i> 1			
Toggle/set mode (0x6) TOUT <i>n</i> 0	Г		
TOUT <i>h</i> 0 TOUT <i>n</i> 1			
Reset/set mode (0x7)			
TOUT nO			
TOUT <i>n</i> 1			

\* () indicates the T16BnCCCTLm.TOUTMD[2:0] bit-setting value.

(2) Repeat down count mode	(MAX value = 5, Compare buffer (0) value = 2, Compare buffer (1) value = 3, T16BnCCCTLm.TOUTINV bit = 0	)
RUN		_
PRESET		
Count clock		
T16BnTC.TC[15:0]	5 4 3 2 1 0 5 4 3 2 1 0 5 4 3 2 1 0 5 4 3 2 2	_
MATCH(0) signal		_
MATCH(1) signal		_
T16BnCCCTLm.TOUTO		_
TOUT output (*) Software control mode (0x0) TOUT <i>n</i> 0		
TOUT <i>n</i> 1		
Set mode (0x1) TOUT <i>n</i> 0		_
		-
Toggle/reset mode (0x2) TOUT <i>n</i> 0		
TOUTn1		
Set/reset mode (0x3) TOUT <i>n</i> 0		_
TOUTn1		
Toggle mode(0x4)		
		-
Reset mode (0x5) TOUT <i>n</i> 0		_
TOUT <i>n</i> 1		_
Toggle/set mode (0x6) TOUT <i>n</i> 0		_
TOUT <i>n</i> 1		_
Reset/set mode (0x7) TOUT <i>n</i> 0		
TOUT <i>n</i> 1		_

\* () indicates the T16BnCCCTLm.TOUTMD[2:0] bit-setting value.

(3) Repeat up/down count mode	(MAX value = 5, Compare buffer (0) value = 2, Compare buffer (1) value = 3, T16BnCCCTLm.TOUTINV bit = 0	1)
RUN		_
PRESET		_
Count clock		
T16B <i>n</i> TC.TC[15:0]	0 1 2 3 4 5 4 3 2 1 0 1 2 3 4 5	_
MATCH(0) signal		
MATCH(1) signal		
T16BnCCCTLm.TOUTO		
TOUT output (*) Software control mode (0x0) TOUT <i>n</i> 0		
TOUT <i>n</i> 1		
Set mode (0x1) TOUT <i>n</i> 0		_
TOUT <i>n</i> 1		-
Toggle/reset mode (0x2) TOUT <i>n</i> 0		
TOUT <i>n</i> 1		
Set/reset mode (0x3) TOUT <i>n</i> 0		
TOUT <i>n</i> 1		-
Toggle mode(0x4) TOUT <i>n</i> 0 _		
TOUT <i>n</i> 1		
Reset mode (0x5) TOUT <i>n</i> 0		
TOUT <i>n</i> 1		
Toggle/set mode (0x6) TOUT <i>n</i> 0		
-		
Reset/set mode (0x7)		_
-		
-		_

\* () indicates the T16BnCCCTLm.TOUTMD[2:0] bit-setting value.

Figure 15.4.4.3 TOUT Output Waveform (T16BnCCCTL0.TOUTMT bit = 1, T16BnCCCTL1.TOUTMT bit = 0)

# 15.5 Interrupt

Each T16B channel has a function to generate the interrupt shown in Table 15.5.1.

Interrupt	Interrupt flag	Set condition	<b>Clear condition</b>					
Capture	T16BnINTF.CAPOWmIF	When the T16BnINTF.CMPCAPmIF bit =1 and the T16Bn	Writing 1					
overwrite		CCRm register is overwritten with new captured data in	_					
		capture mode						
Compare/	T16BnINTF.CMPCAPmIF	When the counter value becomes equal to the compare buf-	Writing 1					
capture		fer value in comparator mode	_					
		When the counter value is loaded to the T16BnCCRm regis-						
		ter by a capture trigger input in capture mode						
Counter MAX	T16BnINTF.CNTMAXIF	When the counter reaches the MAX value	Writing 1					
Counter zero	T16BnINTF.CNTZEROIF	When the counter reaches 0x0000	Writing 1					

Table 15.5.1 T16B Interrupt Function

T16B provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

# **15.6 Control Registers**

## T16B Ch.n Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
Register name	DIL	Dit name	initiai	nesei	n/ W	nemarks
T16BnCLK	15–9	-	0x00	-	R	-
	8	DBRUN	0	H0	R/W	
	7–4	CLKDIV[3:0]	0x0	H0	R/W	
	3	-	0	-	R	
	2–0	CLKSRC[2:0]	0x0	H0	R/W	

### Bits 15–9 Reserved

### Bit 8 DBRUN

This bit sets whether the T16B Ch.n operating clock is supplied in DEBUG mode or not.

1 (R/W): Clock supplied in DEBUG mode

0 (R/W): No clock supplied in DEBUG mode

### Bits 7–4 CLKDIV[3:0]

These bits select the division ratio of the T16B Ch.n operating clock (counter clock).

### Bit 3 Reserved

### Bits 2–0 CLKSRC[2:0]

These bits select the clock source of T16B Ch.n.

			T	16BnCLK.CL	KSRC[2:0] bi	ts		
T16BnCLK.	0x0	0x1	0x2	0x3	0x4	0x5	0x6	0x7
CLKDIV[3:0] bits	IOSC	OSC1	OSC3	EXOSC	EXCLn0	EXCLn1	EXCLn0 inverted input	EXCLn1 inverted input
Oxf	1/32,768	1/1	1/32,768	1/1	1/1	1/1	1/1	1/1
0xe	1/16,384		1/16,384					
0xd	1/8,192		1/8,192					
0xc	1/4,096		1/4,096					
0xb	1/2,048		1/2,048					
0xa	1/1,024		1/1,024					
0x9	1/512		1/512					
0x8	1/256	1/256	1/256					
0x7	1/128	1/128	1/128					
0x6	1/64	1/64	1/64					
0x5	1/32	1/32	1/32					
0x4	1/16	1/16	1/16					
0x3	1/8	1/8	1/8					
0x2	1/4	1/4	1/4					
0x1	1/2	1/2	1/2					
0x0	1/1	1/1	1/1					

Table 15.6.1 Clock Source and Division Ratio Settings

(Note) The oscillator circuits/external inputs that are not supported in this IC cannot be selected as the clock source.

## T16B Ch.n Counter Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16BnCTL	15–9	-	0x00	-	R	-
	8	MAXBSY	0	H0	R	
	7–6	-	0x0	-	R	
	5–4	CNTMD[1:0]	0x0	H0	R/W	
	3	ONEST	0	H0	R/W	
	2	RUN	0	H0	R/W	
	1	PRESET	0	H0	R/W	
	0	MODEN	0	H0	R/W	

### Bits 15–9 Reserved

### Bit 8 MAXBSY

This bit indicates whether data can be written to the T16BnMC register or not.

1 (R): Busy status (cannot be written)

0 (R): Idle (can be written)

While this bit is 1, the T16B*n*MC register is loading the MAX value. Data writing is prohibited during this period.

### Bits 7–6 Reserved

### Bits 5–4 CNTMD[1:0]

These bits select the counter up/down mode. The count mode is configured with this selection and the T16BnCTL.ONEST bit setting (see Table 15.6.2).

### Bit 3 ONEST

This bit selects the counter repeat/one-shot mode. The count mode is configured with this selection and the T16BnCTL.CNTMD[1:0] bit settings (see Table 15.6.2).

T16BnCTL.CNTMD[1:0] bits	Count mode					
TIOB//CTL.CNTMD[1:0] bits	T16BnCTL.ONEST bit = 1	T16BnCTL.ONEST bit = 0				
0x3	Reserved					
0x2	One-shot up/down count mode	Repeat up/down count mode				
0x1	One-shot down count mode	Repeat down count mode				
0x0	One-shot up count mode	Repeat up count mode				

### Bit 2 RUN

This bit starts/stops counting.

- 1 (W): Start counting
- 0 (W): Stop counting
- 1 (R): Counting
- 0 (R): Idle

By writing 1 to this bit, the counter block starts count operations. However, the T16B*n*CTL.MODEN bit must be set to 1 in conjunction with this bit or it must be set in advance. While the timer is running, writing 0 to the T16B*n*CTL.RUN bit stops count operations. When the counter stops by the counter MAX/ZERO signal in one-shot mode, this bit is automatically cleared to 0.

### Bit 1 PRESET

This bit resets the counter.

- 1 (W): Reset
- 0 (W): Ineffective
- 1 (R): Resetting in progress
- 0 (R): Resetting finished or normal operation

In up mode or up/down mode, the counter is cleared to 0x0000 by writing 1 to this bit. In down mode, the MAX value, which has been set to the T16B*n*MC register, is preset to the counter. However, the T16B*n*CTL.MODEN bit must be set to 1 in conjunction with this bit or it must be set in advance.

### Bit 0 MODEN

This bit enables the T16B Ch.n operations.

- 1 (R/W): Enable (Start supplying operating clock)
- 0 (R/W): Disable (Stop supplying operating clock)
- **Note**: The counter reset operation using the T16B*n*CTL.PRESET bit and the counting start operation using the T16B*n*CTL.RUN bit take effect only when the T16B*n*CTL.MODEN bit = 1.

### T16B Ch.n Max Counter Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16BnMC	15–0	MC[15:0]	0xffff	HO	R/W	_

### Bits 15-0 MC[15:0]

These bits are used to set the MAX value to preset to the counter. For more information, refer to "Counter Block Operations - MAX counter data register."

- **Notes:** When one-shot mode is selected, do not alter the T16B*n*MC.MC[15:0] bits (MAX value) during counting.
  - Make sure the T16BnCTL.MODEN bit is set to 1 before writing data to the T16BnMC. MC[15:0] bits. If the T16BnCTL.MODEN bit = 0 when writing to the T16BnMC.MC[15:0] bits, set the T16BnCTL.MODEN bit to 1 until the T16BnCS.BSY bit is set to 0 from 1.
  - Do not set the T16BnMC.MC[15:0] bits to 0x0000.

### T16B Ch.n Timer Counter Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16BnTC	15–0	TC[15:0]	0x0000	H0	R	_

### Bits 15-0 TC[15:0]

The current counter value can be read out through these bits.

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16BnCS	15–8	-	0x00	-	R	-
	7	CAPI5	0	H0	R	
	6	CAPI4	0	H0	R	
	5	CAPI3	0	H0	R	
	4	CAPI2	0	H0	R	
	3	CAPI1	0	H0	R	
	2	CAPI0	0	H0	R	
	1	UP_DOWN	1	H0	R	
	0	BSY	0	H0	R	

## T16B Ch.n Counter Status Register

### Bits 15-8 Reserved

- Bit 7 CAPI5
- Bit 6 CAPI4
- Bit 5 CAPI3
- Bit 4 CAPI2
- Bit 3 CAPI1

### Bit 2 CAPI0

These bits indicate the signal level currently input to the CAPnm pin.

- 1 (R): Input signal = High level
- 0 (R): Input signal = Low level

The following shows the correspondence between the bit and the CAPnm pin:

T16BnCS.CAPI5 bit: CAPn5 pin T16BnCS.CAPI4 bit: CAPn4 pin T16BnCS.CAPI3 bit: CAPn3 pin T16BnCS.CAPI2 bit: CAPn2 pin T16BnCS.CAPI1 bit: CAPn1 pin T16BnCS.CAPI0 bit: CAPn0 pin

**Note:** The configuration of the T16BnCS.CAPIm bits depends on the model. The bits corresponding to the CAPnm pins that do not exist are read-only bits and are always fixed at 0.

### Bit 1 UP\_DOWN

This bit indicates the currently set count direction.

- 1 (R): Count up
- 0 (R): Count down

### Bit 0 BSY

This bit indicates the counter operating status.

- 1 (R): Running
- 0 (R): Idle

## T16B Ch.n Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16BnINTF	15–14	-	0x0	-	R	-
	13	CAPOW5IF	0	H0	R/W	Cleared by writing 1.
	12	CMPCAP5IF	0	H0	R/W	
	11	CAPOW4IF	0	H0	R/W	
	10	CMPCAP4IF	0	H0	R/W	
	9	CAPOW3IF	0	H0	R/W	
	8	CMPCAP3IF	0	H0	R/W	
	7	CAPOW2IF	0	H0	R/W	
	6	CMPCAP2IF	0	H0	R/W	
	5	CAPOW1IF	0	H0	R/W	
	4	CMPCAP1IF	0	H0	R/W	
	3	CAPOW0IF	0	H0	R/W	
	2	CMPCAP0IF	0	H0	R/W	
	1	CNTMAXIF	0	H0	R/W	
	0	CNTZEROIF	0	H0	R/W	

### Bits 15–14 Reserved

- Bit 13CAPOW5IFBit 12CMPCAP5IFBit 11CAPOW4IFBit 10CMPCAP4IFBit 9CAPOW3IFBit 8CMPCAP3IFBit 7CAPOW2IF
- Bit 6 CMPCAP2IF
- Bit 5 CAPOW1IF
- Bit 4 CMPCAP1IF
- Bit 3 CAPOW0IF
- Bit 2 CMPCAP0IF
- Bit 1 CNTMAXIF

### Bit 0 CNTZEROIF

These bits indicate the T16B Ch.n interrupt cause occurrence status.

- 1 (R): Cause of interrupt occurred
- 0 (R): No cause of interrupt occurred
- 1 (W): Clear flag
- 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

T16BnINTF.CAPOW5IF bit:Capture 5 overwrite interruptT16BnINTF.CMPCAP5IF bit:Compare/capture 5 interruptT16BnINTF.CMPCAP5IF bit:Capture 4 overwrite interruptT16BnINTF.CMPCAP4IF bit:Compare/capture 4 interruptT16BnINTF.CMPCAP4IF bit:Capture 3 overwrite interruptT16BnINTF.CMPCAP3IF bit:Capture 3 overwrite interruptT16BnINTF.CMPCAP3IF bit:Compare/capture 3 interruptT16BnINTF.CMPCAP3IF bit:Capture 2 overwrite interruptT16BnINTF.CMPCAP2IF bit:Compare/capture 2 interruptT16BnINTF.CMPCAP2IF bit:Capture 1 overwrite interruptT16BnINTF.CMPCAP1IF bit:Compare/capture 1 interruptT16BnINTF.CAPOW0IF bit:Capture 0 overwrite interruptT16BnINTF.CMPCAP0IF bit:Compare/capture 0 interruptT16BnINTF.CNTMAXIF bit:Counter MAX interruptT16BnINTF.CNTZEROIF bit:Counter zero interrupt

**Note**: The configuration of the T16BnINTF.CAPOWmIF and T16BnINTF.CMPCAPmIF bits depends on the model. The bits corresponding to the comparator/capture circuits that do not exist are read-only bits and are always fixed at 0.

## T16B Ch.n Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16BnINTE	15–14	-	0x0	-	R	-
	13	CAPOW5IE	0	H0	R/W	
	12	CMPCAP5IE	0	H0	R/W	
	11	CAPOW4IE	0	H0	R/W	
	10	CMPCAP4IE	0	H0	R/W	
	9	CAPOW3IE	0	H0	R/W	
	8	CMPCAP3IE	0	H0	R/W	
	7	CAPOW2IE	0	H0	R/W	
	6	CMPCAP2IE	0	H0	R/W	
	5	CAPOW1IE	0	H0	R/W	
	4	CMPCAP1IE	0	H0	R/W	
	3	CAPOWOIE	0	H0	R/W	
	2	CMPCAP0IE	0	H0	R/W	
	1	CNTMAXIE	0	H0	R/W	
	0	CNTZEROIE	0	H0	R/W	

Bits 15–14 Reserved

- Bit 13 CAPOW5IE
- Bit 12 CMPCAP5IE
- Bit 11 CAPOW4IE
- Bit 10 CMPCAP4IE
- Bit 9 CAPOW3IE
- Bit 8 CMPCAP3IE
- Bit 7 CAPOW2IE
- Bit 6 CMPCAP2IE
- Bit 5 CAPOW1IE
- Bit 4 CMPCAP1IE
- Bit 3 CAPOW0IE
- Bit 2 CMPCAP0IE
- Bit 1 CNTMAXIE

### Bit 0 CNTZEROIE

These bits enable T16B Ch.n interrupts.

1 (R/W): Enable interrupts

0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt: T16BnINTE.CAPOW5IE bit: Capture 5 overwrite interrupt T16BnINTE.CMPCAP5IE bit: Compare/capture 5 interrupt T16BnINTE.CAPOW4IE bit: Capture 4 overwrite interrupt T16BnINTE.CMPCAP4IE bit: Compare/capture 4 interrupt T16BnINTE.CAPOW3IE bit: Capture 3 overwrite interrupt T16BnINTE.CAPOW3IE bit: Capture 3 overwrite interrupt T16BnINTE.CAPOW2IE bit: Capture 2 overwrite interrupt T16BnINTE.CAPOW2IE bit: Capture 2 overwrite interrupt T16BnINTE.CAPOW1IE bit: Capture 1 overwrite interrupt T16BnINTE.CAPOW1IE bit: Capture 1 overwrite interrupt T16BnINTE.CAPOW0IE bit: Capture 0 overwrite interrupt T16BnINTE.CAPOW0IE bit: Compare/capture 0 interrupt T16BnINTE.CAPOW0IE bit: Compare/capture 0 interrupt T16BnINTE.CMPCAP0IE bit: Compare/capture 0 interrupt T16BnINTE.CMPCAP0IE bit: Counter MAX interrupt T16BnINTE.CNTMAXIE bit: Counter zero interrupt

- **Notes:** The configuration of the T16BnINTE.CAPOWmIE and T16BnINTE.CMPCAPmIE bits depends on the model. The bits corresponding to the comparator/capture circuits that do not exist are read-only bits and are always fixed at 0.
  - To prevent generating unnecessary interrupts, the corresponding interrupt flag should be cleared before enabling interrupts.

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16BnCCCTLm	15	SCS	0	H0	R/W	_
	14–12	CBUFMD[2:0]	0x0	H0	R/W	
	11–10	CAPIS[1:0]	0x0	H0	R/W	
	9–8	CAPTRG[1:0]	0x0	H0	R/W	
	7	-	0	-	R	
	6	TOUTMT	0	H0	R/W	
	5	TOUTO	0	H0	R/W	
	4–2	TOUTMD[2:0]	0x0	H0	R/W	
	1	TOUTINV	0	H0	R/W	
	0	CCMD	0	H0	R/W	

## T16B Ch.n Comparator/Capture m Control Register

### Bit 15 SCS

This bit selects either synchronous capture mode or asynchronous capture mode.

- 1 (R/W): Synchronous capture mode
- 0 (R/W): Asynchronous capture mode

For more information, refer to "Comparator/Capture Block Operations - Synchronous capture mode/ asynchronous capture mode." The T16BnCCCTLm.SCS bit is control bit for capture mode and is ineffective in comparator mode.

### Bits 14-12 CBUFMD[2:0]

These bits select the timing to load the comparison value written in the T16BnCCRm register to the compare buffer. The T16BnCCCTLm.CBUFMD[2:0] bits are control bits for comparator mode and are ineffective in capture mode.

T16BnCCCTLm. CBUFMD[2:0] bits	Count mode	Comparison Value load timing				
0x7–0x5		Reserved				
0x4	Up mode	When the counter becomes equal to the comparison value set previously Also the counter is reset to 0x0000 simultaneously.				
	Down mode	When the counter becomes equal to the comparison value set previously Also the counter is reset to the MAX value simultaneously.				
		When the counter becomes equal to the comparison value set previously Also the counter is reset to 0x0000 simultaneously.				
0x3	Up mode	When the counter reverts to 0x0000				
	Down mode	When the counter reverts to the MAX value				
	Up/down mode	When the counter becomes equal to the comparison value set previously or when the counter reverts to $0x0000$				
0x2	Up mode	When the counter becomes equal to the comparison value set previously				
	Down mode					
	Up/down mode					
0x1	Up mode	When the counter reaches the MAX value				
	Down mode	When the counter reaches 0x0000				
	Up/down mode	When the counter reaches 0x0000 or the MAX value				
0x0	Up mode	At the CLK_T16Bn rising edge after writing to the T16BnCCRm register				
	Down mode					
	Up/down mode					

Table 15.6.3 Timings to Load Comparison Value to Compare Buffer

### Bits 11-10 CAPIS[1:0]

These bits select the trigger signal for capturing (see Table 15.6.4). The T16B*n*CCCTL*m*.CAPIS[1:0] bits are control bits for capture mode and are ineffective in comparator mode.

### Bits 9-8 CAPTRG[1:0]

These bits select the trigger edge(s) of the trigger signal at which the counter value is captured in the T16BnCCRm register in capture mode (see Table 15.6.4). The T16BnCCCTLm.CAPTRG[1:0] bits are control bits for capture mode and are ineffective in comparator mode.

	<u> </u>								
T16BnCCCTLm.		Trigger condition							
CAPTRG[1:0] bits	T16BnCCCTLm.CAPIS[1:0] bits (Trigger signal)								
(Trigger edge)	0x0 (External trigger signal) 0x2 (Software trigger signal = L) 0x3 (Software trigger signal =								
0x3 (↑ & ↓)	Rising or falling edge of the CAPnm pin input	Altering the T16BnCCCTLm.CAPIS[1:0] bits from 0x2 to 0x3, or							
	signal	from 0x3 to 0x2							
0x2 (↓)	Falling edge of the CAPnm pin input signal	Altering the T16BnCCCTLm.CAPIS[1:0] bits from 0x3 to 0x2							
0x1 (↑)	Rising edge of the CAPnm pin input signal	Altering the T16BnCCCTLm.CAPIS[1:0] bits from 0x2 to 0x3							
0x0	Not trigge	red (disable capture function)							

### Table 15.6.4 Trigger Signal/Edge for Capturing Counter Value

### Bit 7 Reserved

### Bit 6 TOUTMT

This bit selects whether the comparator MATCH signal of another system is used for generating the TOUT*nm* signal or not.

- 1 (R/W): Generate TOUT using two comparator MATCH signals of the comparator circuit pair (0 and 1, 2 and 3, 4 and 5)
- 0 (R/W): Generate TOUT using one comparator MATCH signal of comparator m and the counter MAX or ZERO signals

The T16BnCCCTLm.TOUTMT bit is control bit for comparator mode and is ineffective in capture mode.

### Bit 5 TOUTO

This bit sets the TOUT*nm* signal output level when software control mode (T16B*n*CCCTL*m*.TOUT-MD[2:0] = 0x0) is selected for the TOUT*nm* output.

1 (R/W): High level output

0 (R/W): Low level output

The T16BnCCCTLm.TOUTO bit is control bit for comparator mode and is ineffective in capture mode.

### Bits 4–2 TOUTMD[2:0]

These bits configure how the TOUT*nm* signal waveform is changed by the comparator MATCH and counter MAX/ZERO signals.

The T16BnCCCTLm.TOUTMD[2:0] bits are control bits for comparator mode and are ineffective in capture mode.

T16BnCCCTLm.	TOUT generation mode and operations									
TOUTMD[2:0] bits	T16BnCCCTLm. TOUTMT bit	Count mode	Output signal	Change in the signal						
0x7	Reset/set mode									
	0	Up count mode Up/down count mode	TOUTnm	The signal becomes inactive by the MATCH signal and it becomes active by the MAX signal.						
		Down count mode	TOUTnm	The signal becomes inactive by the MATCH signal and it becomes active by the ZERO signal.						
	1	All count modes	TOUTnm	The signal becomes inactive by the MATCH <i>m</i> signal and it becomes active by the MATCH <i>m</i> +1 signal.						
			TOUTnm+1	The signal becomes inactive by the MATCH <i>m</i> +1 signal and it becomes active by the MATCH <i>m</i> signal.						
0x6	Toggle/set mode									
	0	Up count mode Up/down count mode	TOUTnm	The signal is inverted by the MATCH signal and it becomes active by the MAX signal.						
		Down count mode	TOUTnm	The signal is inverted by the MATCH signal and it becomes active by the ZERO signal.						
	1	All count modes	TOUTnm	The signal is inverted by the MATCH <i>m</i> signal and it be- comes active by the MATCH <i>m</i> +1 signal.						
			TOUTnm+1	The signal is inverted by the MATCHm+1 signal and it be- comes active by the MATCHm signal.						
0x5	Reset mode									
	0	All count modes	TOUTnm	The signal becomes inactive by the MATCH signal.						
	1	All count modes	TOUTnm	The signal becomes inactive by the MATCH <i>m</i> or MATCH <i>m</i> +1 signal.						
			TOUTnm+1	The signal becomes inactive by the MATCH <i>m</i> +1 or MATCH <i>m</i> signal.						
010171/00/0101/0	100/1100/1104/1105	Calka	Encon Cor	poration 15-29						

Table 15.6.5 TOUT Generation Mode

T16BnCCCTLm.	TOUT generation mode and operations									
TOUTMD[2:0] bits	T16BnCCCTLm. TOUTMT bit	Count mode	Output signal	Change in the signal						
0x4	Toggle mode		Signal							
0,71	0	All count modes	TOUTnm	The signal is inverted by the MATCH signal.						
	1	All count modes	TOUTnm	The signal is inverted by the MATCHm or MATCHm+1 signal.						
			TOUTnm+1	The signal is inverted by the MATCHm+1 or MATCHm signal.						
0x3	Set/reset mode									
	0	Up count mode Up/down count mode	TOUTnm	The signal becomes active by the MATCH signal and it be- comes inactive by the MAX signal.						
		Down count mode	TOUTnm	The signal becomes active by the MATCH signal and it be- comes inactive by the ZERO signal.						
	1	All count modes	TOUTnm	The signal becomes active by the MATCH <i>m</i> signal and it becomes inactive by the MATCH <i>m</i> +1 signal.						
			TOUTnm+1	The signal becomes active by the MATCH <i>m</i> +1 signal and it becomes inactive by the MATCH <i>m</i> signal.						
0x2	Toggle/reset mode									
	0	Up count mode Up/down count mode	TOUTnm	The signal is inverted by the MATCH signal and it becomes inactive by the MAX signal.						
		Down count mode	TOUTnm	The signal is inverted by the MATCH signal and it becomes inactive by the ZERO signal.						
	1	All count modes	TOUTnm	The signal is inverted by the MATCH <i>m</i> signal and it be- comes inactive by the MATCH <i>m</i> +1 signal.						
			TOUTnm+1	The signal is inverted by the MATCHm+1 signal and it be- comes inactive by the MATCHm signal.						
0x1	Set mode	•	•							
	0	All count modes	TOUTnm	The signal becomes active by the MATCH signal.						
	1	All count modes	TOUTnm	The signal becomes active by the MATCHm or MATCHm+1 signal.						
			TOUTnm+1	The signal becomes active by the MATCHm+1 or MATCHm signal.						
0x0	Software control	mode								
	*	All count modes	TOUTnm	The signal becomes active by setting the T16BnCCCTLm. TOUTO bit to 1 and it becomes inactive by setting to 0.						

### Bit 1 TOUTINV

This bit selects the TOUT*nm* signal polarity.

1 (R/W): Inverted (active low)

0 (R/W): Normal (active high)

The T16BnCCCTLm.TOUTINV bit is control bit for comparator mode and is ineffective in capture mode.

### Bit 0 CCMD

This bit selects the operating mode of the comparator/capture circuit m.

- 1 (R/W): Capture mode (T16BnCCRm register = capture register)
- 0 (R/W): Comparator mode (T16BnCCRm register = compare data register)

### T16B Ch.n Compare/Capture m Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16BnCCRm	15–0	CC[15:0]	0x0000	H0	R/W	-

### Bits 15-0 CC[15:0]

In comparator mode, this register is configured as the compare data register and used to set the comparison value to be compared with the counter value.

In capture mode, this register is configured as the capture register and the counter value captured by the capture trigger signal is loaded.

# 16 Sound Generator (SNDA)

# 16.1 Overview

SNDA is a sound generator that generates melodies and buzzer signals. The features of the SNDA are listed below.

- Sound output mode is selectable from three types.
  - 1. Normal buzzer mode (for normal buzzer output of which the output duration is controlled via software)
    - Output frequency: Can be set within the range of 512 Hz to 16,384 Hz.
    - Duty ratio: Can be set within the range of 0% to 100%.
  - 2. One-shot buzzer mode (for short buzzer output such as a clicking sound)
    - Output frequency: Can be set within the range of 512 Hz to 16,384 Hz.
    - Duty ratio: Can be set within the range of 0% to 100%.
    - One-shot output duration: Can be set within the range of 15.6 ms to 250 ms. (16 types)
  - 3. Melody mode (for playing single note melody)
    - Pitch: Can be set within the range of 128 Hz to 16,384 Hz.
      - (Scale: 3 octave from C3 to C6 with reference to A4 = 443 Hz)
    - Duration: Can be set within the range of half note/rest to thirty-second note/rest. (7 types)
    - Tempo: Can be set within the range of 30 to 480. (16 types)
    - Other: Tie and slur can be specified.
- A piezoelectric buzzer can be driven with the inverted and non-inverted output pins.
- Can control the non-inverted output pin status while sound stops.

Figure 16.1.1 shows the SNDA configuration.




Figure 16.1.1 SNDA Configuration

# **16.2 Output Pins and External Connections**

## 16.2.1 List of Output Pins

Table 16.2.1.1 lists the SNDA pins.

Table 16.2.1.1 List of SNDA Pins							
Pin name         I/O*         Initial status*         Function							
BZOUT	0	O (Low)	Non-inverted buzzer output pin				
#BZOUT	0	O (Low)	Inverted buzzer output pin				

\* Indicates the status when the pin is configured for SNDA

If the port is shared with the SNDA pin and other functions, the SNDA output function must be assigned to the port before activating the SNDA. For more information, refer to the "I/O Ports" chapter.

## 16.2.2 Output Pin Drive Mode

The drive mode of the BZOUT and #BZOUT pins can be set to one of the two types shown below using the SND-SEL.SINV bit.

## Direct drive mode (SNDSEL.SINV bit = 0)


This mode drives both the BZOUT and #BZOUT pins to low while the buzzer signal output is off to prevent the piezoelectric buzzer from applying unnecessary bias.

### Normal drive mode (SNDSEL.SINV bit = 1)

In this mode, the #BZOUT pin always outputs the inverted signal of the BZOUT pin even when the buzzer output is off.

## 16.2.3 External Connections

Figures 16.2.2.1 and 16.2.2.2 show connection diagrams between SNDA and a piezoelectric buzzer.



S1C17 SNDA

Figure 16.2.2.1 Connection between SNDA and Piezoelectric Buzzer (Direct Drive)




Figure 16.2.2.2 Connection between SNDA and Piezoelectric Buzzer (Single Pin Drive)

# 16.3 Clock Settings

## 16.3.1 SNDA Operating Clock

When using SNDA, the SNDA operating clock CLK\_SNDA must be supplied to SNDA from the clock generator. The CLK\_SNDA supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following SNDCLK register bits:
  - SNDCLK.CLKSRC[1:0] bits (Clock source selection)
  - SNDCLK.CLKDIV[2:0] bits (Clock division ratio selection = Clock frequency setting)

The CLK\_SNDA frequency should be set to around 32,768 Hz.

## 16.3.2 Clock Supply in SLEEP Mode

When using SNDA during SLEEP mode, the SNDA operating clock CLK\_SNDA must be configured so that it will keep supplying by writing 0 to the CLGOSC\_xxxxSLPC bit for the CLK\_SNDA clock source.

If the CLGOSC\_xxxxSLPC bit for the CLK\_SNDA clock source is 1, the CLK\_SNDA clock source is deactivated during SLEEP mode and SNDA stops with the register settings maintained at those before entering SLEEP mode. After the CPU returns to normal mode, CLK\_SNDA is supplied and the SNDA operation resumes.

## 16.3.3 Clock Supply in DEBUG Mode

The CLK\_SNDA supply during DEBUG mode should be controlled using the SNDCLK.DBRUN bit.

The CLK\_SNDA supply to SNDA is suspended when the CPU enters DEBUG mode if the SNDCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK\_SNDA supply resumes. Although SNDA stops operating when the CLK\_SNDA supply is suspended, the output pin and registers retain the status before DEBUG mode was entered. If the SNDCLK.DBRUN bit = 1, the CLK\_SNDA supply is not suspended and SNDA will keep operating in DEBUG mode.

# 16.4 Operations

## 16.4.1 Initialization

SNDA should be initialized with the procedure shown below.

- 1. Assign the SNDA output function to the ports. (Refer to the "I/O Ports" chapter.)
- 2. Configure the SNDA operating clock.
- 3. Set the SNDCTL.MODEN bit to 1. (Enable SNDA operations)
- 4. Set the SNDSEL.SINV bit.
- 5. Set the following bits when using the interrupt:
  - Write 1 to the interrupt flags in the SNDINTF register. (Clear interrupt flags)
  - Set the interrupt enable bits in the SNDINTE register to 1. (Enable interrupts)

## 16.4.2 Buzzer Output in Normal Buzzer Mode

Normal buzzer mode generates a buzzer signal with the software specified frequency and duty ratio, and outputs the generated signal to outside the IC. The buzzer output duration can also be controlled via software. An output start/stop procedure and the SNDA operations are shown below.

## Normal buzzer output start/stop procedure

1. Set the SNDSEL.MOSEL[1:0] bits to 0x0.

(Set normal buzzer mode)

(Set output pin drive mode)

### 16 SOUND GENERATOR (SNDA)

- 2. Write data to the following sound buffer (SNDDAT register) bits.
  - SNDDAT.SLEN[5:0] bits
  - SNDDAT.SFRQ[7:0] bits

(Start buzzer output) (Set buzzer output signal duty ratio) (Set buzzer output signal frequency)

3. Write 1 to the SNDCTL.SSTP bit after the output period has elapsed. (Stop buzzer output)

### Normal buzzer output operations

When data is written to the sound buffer (SNDDAT register), SNDA clears the SNDINTF.EMIF bit (sound buffer empty interrupt flag) to 0 and starts buzzer output operations.

The data written to the sound buffer is loaded into the sound register in sync with the CLK\_SNDA clock. At the same time, the SNDINTF.EMIF bit and SNDINTF.SBSY bit are both set to 1. The output pin outputs the buzzer signal with the frequency/duty ratio specified.

Writing 1 to the SNDCTL.SSTP bit stops buzzer output and sets the SNDINTF.EDIF bit (sound output completion interrupt flag) to 1. The SNDINTF.SBSY bit is cleared to 0.

Figure 16.4.2.1 shows a buzzer output timing chart in normal buzzer mode.




Figure 16.4.2.1 Buzzer Output Timing Chart in Normal Buzzer Mode

### Buzzer output waveform configuration (normal buzzer mode/one-shot buzzer mode)

Set the buzzer signal frequency and duty ratio (high period/cycle) using the SNDDAT.SFRQ[7:0] and SND-DAT.SLEN[5:0] bits, respectively. Use the following equations to calculate these setting values.

SNDDAT.SFRQ[7:0] bits = 
$$\frac{f_{CLK\_SNDA}}{f_{BZOUT}} -1$$
 (Eq. 16.1)

SNDDAT.SLEN[5:0] bits = 
$$\left(\frac{\text{fclk}_{SNDA}}{\text{fbzout}} \times \frac{\text{DUTY}}{100}\right) - 1$$
 (Eq. 16.2)

Where

fclk\_SNDA:CLK\_SNDA frequency [Hz]fbzout:Buzzer signal frequency [Hz]DUTY:Buzzer signal duty ratio [%]

However, the following settings are prohibited:

- Settings as SNDDAT.SFRQ[7:0] bits ≤ SNDDAT.SLEN[5:0] bits
- Settings as SNDDAT.SFRQ[7:0] bits = 0x00

CNDDAT	SNDDAT. Frequency SNDDAT. Frequency SNDDAT. Frequency SNDDAT. Frequency										
-		-									
SFRQ[7:0] bits	[Hz]	SFRQ[7:0] bits	[Hz]	SFRQ[7:0] bits	[Hz]	SFRQ[7:0] bits	[Hz]				
0x3f	512.0	0x2f	682.7	0x1f	1,024.0	0x0f	2,048.0				
0x3e	520.1	0x2e	697.2	0x1e	1,057.0	0x0e	2,184.5				
0x3d	528.5	0x2d	712.3	0x1d	1,092.3	0x0d	2,340.6				
0x3c	537.2	0x2c	728.2	0x1c	1,129.9	0x0c	2,520.6				
0x3b	546.1	0x2b	744.7	0x1b	1,170.3	0x0b	2,730.7				
0x3a	555.4	0x2a	762.0	0x1a	1,213.6	0x0a	2,978.9				
0x39	565.0	0x29	780.2	0x19	1,260.3	0x09	3,276.8				
0x38	574.9	0x28	799.2	0x18	1,310.7	0x08	3,640.9				
0x37	585.1	0x27	819.2	0x17	1,365.3	0x07	4,096.0				
0x36	595.8	0x26	840.2	0x16	1,424.7	0x06	4,681.1				
0x35	606.8	0x25	862.3	0x15	1,489.5	0x05	5,461.3				
0x34	618.3	0x24	885.6	0x14	1,560.4	0x04	6,553.6				
0x33	630.2	0x23	910.2	0x13	1,638.4	0x03	8,192.0				
0x32	642.5	0x22	936.2	0x12	1,724.6	0x02	10,922.7				
0x31	655.4	0x21	963.8	0x11	1,820.4	0x01	16,384.0				
0x30	668.7	0x20	993.0	0x10	1,927.5	0x00	Cannot be set				

Table 16.4.2.1 Buzzer Frequency Settings (when fcLK\_SNDA = 32,768 Hz)

Table 16.4.2.2 Buzzer Duty Ratio Setting Examples (when fcLK\_SNDA = 32,768 Hz)

SNDDAT.	Duty ratio by buzzer frequency										
SLEN[5:0] bits	16,384 Hz	8,192 Hz	4,096 Hz	2,048 Hz	1,024 Hz	512 Hz					
0x3f	_		-	-	-	_					
0x3e	-	_	-	-	-	98.4					
0x3d	_	_	_	_	_	96.9					
0x3c	_	_	_	_	_	95.3					
0x3b	-	_	_	-	_	93.8					
0x3a	_	_	_	_	_	92.2					
0x39	_	_	_	_	_	90.6					
0x38	-	_	_	_	_	89.1					
0x37	_	_	_	_	_	87.5					
0x36	-	-	_	-	_	85.9					
0x35						84.4					
0x33				_	_	82.8					
0x34 0x33	_		_	_	_	81.3					
0x33	_			_	_	79.7					
0x31	-		_	_	-	78.1					
0x30	-	-	-	_	-	76.6					
0x2f	-	_	-	_	-	75.0					
0x2e	-	_	-	-	-	73.4					
0x2d	-	-	-	-	-	71.9					
0x2c	-	-	-	-	-	70.3					
0x2b	-	_	-	-	-	68.8					
0x2a	-	-	-	-	-	67.2					
0x29	-	-	-	-	-	65.6					
0x28	-	-	-	-	-	64.1					
0x27	-	-	-	-	-	62.5					
0x26	-	-	-	-	-	60.9					
0x25	-	-	-	-	-	59.4					
0x24	-	_	-	-	-	57.8					
0x23	-	-	-	-	-	56.3					
0x22	-	-	-	-	-	54.7					
0x21	-	-	-	-	-	53.1					
0x20	-	-	-	-	-	51.6					
0x1f	-	-	-	-	-	50.0					
0x1e	-	-	-	-	96.9	48.4					
0x1d	-	-	-	-	93.8	46.9					
0x1c	-	_	-	-	90.6	45.3					
0x1b	-	-	-	-	87.5	43.8					
0x1a	-	-	-	-	84.4	42.2					
0x19	-	-	-	-	81.3	40.6					
0x18	-	-	-	-	78.1	39.1					
0x17	-	-	-	-	75.0	37.5					
0x16	-	_	-	-	71.9	35.9					
0x15	_	_	_	_	68.8	34.4					
0x14	_	_	_	_	65.6	32.8					
0x13	_	_	_	_	62.5	31.3					
0x10	-	_	_	_	59.4	29.7					

SNDDAT.	Duty ratio by buzzer frequency					
SLEN[5:0] bits	16,384 Hz	8,192 Hz	4,096 Hz	2,048 Hz	1,024 Hz	512 Hz
0x11	-	-	-	-	56.3	28.1
0x10	-	-	-	-	53.1	26.6
0x0f	-	-	-	-	50.0	25.0
0x0e	-	-	-	93.8	46.9	23.4
0x0d	-	-	-	87.5	43.8	21.9
0x0c	-	-	-	81.3	40.6	20.3
0x0b	-	-	-	75.0	37.5	18.8
0x0a	-	-	-	68.8	34.4	17.2
0x09	-	-	-	62.5	31.3	15.6
0x08	-	-	-	56.3	28.1	14.1
0x07	-	-	-	50.0	25.0	12.5
0x06	-	-	87.5	43.8	21.9	10.9
0x05	-	-	75.0	37.5	18.8	9.4
0x04	-	-	62.5	31.3	15.6	7.8
0x03	-	-	50.0	25.0	12.5	6.3
0x02	-	75.0	37.5	18.8	9.4	4.7
0x01	-	50.0	25.0	12.5	6.3	3.1
0x00	50.0	25.0	12.5	6.3	3.1	1.6

## 16.4.3 Buzzer Output in One-shot Buzzer Mode

One-shot buzzer mode is provided for clicking sound and short-duration buzzer output. This mode generates a buzzer signal with the software specified frequency and duty ratio, and outputs the generated signal for the short duration specified.

An output start procedure and the SNDA operations are shown below. For the buzzer output waveform, refer to "Buzzer Output in Normal Buzzer Mode."

### One-shot buzzer output start procedure

1.	Set the following SNDSEL register bits:	
	- Set the SNDSEL.MOSEL[1:0] bits to 0x1.	(Set one-shot buzzer mode)
	- SNDSEL.STIM[3:0] bits	(Set output duration)
2.	Write data to the following sound buffer (SNDDAT register) bits.	(Start buzzer output)
	- SNDDAT.SLEN[5:0] bits	(Set buzzer output signal duty ratio)
	- SNDDAT.SFRQ[7:0] bits	(Set buzzer output signal frequency)

### One-shot buzzer output operations

When data is written to the sound buffer (SNDDAT register), SNDA clears the SNDINTF.EMIF bit (sound buffer empty interrupt flag) to 0 and starts buzzer output operations.

The data written to the sound buffer is loaded into the sound register in sync with the CLK\_SNDA clock. At the same time, the SNDINTF.EMIF bit and SNDINTF.SBSY bit are both set to 1. The output pin outputs the buzzer signal with the frequency/duty ratio specified.

The buzzer output automatically stops when the duration specified by the SNDSEL.STIM[3:0] bits has elapsed. At the same time, the SNDINTF.EDIF bit (sound output completion interrupt flag) is set to 1 and the SND-INTF.SBSY bit is cleared to 0.

Figure 16.4.3.1 shows a buzzer output timing chart in one-shot buzzer mode.

### 16 SOUND GENERATOR (SNDA)




Figure 16.4.3.1 Buzzer Output Timing Chart in One-shot Buzzer Mode

## 16.4.4 Output in Melody Mode

Melody mode generates the buzzer signal with a melody according to the data written to the sound buffer (SNDDAT register) successively, and outputs the generated signal to outside the IC. An output start procedure and the SNDA operations are shown below.

### Melody output start procedure

1.	Set the f	ollowing S	NDSEL	register bi	ts:	
	G 1	ON THE OTHER				

	- Set the SNDSEL.MOSEL[1:0] bits to 0x2.	(Set melody mode)
	- SNDSEL.STIM[3:0] bits	(Set tempo)
2.	Write data to the following sound buffer (SNDDAT register) bits.	(Start sound output)
	- SNDDAT.MDTI bit	(Set tie/slur)
	- SNDDAT.MDRS bit	(Set note/rest)
	- SNDDAT.SLEN[5:0] bits	(Set duration)
	- SNDDAT.SFRQ[7:0] bits	(Set scale)

- 3. Check to see if the SNDINTF.EMIF bit is set to 1 (an interrupt can be used).
- 4. Repeat Steps 2 and 3 until the end of the melody.

### Melody output operations

When data is written to the sound buffer (SNDDAT register), SNDA clears the SNDINTF.EMIF bit (sound buffer empty interrupt flag) to 0 and starts sound output operations.

The data written to the sound buffer is loaded into the sound register by the internal trigger signal. At the same time, the SNDINTF.EMIF bit and SNDINTF.SBSY bit are both set to 1. The output pin outputs the sound specified.

The sound output stops if data is not written to the sound buffer (SNDDAT register) until the next trigger is issued. At the same time, the SNDINTF.EDIF bit (sound output completion interrupt flag) is set to 1 and the SNDINTF.SBSY bit is cleared to 0.

Figure 16.4.4.1 shows a melody mode operation timing chart.

### 16 SOUND GENERATOR (SNDA)




Figure 16.4.4.1 Melody Mode Operation Timing Chart

### Melody output waveform configuration

### Note/rest (duration) specification


Notes and rests can be specified using the SNDDAT.MDRS and SNDDAT.SLEN[5:0] bits.

SNDDAT.SLEN[5:0] bits	SNDDAT.MDRS bit				
SNDDAI.3LEN[5:0] bits	0: Note	1: Rest			
0x0f	Half note	Half rest			
0x0b	Dotted quarter note	Dotted quarter rest			
0x07	Quarter note	Quarter rest			
0x05	Dotted eighth note	Dotted eighth rest			
0x03	Eighth note	Eighth rest			
0x01	Sixteenth note	Sixteenth rest			
0x00	Thirty-second note Thirty-second rest				
Other	Setting prohibited				

Table 16.4.4.1	Note/Rest Specification (when fclk_sNDA = 32,768 Hz)
----------------	--

### **Tie/slur specification**

A tie or slur takes effect by setting the SNDDAT.MDTI bit to 1 and the previous note and the current note are played continuously.



### Scale specification

Scales can be specified using the SNDDAT.SFRQ[7:0] bits.

Table 16.4.4.2 Scale Specification (when fclk\_SNDA = 32,768 Hz)

SNDDAT.SFRQ[7:0] bits	Scale	Frequency [Hz]
0xf8	C3	131.60
0xea	C#3	139.44
0xdd	D3	147.60
0xd1	D#3	156.04
0xc5	E3	165.49
0xba	F3	175.23
0xaf	F#3	186.18
0xa5	G3	197.40
0x9c	G#3	208.71
0x93	A3	221.41
0x8b	A#3	234.06

SNDDAT.SFRQ[7:0] bits	Scale	Frequency [Hz]
0x83	B3	248.24
0x7c	C4	262.14
0x75	C#4	277.69
0x6e	D4	295.21
0x68	D#4	312.08
0x62	E4	330.99
0x5c	F4	352.34
0x57	F#4	372.36
0x52	G4	394.80
0x4e	G#4	414.78
0x49	A4	442.81
0x45	A#4	468.11
0x41	B4	496.48
0x3d	C5	528.52
0x3a	C#5	555.39
0x37	D5	585.14
0x33	D#5	630.15
0x30	E5	668.73
0x2e	F5	697.19
0x2b	F#5	744.73
0x29	G5	780.19
0x26	G#5	840.21
0x24	A5	885.62
0x22	A#5	936.23
0x20	B5	992.97
0x1e	C6	1057.03

# 16.5 Interrupts

SNDA has a function to generate the interrupts shown in Table 16.5.1.

Table 16.5.1 SNDA Interrupt Function

Interrupt	Interrupt flag	Set condition	Clear condition
Sound buffer empty	SNDINTF.EMIF	When data in the sound buffer (SNDDAT regis-	Writing to the SNDDAT
		ter) is transferred to the sound register or 1 is	register
		written to the SNDCTL.SSTP bit	
Sound output	SNDINTF.EDIF	When a sound output has completed	Writing 1 or writing to
completion			the SNDDAT register

SNDA provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

# **16.6 Control Registers**

## **SNDA Clock Control Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SNDCLK	15–9	-	0x00	-	R	-
	8	DBRUN	0	H0	R/W	
	7	-	0	-	R	
	6–4	CLKDIV[2:0]	0x0	H0	R/W	
	3–2	-	0x0	-	R	
	1–0	CLKSRC[1:0]	0x0	H0	R/W	

### Bits 15–9 Reserved

### Bit 8 DBRUN

This bit sets whether the SNDA operating clock is supplied in DEBUG mode or not. 1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode

### Bit 7 Reserved

### Bits 6-4 CLKDIV[2:0]

These bits select the division ratio of the SNDA operating clock.

### Bits 3–2 Reserved

### Bits 1-0 CLKSRC[1:0]

These bits select the clock source of SNDA.

Table 16.6.1 Clock Source and Division Ratio Settings						
SNDCLK.		SNDCLK.CLK	(SRC[1:0] bits			
CLKDIV[2:0] bits	0x0	0x1	0x2	0x3		
CLKDIV[2:0] bits	IOSC	OSC1	OSC3	EXOSC		
0x7	Reserved	1/1	Reserved	1/1		
0x6						
0x5	1/512		1/512			
0x4	1/256		1/256			
0x3	1/128	-	1/128			
0x2	1/64		1/64			
0x1	1/32		1/32			
0x0	1/16		1/16			

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

Note: The SNDCLK register settings can be altered only when the SNDCTL.MODEN bit = 0.

## **SNDA Select Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SNDSEL	15–12	-	0x0	-	R	-
	11–8	STIM[3:0]	0x0	HO	R/W	
	7–3	-	0x00	-	R	
	2	SINV	0	H0	R/W	
	1–0	MOSEL[1:0]	0x0	H0	R/W	

### Bits 15–12 Reserved

### Bits 11-8 STIM[3:0]

These bits select a tempo (when melody mode is selected) or a one-shot buzzer output duration (when one-shot buzzer mode is selected).

Table 16.6.2 Tempo/One-shot Buzzer Output Duration Selections (when fclk\_snDA = 32,768 Hz)

SNDSEL.	Tempo	One-shot buzzer output	
STIM[3:0] bits	(= Quarter note/minute)	duration [ms]	
Oxf	30	250.0	
0xe	32	234.4	
0xd	34.3	218.8	
0xc	36.9	203.1	
0xb	40	187.5	
0xa	43.6	171.9	
0x9	48	156.3	
0x8	53.3	140.6	
0x7	60	125.0	
0x6	68.6	109.4	
0x5	80	93.8	
0x4	96	78.1	
0x3	120	62.5	
0x2	160	46.9	
0x1	240	31.3	
0x0	480	15.6	

Note: Be sure to avoid altering these bits when SNDINTF.SBSY bit = 1.

### Bits 7–3 Reserved

### Bit 2 SINV

This bit selects an output pin drive mode.

1 (R/W): Normal drive mode

0 (R/W): Direct drive mode

For more information, refer to "Output Pin Drive Mode."

### Bits 1–0 MOSEL[1:0]

These bits select a sound output mode.

Table 16.6.3	Sound Output Mode Selection	n
10.010		

SNDSEL.MOSEL[1:0] bits	Sound output mode		
0x3	Reserved		
0x2	Melody mode		
0x1	One-shot buzzer mode		
0x0	Normal buzzer mode		

## **SNDA Control Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SNDCTL	15–9	-	0x00	-	R	-
	8	SSTP	0	H0	R/W	
	7–1	-	0x00	-	R	
	0	MODEN	0	H0	R/W	

### Bits 15–9 Reserved

### Bit 8 SSTP

This bit stops sound output.

- 1 (W): Stop sound output
- 0 (W): Ineffective
- 1 (R): In stop process
- 0 (R): Stop process completed/Idle

The SNDCTL.SSTP bit is used to stop buzzer output in normal buzzer mode. After 1 is written, this bit is cleared to 0 when the sound output has completed. Also in one-shot buzzer mode/melody mode, writing 1 to this bit can forcibly terminate the sound output.

### Bits 7–1 Reserved

### Bit 0 MODEN

This bit enables the SNDA operations.

1 (R/W): Enable SNDA operations (The operating clock is supplied.)

0 (R/W): Disable SNDA operations (The operating clock is stopped.)

## **SNDA Data Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SNDDAT	15	MDTI	0	H0	R/W	-
	14	MDRS	0	H0	R/W	
	13–8	SLEN[5:0]	0x00	H0	R/W	
	7–0	SFRQ[7:0]	0xff	H0	R/W	

This register functions as a sound buffer. Writing data to this register starts sound output. For detailed information on the setting data, refer to "Buzzer output waveform configuration (normal buzzer mode/one-shot buzzer mode)" and "Melody output waveform configuration."

### Bit 15 MDTI

This bit specifies a tie or slur (continuous play with the previous note) in melody mode. 1 (R/W): Enable tie/slur

0 (R/W): Disable tie/slur

This bit is ignored in normal buzzer mode/one-shot buzzer mode.

Seiko Epson Corporation

#### Bit 14 MDRS

This bit selects the output type in melody mode from a note or a rest . 1 (R/W): Rest 0 (R/W): Note

When a rest is selected, the BZOUT pin goes low and the #BZOUT pin goes high during the output duration. This bit is ignored in normal buzzer mode/one-shot buzzer mode.

#### Bits 13-8 SLEN[5:0]

These bits select a duration (when melody mode is selected) or a buzzer signal duty ratio (when normal buzzer mode/one-shot buzzer mode is selected).

#### Bits 7–0 SFRQ[7:0]

These bits select a scale (when melody mode is selected) or a buzzer signal frequency (when normal buzzer mode/one-shot buzzer mode is selected).

- **Notes:** In normal buzzer mode/one-shot buzzer mode, only the low-order 6 bits (SNDDAT.SFRQ[5:0] bits) are effective within the SNDDAT.SFRQ[7:0] bits. Always set the SNDDAT.SFRQ[7:6] bits to 0x0.
  - The SNDDAT register allows 16-bit data writing only. Data writings in 8-bit size will be ignored.

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SNDINTF	15–9	-	0x00	_	R	_
	8	SBSY	0	H0	R	
	7–2	-	0x00	-	R	
	1	EMIF	1	H0	R	Cleared by writing to the SNDDAT register.
	0	EDIF	0	H0		Cleared by writing 1 or writing to the SNDDAT register.

### **SNDA Interrupt Flag Register**

#### Bits 15–9 Reserved

#### Bit 8 SBSY

This bit indicates the sound output status. (See Figures 16.4.2.1, 16.4.3.1, and 16.4.4.1.)

- 1 (R): Outputting
- 0 (R): Idle

#### Bits 7–2 Reserved

#### Bit 1 EMIF

#### Bit 0 EDIF

These bits indicate the SNDA interrupt cause occurrence status.

- 1 (R): Cause of interrupt occurred
- 0 (R): No cause of interrupt occurred
- 1 (W): Clear flag
- 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt: SNDINTF.EMIF bit: Sound buffer empty interrupt SNDINTF.EDIF bit: Sound output completion interrupt

Register name Bit Bit name Initial Reset R/W Remarks							
SNDINTE	15–8		0,400		D		
SNUINTE		-	0x00	-	ĸ		
	7–2	-	0x00	-	R		
	1	EMIE	0	H0	R/W		
	0	EDIE	0	H0	R/W		

## SNDA Interrupt Enable Register

#### Bits 15–2 Reserved

#### Bit 1 EMIE EDIE

## Bit 0

These bits enable SNDA interrupts.

1 (R/W): Enable interrupts

0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

SNDINTE.EMIE bit: Sound buffer empty interrupt

SNDINTE.EDIE bit: Sound output completion interrupt

# **17 IR Remote Controller (REMC3)**

# 17.1 Overview


The REMC3 circuit generates infrared remote control output signals. This circuit can also be applicable to an EL lamp drive circuit by adding a simple external circuit.

The features of the REMC3 are listed below.

- Outputs an infrared remote control signal.
- Includes a carrier generator.
- Flexible carrier signal generation and data pulse width modulation.
- Automatic data setting function for continuous data transmission.
- Output signal inverting function supporting various formats.
- EL lamp drive waveform can be generated for an application example.

Figure 17.1.1 shows the REMC3 configuration.

Table 17.1.1 REMC3 Channel Configuration of S1C17M20/M21/M22/M23/M24/M25



# **17.2 Input/Output Pins and External Connections**

# 17.2.1 Output Pin

Table 17.2.1.1 shows the REMC3 pin.

Table 17.2.1.1 REMC3 Pin

Pin name	I/O*	Initial status*	Function
REMO	0	O (L)	IR remote controller transmit data output
CLPLS	0	O (L)	IR remote controller clear pulse output
			* Indicates the status when the pin is configured for the REMC3.

If the port is shared with the REMC3 pin and other functions, the REMC3 output function must be assigned to the port before activating the REMC3. For more information, refer to the "I/O Ports" chapter.

# 17.2.2 External Connections

Figure 17.2.2.1 shows a connection example between the REMC3 and an external infrared module.




Figure 17.2.2.1 Connection Example Between REMC3 and External Infrared Module

# 17.3 Clock Settings

# 17.3.1 REMC3 Operating Clock

When using the REMC3, the REMC3 operating clock CLK\_REMC3 must be supplied to the REMC3 from the clock generator. The CLK\_REMC3 supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following REMCLK register bits:
  - REMCLK.CLKSRC[1:0] bits (Clock source selection)
  - REMCLK.CLKDIV[3:0] bits (Clock division ratio selection = Clock frequency setting)

# 17.3.2 Clock Supply in SLEEP Mode

When using REMC3 during SLEEP mode, the REMC3 operating clock CLK\_REMC3 must be configured so that it will keep supplying by writing 0 to the CLGOSC.xxxxSLPC bit for the CLK\_REMC3 clock source. If the CLGOSC.xxxxSLPC bit for the CLK\_REMC3 clock source is 1, the CLK\_REMC3 clock source is deactivated during SLEEP mode and REMC3 stops with the register settings maintained at those before entering SLEEP mode. After the CPU returns to normal mode, CLK\_REMC3 is supplied and the REMC3 operation resumes.

# 17.3.3 Clock Supply in DEBUG Mode

The CLK\_REMC3 supply during DEBUG mode should be controlled using the REMCLK.DBRUN bit.

The CLK\_REMC3 supply to the REMC3 is suspended when the CPU enters DEBUG mode if the REMCLK. DBRUN bit = 0. After the CPU returns to normal mode, the CLK\_REMC3 supply resumes. Although the REMC3 stops operating when the CLK\_REMC3 supply is suspended, the output pin and registers retain the status before DEBUG mode was entered. If the REMCLK.DBRUN bit = 1, the CLK\_REMC3 supply is not suspended and the REMC3 will keep operating in DEBUG mode.

# 17.4 Operations

# 17.4.1 Initialization

The REMC3 should be initialized with the procedure shown below.

- 1. Write 1 to the REMDBCTL.REMCRST bit. (Reset REMC3)
- 2. Configure the REMCLK.CLKSRC[1:0] and REMCLK.CLKDIV[3:0] bits. (Configure operating clock)
- 3. Assign the REMC3 output function to the port. (Refer to the "I/O Ports" chapter.)

4.	Configure the following REMDBCTL register bits:	
	- Set the REMDBCTL.MODEN bit to 1.	(Enable count operation clock)
	- REMDBCTL.TRMD bit	(Select repeat mode/one-shot mode)
	- Set the REMDBCTL.BUFEN bit to 1.	(Enable compare buffer)
	- REMDBCTL.REMOINV bit	(Configure inverse logic output signal)
5.	Configure the following REMCARR register bits:	
	- REMCARR.CRPER[7:0] bit	(Set carrier signal cycle)
	- REMCARR.CRDTY[7:0] bit	(Set carrier signal duty)
6.	Configure the following REMCCTL register bits:	
	- REMCCTL.CARREN bit	(Enable/disable carrier modulation)
	- REMCCTL.OUTINVEN bit	(Configure output signal polarity)
7.	Set the following bits when using the interrupt:	
	- Write 1 to the interrupt flags in the REMINTF register.	(Clear interrupt flags)

- Set the interrupt enable bits in the REMINTE register to 1. (Enable interrupts)

# 17.4.2 Data Transmission Procedures

#### Starting data transmission

The following shows a procedure to start data transmission.

1. Set the REMAPLEN.APLEN[15:0] bits.	(Set data signal duty)
2. Set the REMDBLEN.DBLEN[15:0] bits.	(Set data signal cycle)
3. Set the following REMDBCTL register bits:	
- Set the REMDBCTL.PRESET bit to 1.	(Reset internal counters)
- Set the REMDBCTL.PRUN bit to 1.	(Start counting)

#### Continuous data transmission control

The following shows a procedure to send data continuously after starting data transmission (after Step 3 above).

- Set the duty and cycle for the subsequent data to the REMAPLEN.APLEN[15:0] and REMDBLEN. DBLEN[15:0] bits, respectively, before a compare DB interrupt (REMINTF.DBIF bit = 1) occurs. (It is not necessary to rewrite settings when sending the same data with the current settings.)
- 2. Wait for a compare DB interrupt (REMINTF.DBIF bit = 1).
- 3. Repeat Steps 1 and 2 until the end of data.

#### Terminating data transmission


The following shows a procedure to terminate data transmission.

- 1. Wait for a compare DB interrupt (REMINTF.DBIF bit = 1).
- 2. Set the REMDBCTL.PRUN bit to 0. (Stop counting)
- 3. Set the REMDBCTL.MODEN bit to 0. (Disable count operation clock)

# 17.4.3 REMO Output Waveform

Carrier refers to infrared frequency in infrared remote control communication. Note, however, that carrier in this manual refers to sub-carrier used in infrared remote control communication, as REMC3 does not control infrared rays directly.

The REMC3 outputs the logical AND between the carrier signal output from the carrier generator and the data signal output from the data signal generator. Figure 17.4.3.1 shows an example of the output waveform.





#### Carrier signal

The carrier signal is generated by comparing the values of the 8-bit counter for carrier generation that runs with CLK\_REMC3 and the setting values of the REMCARR.CRDTY[7:0] and REMCARR.CRPER[7:0] bits. Figure 17.4.3.2 shows an example of the carrier signal generated.

Example) REMCARR.CRDTY[7:0] bits = 2, REMCARR.CRPER[7:0] bits = 8




Figure 17.4.3.2 Example of Carrier Signal Generated

The carrier signal frequency and duty ratio can be calculated by the equations shown below.

Carrier frequency =  $\frac{\text{fcLK}_{\text{REMC3}}}{\text{CRPER} + 1}$  Duty ratio =  $\frac{\text{CRDTY} + 1}{\text{CRPER} + 1}$  (Eq. 17.1)

Where

fCLK\_REMC3: CLK\_REMC3 frequency [Hz]CRPER:REMCARR.CRPER[7:0] bit-setting value (1-255)CRDTY:REMCARR.CRDTY[7:0] bit-setting value (0-254)\* REMCARR.CRDTY[7:0] bits < REMCARR.CRPER[7:0] bits</td>

The 8-bit counter for carrier generation is reset by the REMDBCTL.PRESET bit and is started/stopped by the REMDBCTL.PRUN bit in conjunction with the 16-bit counter for data signal generation. When the counter value is matched with the REMCARR.CRDTY[7:0] bits, the carrier signal waveform is inverted. When the counter value is matched with the REMCARR.CRPER[7:0] bits, the carrier signal waveform is inverted and the counter is reset to 0x00.

#### Data signal

The data signal is generated by comparing the values of the 16-bit counter for data signal generation (REM-DBCNT.DBCNT[15:0] bits) that runs with CLK\_REMC3 and the setting values of the REMAPLEN. APLEN[15:0] and REMDBLEN.DBLEN[15:0] bits. Figure 17.4.3.3 shows an example of the data signal generated.

Example)	REMAPLEN.APLEN[15:0] bits = 0x0bd0, REMDBLEN.DBLEN[15:0] bits = 0x11b8,
	REMDBCTL.TRMD bit = 0 (repeat mode), REMDBCTL.REMOINV bit = 0 (signal logic non-inverted

REMDBCTL.PRUN				
16-bit counter for data signal generation (DBCNT[15:0])	0 X1 X2 X3 X4 X X X X		x11b8 X0X1X2X3X4>(X_	0x0bd0 0x0bd1
REMINTF.APIF				
REMINTF.DBIF Compare DB interrupt			- -	
Data signal (Modulated data) -	<u> </u>	<u></u>	A: REMAPLEN.APLEN[15	5:0] bits + 1 [clock]
	В	•	B: REMDBLEN.DBLEN[15	

Figure 17.4.3.3 Example of Data Signal Generated

The data length and duty ratio of the pulse-width-modulated data signal can be calculated with the equations shown below.

Data length = 
$$\frac{\text{DBLEN} + 1}{\text{f}_{\text{CLK}_{\text{REMC3}}}}$$
 Duty ratio =  $\frac{\text{APLEN} + 1}{\text{DBLEN} + 1}$  (Eq. 17.2)

Where

fCLK\_REMC3: CLK\_REMC3 frequency [Hz]DBLEN:REMDBLEN.DBLEN[15:0] bit-setting value (1-65,535)APLEN:REMAPLEN.APLEN[15:0] bit-setting value (0-65,534)\* REMAPLEN.APLEN[15:0] bits < REMDBLEN.DBLEN[15:0] bits</td>

The 16-bit counter for data signal generation is reset by the REMDBCTL.PRESET bit and is started/stopped by the REMDBCTL.PRUN bit. When the counter value is matched with the REMAPLEN.APLEN[15:0] bits (compare AP), the data signal waveform is inverted. When the counter value is matched with the REMDBLEN. DBLEN[15:0] bits (compare DB), the data signal waveform is inverted and the counter is reset to 0x0000. A different interrupt can be generated when the counter value is matched with the REMDBLEN[15:0] and REMAPLEN.APLEN[15:0] bits, respectively.

#### Repeat mode and one-shot mode

When the 16-bit counter for data signal generation is set to repeat mode (REMDBCTL.TRMD bit = 0), the counter keeps operating until it is stopped using the REMDBCTL.PRUN bit. When the counter is set to one-shot mode (REMDBCTL.TRMD bit = 1), the counter stops automatically when the counter value is matched with the REMDBLEN.DBLEN[15:0] bit-setting value.

### 17.4.4 Continuous Data Transmission and Compare Buffers

Figure 17.4.4.1 shows an operation example of continuous data transmission with the compare buffer enabled.

Example) REMDBCTL.TRMD bit = 0 (repeat mode), REMDBCTL.BUFEN bit = 1 (compare buffer enabled), REM-DBCTL.REMOINV bit = 0 (signal logic non-inverted)

REMDBCTL.PRUN									
16-bit counter for data signal generation (DBCNT[15:0])	0 1/2/3		0x0bd1 0x11b		0x00be 0x01	7a 0x00bd (0)(1))	0x00be	0x021	4 (0)(1)
REMAPLEN.APLEN[15:0]	0x0bd0			0x00bd					
REMDBLEN.DBLEN[15:0]	0x11b8		0x017a			0x02f4		0x01	7a
REMAPLEN buffer		0x0bd0		0x0	00bd		0x00bd		
REMDBLEN buffer		0x11b8		0x0	017a		0x02f4		
REMINTF.APIF			← Cleared		← Clea	ared	-Ci	eared	
REMINTF.DBIF Compare DB interrupt				- Clea	ared	← Clea	ared		<u> </u>
REMINTF.DBCNTRUN									
REMINTF.APLENBSY			 	1					
REMINTF.DBLENBSY		j							
Data signal (Modulated data) —	16	ST .		<u></u> т	1 т	%	<u>«</u> зт		
	1	p	19	"	0"		"1"	•	

Figure 17.4.4.1 Continuous Data Transmission Example

When the compare buffer is disabled (REMDBCTL.BUFEN bit = 0), the 16-bit counter value is directly compared with the REMAPLEN.APLEN[15:0] and REMDBLEN.DBLEN[15:0] bit values. The comparison value is altered immediately after the REMAPLEN.APLEN[15:0] or REMDBLEN.DBLEN[15:0] bits are rewritten.

When the compare buffer is enabled (REMDBCTL.BUFEN bit = 1), the REMAPLEN.APLEN[15:0] and REM-DBLEN.DBLEN[15:0] bit values are loaded into the compare buffers provided respectively (REMAPLEN buffer and REMDBLEN buffer) and the 16-bit counter value is compared with the compare buffers.

The comparison values are loaded into the compare buffers when the 16-bit counter is matched with the REM-DBLEN buffer (when the count for the data length has completed). Therefore, the next transmit data can be set during the current data transmission. When the compare buffers are enabled, the buffer status flags (REMINTF. APLENBSY bit and REMINTF.DBLENBSY bit) become effective. The flag is set to 1 when the setting value is written to the register and cleared to 0 when the written value is transferred to the buffer.

# 17.5 Interrupts

The REMC3 has a function to generate the interrupts shown in Table 17.5.1.


Table 17.5.1	REMC3	Interrupt	Function
--------------	-------	-----------	----------

Interrupt	Interrupt flag	Set condition	Clear condition
Compare AP	REMINTF.APIF	When the REMAPLEN register (or REMAPLEN	Writing 1 to the interrupt flag or
		buffer) value and the 16-bit counter for data signal	the REMDBCTL.REMCRST bit
		generation are matched	
Compare DB		buffer) value and the 16-bit counter for data signal	Writing 1 to the interrupt flag or the REMDBCTL.REMCRST bit
		generation are matched	

The REMC3 provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

# 17.6 Application Example: Driving EL Lamp

The REMC3 can be used to simply drive an EL lamp as an application example. Figures 17.6.1 and 17.6.2 show an example of an EL lamp drive circuit and an example of the drive waveform generated, respectively. For details of settings and an example of components, refer to the Application Note provided separately.



The REMO and CLPLS signals are output from the respective pins while the REMDBCTL.PRUN bit = 1. The difference between the setting values of the REMDBLEN.DBLEN[15:0] bits and REMAPLEN.APLEN[15:0] bits becomes the CLPLS pulse width (high period).

# **17.7 Control Registers**

# **REMC3 Clock Control Register**

		V				
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
REMCLK	15–9	-	0x00	-	R	-
	8	DBRUN	0	H0	R/W	
	7–4	CLKDIV[3:0]	0x0	H0	R/W	
	3–2	-	0x0	-	R	
	1–0	CLKSRC[1:0]	0x0	HO	R/W	

#### Bits 15–9 Reserved

Bit 8

#### **DBRUN** This bit sets whether the REMC3 operating clock is supplied in DEBUG mode or not. 1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode

### Bits 7–4 CLKDIV[3:0]

These bits select the division ratio of the REMC3 operating clock.

### Bits 3–2 Reserved

#### Bits 1-0 CLKSRC[1:0]

These bits select the clock source of the REMC3.

Table 17.7.1 Clock Source and Division Ratio Settings									
REMCLK.		REMCLK.CLKSRC[1:0] bits							
-	0x0	0x1	0x2	0x3					
CLKDIV[3:0] bits	IOSC	OSC1	OSC3	EXOSC					
Oxf	1/32,768	1/1	1/32,768	1/1					
0xe	1/16,384		1/16,384						
0xd	1/8,192		1/8,192						
0xc	1/4,096		1/4,096						
0xb	1/2,048		1/2,048						
0xa	1/1,024		1/1,024						
0x9	1/512		1/512						
0x8	1/256	1/256	1/256						
0x7	1/128	1/128	1/128						
0x6	1/64	1/64	1/64						
0x5	1/32	1/32	1/32						
0x4	1/16	1/16	1/16						
0x3	1/8	1/8	1/8						
0x2	1/4	1/4	1/4						
0x1	1/2	1/2	1/2						
0x0	1/1	1/1	1/1						

Table 17.7.1 Clock Source and Division Ratio Settings

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

Note: The REMCLK register settings can be altered only when the REMDBCTL.MODEN bit = 0.

#### **REMC3 Data Bit Counter Control Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
REMDBCTL	15–10	-	0x00	-	R	_
	9	PRESET	0	H0/S0	R/W	Cleared by writing 1 to the
	8	PRUN	0	H0/S0	R/W	REMDBCTL.REMCRST bit.
	7–5	-	0x0	-	R	-
	4	REMOINV	0	H0	R/W	
	3	BUFEN	0	H0	R/W	
	2	TRMD	0	H0	R/W	
	1	REMCRST	0	H0	W	-
	0	MODEN	0	H0	R/W	

#### Bits 15–10 Reserved

#### Bit 9 PRESET

This bit resets the internal counters (16-bit counter for data signal generation and 8-bit counter for carrier generation).

- 1 (W): Reset
- 0 (W): Ineffective
- 1 (R): Resetting in progress
- 0 (R): Resetting finished or normal operation

Before the counter can be reset using this bit, the REMDBCTL.MODEN bit must be set to 1. This bit is cleared to 0 after the counter reset operation has finished or when 1 is written to the REM-DBCTL.REMCRST bit.

#### Bit 8 PRUN

This bit starts/stops counting by the internal counters (16-bit counter for data signal generation and 8-bit counter for carrier generation).

- 1 (W): Start counting
- 0 (W): Stop counting
- 1 (R): Counting
- 0 (R): Idle

Before the counter can start counting by this bit, the REMDBCTL.MODEN bit must be set to 1. While the counter is running, writing 0 to the REMDBCTL.PRUN bit stops count operations. When the counter stops by occurrence of a compare DB in one-shot mode, this bit is automatically cleared to 0.

#### Bits 7–5 Reserved

#### Bit 4 REMOINV

This bit inverts the REMO output signal. 1 (R/W): Inverted 0 (R/W): Non-inverted

For more information, see Figure 17.4.3.1.

#### Bit 3 BUFEN

This bit enables or disables the compare buffers. 1 (R/W): Enable 0 (R/W): Disable

For more information, refer to "Continuous Data Transmission and Compare Buffers."

**Note**: The REMDBCTL.BUFEN bit must be set to 0 when setting the data signal duty and cycle for the first time.

#### Bit 2 TRMD

This bit selects the operation mode of the 16-bit counter for data signal generation.

1 (R/W): One-shot mode

0 (R/W): Repeat mode

For more information, refer to "REMO Output Waveform, Data signal."

#### Bit 1 REMCRST

This bit issues software reset to the REMC3.

- 1 (W): Issue software reset
- 0 (W): Ineffective
- 1 (R): Software reset is executing.
- 0 (R): Software reset has finished. (During normal operation)

Setting this bit resets the REMC3 internal counters and interrupt flags. This bit is automatically cleared after the reset processing has finished.

#### Bit 0 MODEN

This bit enables the REMC3 operations.

1 (R/W): Enable REMC3 operations (The operating clock is supplied.)

0 (R/W): Disable REMC3 operations (The operating clock is stopped.)

**Note:** If the REMDBCTL.MODEN bit is altered from 1 to 0 while sending data, the data being sent cannot be guaranteed. When setting the REMDBCTL.MODEN bit to 1 again after that, be sure to write 1 to the REMDBCTL.REMCRST bit as well.

### **REMC3 Data Bit Counter Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
REMDBCNT	15–0	DBCNT[15:0]	0x0000	H0/S0	R	Cleared by writing 1 to the REMDBCTL.REMCRST bit.

#### Bits 15-0 DBCNT[15:0]

The current value of the 16-bit counter for data signal generation can be read out through these bits.

### **REMC3 Data Bit Active Pulse Length Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
REMAPLEN	15–0	APLEN[15:0]	0x0000	H0	R/W	Writing enabled when REMDBCTL. MODEN bit = 1.

#### Bits 15-0 APLEN[15:0]

These bits set the active pulse length of the data signal (high period when the REMDBCTL.RE-MOINV bit = 0 or low period when the REMDBCTL.REMOINV bit = 1).

The REMO pin output is set to the active level from the 16-bit counter for data signal generation = 0x0000 and it is inverted to the inactive level when the counter exceeds the REMAPLEN. APLEN[15:0] bit-setting value. The data signal duty ratio is determined by this setting and the REM-DBLEN.DBLEN[15:0] bit-setting. (See Figure 17.4.3.3.)

Before this register can be rewritten, the REMDBCTL.MODEN bit must be set to 1.

### **REMC3 Data Bit Length Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
REMDBLEN	15–0	DBLEN[15:0]	0x0000	H0	R/W	Writing enabled when REMDBCTL.
						MODEN bit = 1.

#### Bits 15-0 DBLEN[15:0]

These bits set the data length of the data signal (length of one cycle). A data signal cycle begins with the 16-bit counter for data signal generation = 0x0000 and ends when the counter exceeds the REMDBLEN.DBLEN[15:0] bit-setting value. (See Figure 17.4.3.3.) Before this register can be rewritten, the REMDBCTL.MODEN bit must be set to 1.

### **REMC3 Status and Interrupt Flag Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
REMINTF	15–11	-	0x00	-	R	-
	10	DBCNTRUN	0	H0/S0	R	Cleared by writing 1 to the REMDBCTL.REMCRST bit.
	9	DBLENBSY	0	H0	R	Effective when the REMDBCTL.
	8	APLENBSY	0	H0	R	BUFEN bit = 1.
	7–2	-	0x00	-	R	-
	1	DBIF	0	H0/S0	R/W	Cleared by writing 1 to this bit or the REMDBCTL.REMCRST bit.
	0	APIF	0	H0/S0	R/W	

#### Bits 15–11 Reserved

#### Bit 10 DBCNTRUN

This bit indicates whether the 16-bit counter for data signal generation is running or not. (See Figure 17.4.4.1.)

1 (R): Running (Counting)

0 (R): Idle

#### Bit 9 DBLENBSY

This bit indicates whether the value written to the REMDBLEN.DBLEN[15:0] bits is transferred to the REMDBLEN buffer or not. (See Figure 17.4.4.1.)

- 1 (R): Transfer to the REMDBLEN buffer has not completed.
- 0 (R): Transfer to the REMDBLEN buffer has completed.

While this bit is set to 1, writing to the REMDBLEN.DBLEN[15:0] bits is ineffective.

#### Bit 8 APLENBSY

This bit indicates whether the value written to the REMAPLEN.APLEN[15:0] bits is transferred to the REMAPLEN buffer or not. (See Figure 17.4.4.1.)

- 1 (R): Transfer to the REMAPLEN buffer has not completed.
- $0 \ (R): \qquad \mbox{Transfer to the REMAPLEN buffer has completed.}$

While this bit is set to 1, writing to the REMAPLEN.APLEN[15:0] bits is ineffective.

Seiko Epson Corporation

#### Bits 7–2 Reserved

### Bit 1 DBIF

#### Bit 0 APIF

These bits indicate the REMC3 interrupt cause occurrence status.

- 1 (R): Cause of interrupt occurred
- 0 (R): No cause of interrupt occurred
- 1 (W): Clear flag
- 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

REMINTF.DBIF bit: Compare DB interrupt

REMINTF.APIF bit: Compare AP interrupt

These interrupt flags are also cleared to 0 when 1 is written to the REMDBCTL.REMCRST bit.

# **REMC3 Interrupt Enable Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
REMINTE	15-8	-	0x00	_	R	-
	7–2	-	0x00	-	R	
	1	DBIE	0	H0	R/W	
	0	APIE	0	H0	R/W	

#### Bits 15–2 Reserved

#### Bit 1 DBIE

#### Bit 0 APIE

These bits enable REMC3 interrupts.

1 (R/W): Enable interrupts

0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt: REMINTE.DBIE bit: Compare DB interrupt

REMINTE.APIE bit: Compare AP interrupt

### **REMC3 Carrier Waveform Register**

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
REMCARR	15–8	CRDTY[7:0]	0x00	H0	R/W	-
	7–0	CRPER[7:0]	0x00	H0	R/W	

#### Bits 15-8 CRDTY[7:0]

These bits set the high level period of the carrier signal.

The carrier signal is set to high level from the 8-bit counter for carrier generation = 0x00 and it is inverted to low level when the counter exceeds the REMCARR.CRDTY[7:0] bit-setting value. The carrier signal duty ratio is determined by this setting and the REMCARR.CRPER[7:0] bit-setting. (See Figure 17.4.3.2.)

#### Bits 7–0 CRPER[7:0]

These bits set the carrier signal cycle.

A carrier signal cycle begins with the 8-bit counter for carrier generation = 0x00 and ends when the counter exceeds the REMCARR.CRPER[7:0] bit-setting value. (See Figure 17.4.3.2.)

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
REMCCTL	15–9	-	0x00	-	R	-
	8	OUTINVEN	0	H0	R/W	
	7–1	-	0x00	-	R	
	0	CARREN	0	H0	R/W	

#### **REMC3 Carrier Modulation Control Register**

#### Bits 15–9 Reserved

#### Bit 8 OUTINVEN

This bit inverts the REMO output polarity. 1 (R/W): Inverted 0 (R/W): Non-inverted

For more information, see Figure 17.4.3.1.

#### Bits 7–1 Reserved

#### Bit 0 CARREN

This bit enables carrier modulation.

1 (R/W): Enable carrier modulation

0 (R/W): Disable carrier modulation (output data signal only)

Note: When carrier modulation is disabled, the REMDBCTL.REMOINV bit should be set to 0.

# 18 R/F Converter (RFC)

# 18.1 Overview

The RFC is a CR oscillation type A/D converter (R/F converter). The features of the RFC are listed below.

- Converts the sensor resistance into a digital value by performing CR oscillation and counting the oscillation clock.
- Achieves high-precision measurement system with low errors by oscillating the reference resistor and the sensor in the same conditions to obtain the difference between them.
- Includes a 24-bit measurement counter to count the oscillation clocks.
- Includes a 24-bit time base counter to count the internal clock for equalizing the measurement time between the reference resistor and the sensor.
- Supports DC bias resistive sensors and AC bias resistive sensors. (Note: See the table below.) (A thermometer/hygrometer can be easily implemented by connecting a thermistor or a humidity sensor and a few passive elements (resistor and capacitor).)
- Allows measurement (counting) by inputting external clocks.
- Provides an output and continuous oscillation function for monitoring the oscillation frequency.
- Can generate reference oscillation completion, sensor (A and B) oscillation completion, measurement counter overflow error, and time base counter overflow error interrupts.

Figure 18.1.1 shows the RFC configuration.

Table 18.1.1 RFC Channel Configuration of S1C17M20/M21/M22/M23/M24/M25

Item	S1C17N	120/M23	S1C17M21/M24	S1C17M22/M25	
item	24-pin package	32-pin package	3101710121/10124		
Number of channels		-		2 channels (Ch.0 and Ch.1)	
				* Can only be used in DC oscillation mode	
				for resistive sensor measurements.	




Figure 18.1.1 RFC Configuration

# **18.2 Input/Output Pins and External Connections**

# 18.2.1 List of Input/Output Pins

Table 18.2.1.1 lists the RFC pins.

Pin name	I/O*	Initial status*	Function
SENBn	A	Hi-Z	Sensor B oscillation control pin
SENAn	A	Hi-Z	Sensor A oscillation control pin
REF <i>n</i>	A	Hi-Z	Reference oscillation control pin
RFIN <i>n</i>	A	Vss	RFCLK input or oscillation control pin
RFCLKOn	0	Hi-Z	RFCLK monitoring output pin
			RFCLK is output to monitor the oscillation frequency.

Table 18.2.1.1 List of RFC Pins


\* Indicates the status when the pin is configured for the RFC.

If the port is shared with the RFC pin and other functions, the RFC input/output function must be assigned to the port before activating the RFC. For more information, refer to the "I/O Ports" chapter.

**Note**: The RFIN*n* pin goes to Vss level when the port is switched. Be aware that large current may flow if the pin is biased by an external circuit.

# 18.2.2 External Connections

The figures below show connection examples between the RFC and external sensors. For the oscillation mode and external clock input mode, refer to "Operating Mode."



\* Leave the unused pin (SENAn or SENBn) open if one resistive sensor only is used. Figure 18.2.2.1 Connection Example in Resistive Sensor DC Oscillation Mode




Figure 18.2.2.2 Connection Example in Resistive Sensor AC Oscillation Mode




Figure 18.2.2.3 External Clock Input in External Clock Input Mode

# 18.3 Clock Settings

# 18.3.1 RFC Operating Clock

When using the RFC, the RFC operating clock TCCLK must be supplied to the RFC from the clock generator. The TCCLK supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following RFCnCLK register bits:
  - RFCnCLK.CLKSRC[1:0] bits (Clock source selection)
  - RFCnCLK.CLKDIV[1:0] bits (Clock division ratio selection = Clock frequency setting)

The time base counter performs counting with TCCLK set here. Selecting a higher clock results in higher conversion accuracy, note, however, that the frequency should be determined so that the time base counter will not overflow during reference oscillation.

# 18.3.2 Clock Supply in SLEEP Mode

When using RFC during SLEEP mode, the RFC operating clock TCCLK must be configured so that it will keep supplying by writing 0 to the CLGOSC*xxxx*SLPC bit for the TCCLK clock source.

# 18.3.3 Clock Supply in DEBUG Mode

The TCCLK supply during DEBUG mode should be controlled using the RFCnCLK.DBRUN bit.

The TCCLK supply to the RFC is suspended when the CPU enters DEBUG mode if the RFC*n*CLK.DBRUN bit = 0. After the CPU returns to normal mode, the TCCLK supply resumes. Although the RFC stops operating when the TCCLK supply is suspended, the output pin and registers retain the status before DEBUG mode was entered. If the RFC*n*CLK.DBRUN bit = 1, the TCCLK supply is not suspended and the RFC will keep operating in DEBUG mode.

# **18.4 Operations**

# 18.4.1 Initialization

The RFC should be initialized with the procedure shown below.

- 1. Configure the RFCnCLK.CLKSRC[1:0] and RFCnCLK.CLKDIV[1:0] bits. (Configure operating clock)
- 2. Set the following bits when using the interrupt:
  - Write 1 to the interrupt flags in the RFC*n*INTF register. (Clear interrupt flags)
  - Set the interrupt enable bits in the RFCnINTE register to 1. (Enable interrupts)
- 3. Assign the RFC input/output function to the ports. (Refer to the "I/O Ports" chapter.)

#### 18 R/F CONVERTER (RFC)

- 4. Configure the following RFCnCTL register bits:
  - RFCnCTL.EVTEN bit (Enable/disable external clock input mode)
  - RFCnCTL.SMODE[1:0] bits (Select oscillation mode)
  - Set the RFCnCTL.MODEN bit to 1. (Enable RFC operations)

# 18.4.2 Operating Modes

The RFC has two oscillation modes that use the RFC internal oscillation circuit and an external clock input mode for measurements using an external input clock. The channels may be configured to a different mode from others.

#### **Oscillation mode**

The oscillation mode is selected using the RFCnCTL.SMODE[1:0] bits.

#### DC oscillation mode for resistive sensor measurements

This mode performs measurements by DC driving the reference resistor and the resistive sensor to oscillate. Set the RFC into this mode when a DC bias resistive sensor is connected. This mode allows connection of two resistive sensors to a channel.

#### AC oscillation mode for resistive sensor measurements

This mode performs measurements by AC driving the reference resistor and the resistive sensor to oscillate. Set the RFC into this mode when an AC bias resistive sensor is connected. One resistive sensor only can be connected to a channel.

#### External clock input mode (event counter mode)

This mode enables input of external clock/pulses to perform counting similar to the internal oscillation clock. A sine wave may be input as well as a square wave (for the threshold value of the Schmitt input, refer to "R/F Converter Characteristics, High level Schmitt input threshold voltage  $V_{T+}$  and Low level Schmitt input threshold voltage  $V_{T-}$ " in the "Electrical Characteristics" chapter). This function is enabled by setting the RFC*n*CTL. EVTEN bit to 1. The measurement procedure is the same as when the internal oscillation circuit is used.

# 18.4.3 RFC Counters

The RFC incorporates two counters shown below.

#### Measurement counter (MC)

The measurement counter is a 24-bit presettable up counter. Counting the reference oscillation clock and the sensor oscillation clock for the same duration of time using this counter minimizes errors caused by voltage, and unevenness of IC quality, as well as external parts and on-board parasitic elements. The counter values should be corrected via software after the reference and sensor oscillations are completed according to the sensor characteristics to determine the value being currently detected by the sensor.

#### Time base counter (TC)

The time base counter is a 24-bit presettable up/down counter. The time base counter counts up with TCCLK during reference oscillation to measure the reference oscillation time. During sensor oscillation, it counts down from the reference oscillation time and stops the sensor oscillation when it reaches 0x000000. This means that the sensor oscillation time becomes equal to the reference oscillation time. The value counted during reference oscillation should be saved in the memory. It can be reused at subsequent sensor oscillations omitting reference oscillations.

#### Counter initial value

To obtain the difference between the reference oscillation and sensor oscillation clock count values from the measurement counter simply, appropriate initial values must be set to the measurement counter before starting reference oscillation.

Connecting the reference element and sensor with the same resistance will result in <Initial value: n > =<Counter value at the end of sensor oscillation: m > (if error = 0). Setting a large <Initial value: n > increases the resolution of measurement. However, the measurement counter may overflow during sensor oscillation when the sensor value decreases below the reference element value (the measurement will be canceled). The initial value for the measurement counter should be determined taking the range of sensor value into consideration. The time base counter should be set to 0x000000 before starting reference oscillation.

#### **Counter value read**

The measurement and time base counters operate on RFCCLK and TCCLK, respectively. Therefore, to read correctly by the CPU while the counter is running, read the counter value twice or more and check to see if the same value is read.

# 18.4.4 Converting Operations and Control Procedure

An R/F conversion procedure and the RFC operations are shown below. Although the following descriptions assume that the internal oscillation circuit is used, external clock input mode can be controlled with the same procedure.

#### **R/F** control procedure

- 1. Set the initial value (0x000000 n) to the RFCnMCH and RFCnMCL registers (measurement counter).
- 2. Clear the RFC*n*TCH and RFC*n*TCL registers (time base counter) to 0x000000.
- 3. Clear both the RFCnINTF.EREFIF and RFCnINTF.OVTCIF bits by writing 1.
- 4. Set the RFCnTRG.SREF bit to 1 to start reference oscillation.
- 5. Wait for an RFC interrupt.
  - i. If the RFC*n*INTF.EREFIF bit = 1 (reference oscillation completion), clear the RFC*n*INTF.EREFIF bit and then go to Step 6.
  - ii. If the RFC*n*INTF.OVTCIF bit = 1 (time base counter overflow error), clear the RFC*n*INTF.OVTCIF bit and terminate measurement as an error or retry after altering the measurement counter initial value.
- 6. Clear the RFCnINTF.ESENAIF, RFCnINTF.ESENBIF, and RFCnINTF.OVMCIF bits by writing 1.
- 7. Set the RFC*n*TRG.SSENA bit (sensor A) or the RFC*n*TRG.SSENB bit (sensor B) corresponding to the sensor to be measured to 1 to start sensor oscillation (use the RFC*n*TRG.SSENA bit in AC oscillation mode).
- 8. Wait for an RFC interrupt.
  - i. If the RFC*n*INTF.ESENAIF bit = 1 (sensor A oscillation completion) or the RFC*n*INTF.ESENBIF bit = 1 (sensor B oscillation completion), clear the RFC*n*INTF.ESENAIF or RFC*n*INTF.ESENBIF bit and then go to Step 9.
  - ii. If the RFC*n*INTF.OVMCIF bit = 1 (measurement counter overflow error), clear the RFC*n*INTF.OVMCIF bit and terminate measurement as an error or retry after altering the measurement counter initial value.
- 9. Read the RFC*n*MCH and RFC*n*MCL registers (measurement counter) and correct the results depending on the sensor to obtain the detected value.

#### **R/F** converting operations

#### **Reference oscillation**

When the RFC*n*TRG.SREF bit is set to 1 in Step 4 of the conversion procedure above, the RFC Ch.*n* starts CR oscillation using the reference resistor. The measurement counter starts counting up using the CR oscillation clock from the initial value that has been set. The time base counter starts counting up using TCCLK from 0x000000.

When the measurement counter or the time base counter overflows (0xffffff  $\rightarrow$  0x000000), the RFC*n*TRG. SREF bit is cleared to 0 and the reference oscillation stops automatically.

The measurement counter overflow sets the RFC*n*INTF.EREFIF bit to 1 indicating that the reference oscillation has been terminated normally. If the RFC*n*INTE.EREFIE bit = 1, a reference oscillation completion interrupt request occurs at this point.

The time base counter overflow sets the RFC*n*INTF.OVTCIF bit to 1 indicating that the reference oscillation has been terminated abnormally. If the RFC*n*INTE.OVTCIE bit = 1, a time base counter overflow error interrupt request occurs at this point.

#### Sensor oscillation

When the RFC*n*TRG.SSENA bit (sensor A) or the RFC*n*TRG.SSENB bit (sensor B) is set to 1 in Step 7 of the conversion procedure above, the RFC Ch.*n* starts CR oscillation using the sensor. The measurement counter starts counting up using the CR oscillation clock from 0x000000. The time base counter starts counting down using TCCLK from the value at the end of reference oscillation.

When the time base counter reaches 0x000000 or the measurement counter overflows (0xffffff  $\rightarrow$  0x000000), the RFC*n*TRG.SSENA bit or the RFC*n*TRG.SSENB bit that started oscillation is cleared to 0 and the sensor oscillation stops automatically.

The time base counter reaching 0x000000 sets the RFC*n*INTF.ESENAIF bit (sensor A) or the RFC*n*INTF. ESENBIF bit (sensor B) to 1 indicating that the sensor oscillation has been terminated normally. If the RF-C*n*INTE.ESENAIE bit = 1 or the RFC*n*INTE.ESENBIE bit = 1, a sensor A or sensor B oscillation completion interrupt request occurs at this point.

The measurement counter overflow sets the RFC*n*INTF.OVMCIF to 1 indicating that the sensor oscillation has been terminated abnormally. If the RFC*n*INTE.OVMCIE bit = 1, a measurement counter overflow error interrupt request occurs at this point.




Figure 18.4.4.1 Counter Operations During Reference/Sensor Oscillation

#### **Forced termination**

To abort reference oscillation or sensor oscillation, write 0 to the RFC*n*TRG.SREF bit (reference oscillation), the RFC*n*TRG.SSENA bit (sensor A oscillation), or the RFC*n*TRG.SSENB bit (sensor B oscillation) used to start the oscillation. The counters maintain the value at the point they stopped, note, however, that the conversion results cannot be guaranteed if the oscillation is resumed. When resuming oscillation, execute from counter initialization again.

#### **Conversion error**


Performing reference oscillation and sensor oscillation with the same resistor and capacitor results  $n \approx m$ . The difference between n and m is a conversion error. Table 18.4.4.1 lists the error factors. (n: measurement counter initial value, m: measurement counter value at the end of sensor oscillation)

Error factor	Influence
External part tolerances	Large
Power supply voltage fluctuations	Large
Parasitic capacitance and resistance of the board	Middle
Temperature	Small
Unevenness of IC quality	Small

Table 18.4.4.1 Error Factors

# 18.4.5 CR Oscillation Frequency Monitoring Function

The CR oscillation clock (RFCLK) generated during converting operation can be output from the RFCLKO*n* pin for monitoring. By setting the RFC*n*CTL.CONEN bit to 1, the RFC Ch.*n* enters continuous oscillation mode that disables oscillation stop conditions to continue oscillating operations. In this case, set the the RFC*n*TRG.SREF bit (reference oscillation), the RFC*n*TRG.SSENA bit (sensor A oscillation), or the RFC*n*TRG.SSENB bit (sensor B oscillation) to 1 to start oscillation. Set the bit to 0 to stop oscillation. Using this function helps easily measure the CR oscillation clock frequency. Furthermore, setting the RFC*n*CTL.RFCLKMD bit to 1 changes the output clock to the divided-by-two RFCLK clock.



# 18.5 Interrupts

The RFC has a function to generate the interrupts shown in Table 18.5.1.

Interrupt	Interrupt flag	Set condition	Clear condition
Reference oscillation completion	RFCnINTF.EREFIF	When reference oscillation has been completed normally due to a measurement counter overflow	Writing 1
Sensor A oscillation completion	RFCnINTF.ESENAIF	When sensor A oscillation has been completed normally due to the time base counter reaching 0x000000	Writing 1
Sensor B oscillation completion	RFCnINTF.ESENBIF	When sensor B oscillation has been completed normally due to the time base counter reaching 0x000000	Writing 1
Measurement counter overflow error	RFCnINTF.OVMCIF	When sensor oscillation has been terminated abnormally due to a measurement counter overflow	Writing 1
Time base counter overflow error	RFCnINTF.OVTCIF	When reference oscillation has been terminated abnor- mally due to a time base counter overflow	Writing 1

Table 18.5.1 RFC Interrupt Function

The RFC provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

# **18.6 Control Registers**

### RFC Ch.n Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnCLK	15–9	-	0x00	-	R	-
	8	DBRUN	1	HO	R/W	
	7–6	-	0x0	-	R	
	5–4	CLKDIV[1:0]	0x0	H0	R/W	
	3–2	-	0x0	-	R	
	1–0	CLKSRC[1:0]	0x0	H0	R/W	

#### Bits 15–9 Reserved

#### Bit 8 DBRUN

This bit sets whether the RFC operating clock is supplied in DEBUG mode or not.

- 1 (R/W): Clock supplied in DEBUG mode
- 0 (R/W): No clock supplied in DEBUG mode

#### Bits 7–6 Reserved

#### Bits 5-4 CLKDIV[1:0]

These bits select the division ratio of the RFC operating clock.

#### Bits 3–2 Reserved

#### Bits 1-0 CLKSRC[1:0]

These bits select the clock source of the RFC.

Table 18.6.1	Clock Source	and Division	Ratio Settings
--------------	--------------	--------------	----------------

RFCnCLK.		RFCnCLK.CLKSRC[1:0] bits							
CLKDIV[1:0] bits	0x0	0x1	0x2	0x3					
CERDIV[1:0] bits	IOSC	OSC1	OSC3	EXOSC					
0x3	1/8	1/1	1/8	1/1					
0x2	1/4	-	1/4						
0x1	1/2		1/2						
0x0	1/1		1/1						

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

Note: The RFCnCLK register settings can be altered only when the RFCnCTL.MODEN bit = 0.

### RFC Ch.n Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnCTL	15–9	-	0x00	-	R	-
	8	RFCLKMD	0	H0	R/W	
	7	CONEN	0	H0	R/W	
	6	EVTEN	0	H0	R/W	
	5–4	SMODE[1:0]	0x0	H0	R/W	
	3–1	-	0x0	-	R	
	0	MODEN	0	H0	R/W	

#### Bits 15–9 Reserved

#### Bit 8 RFCLKMD

This bit sets the RFCLKOn pin to output the divided-by-two oscillation clock.

- 1 (R/W): Divided-by-two clock output
- 0 (R/W): Oscillation clock output

For more information, refer to "CR Oscillation Frequency Monitoring Function."

#### Bit 7 CONEN

This bit disables the automatic CR oscillation stop function to enable continuous oscillation function. 1 (R/W): Enable continuous oscillation 0 (R/W): Disable continuous oscillation

0 (R/W): Disable continuous oscillation

For more information, refer to "CR Oscillation Frequency Monitoring Function."

#### Bit 6 EVTEN

This bit enables external clock input mode (event counter mode). 1 (R/W): External clock input mode 0 (R/W): Normal mode

For more information, refer to "Operating Modes."

**Note**: Do not input an external clock before the RFC*n*CTL.EVTEN bit is set to 1. The RFIN*n* pin is pulled down to Vss level when the port function is switched for the R/F converter.

#### Bits 5–4 SMODE[1:0]

These bits configure the oscillation mode. For more information, refer to "Operating Modes."

RFCnCTL.SMODE[1:0] bits	Oscillation mode
0x3, 0x2	Reserved
0x1	AC oscillation mode for resistive sensor measurements
0x0	DC oscillation mode for resistive sensor measurements

Table 18.6.2 Oscillation Mode Selection

#### Bits 3–1 Reserved

#### Bit 0 MODEN

This bit enables the RFC operations.

1 (R/W): Enable RFC operations (The operating clock is supplied.)

0 (R/W): Disable RFC operations (The operating clock is stopped.)

**Note:** If the RFC*n*CTL.MODEN bit is altered from 1 to 0 during R/F conversion, the counter value being converted cannot be guaranteed. R/F conversion cannot be resumed.

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		
RFCnTRG	15–8	-	0x00	_	R	-		
	7–3	-	0x00	_	R			
	2	SSENB	0	H0	R/W			
	1	SSENA	0	H0	R/W			
	0	SREF	0	HO	R/W			

# RFC Ch.n Oscillation Trigger Register

#### Bits 15–3 Reserved

#### Bit 2 SSENB

This bit controls CR oscillation for sensor B. This bit also indicates the CR oscillation status.

- 1 (W): Start oscillation
- 0 (W): Stop oscillation
- 1 (R): Being oscillated
- 0 (R): Stopped

**Note**: Writing 1 to the RFC*n*TRG.SSENB bit does not start oscillation when the RFC*n*CTL. SMODE[1:0] bits = 0x1 (AC oscillation mode for resistive sensor measurements).

#### Bit 1 SSENA

This bit controls CR oscillation for sensor A. This bit also indicates the CR oscillation status.

- 1 (W): Start oscillation
- 0 (W): Stop oscillation
- 1 (R): Being oscillated
- 0 (R): Stopped

#### Bit 0 SREF

This bit controls CR oscillation for the reference resistor. This bit also indicates the CR oscillation status.

- 1 (W):Start oscillation0 (W):Stop oscillation1 (R):Being oscillated
- 0 (R): Stopped
- **Notes:** Settings in this register are all ineffective when the RFC*n*CTL.MODEN bit = 0 (RFC operation disabled).
  - When writing 1 to the RFC*n*TRG.SREF bit, the RFC*n*TRG.SSENA bit, or the RFC*n*TRG. SSENB bit to start oscillation, be sure to avoid having more than one bit set to 1.
  - Be sure to clear the interrupt flags (RFCnINTF.EREFIF bit, RFCnINTF.ESENAIF bit, RFCnINTF. ESENBIF bit, RFCnINTF.OVMCIF bit, and RFCnINTF.OVTCIF bit) before starting oscillation using this register.

### RFC Ch.n Measurement Counter Low and High Registers

					<u> </u>	0
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnMCL	15–0	MC[15:0]	0x0000	H0	R/W	-
RFCnMCH	15–8	-	0x00	-	R	-
	7–0	MC[23:16]	0x00	H0	R/W	
Or						

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnMCL	31–24	-	0x00	-	R	_
RFCnMCH	23–0	MC[23:0]	0x000000	H0	R/W	

#### Bits 31–24 Reserved

#### Bits 23-0 MC[23:0]

Measurement counter data can be read and written through these bits.

**Note**: The measurement counter must be set from the low-order value (RFC*n*MCL.MC[15:0] bits) first when data is set using a 16-bit access instruction. The counter may not be set to the correct value if the high-order value (RFC*n*MCH.MC[23:16] bits) is written first.

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnTCL	15–0	TC[15:0]	0x0000	H0	R/W	-
RFCnTCH	15–8	-	0x00	-	R	_
	7–0	TC[23:16]	0x00	H0	R/W	
Or						
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnTCL	31-24	-	0x00	_	R	_

H0

R/W

0x000000

### RFC Ch.n Time Base Counter Low and High Registers

#### Bits 31–24 Reserved

23-0 TC[23:0]

RFCnTCH

#### Bits 23-0 TC[23:0]

Time base counter data can be read and written through these bits.

**Note**: The time base counter must be set from the low-order value (RFC*n*TCL.TC[15:0] bits) first when data is set using a 16-bit access instruction. The counter may not be set to the correct value if the high-order value (RFC*n*TCH.TC[23:16] bits) is written first.

# RFC Ch.n Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnINTF	15–8	-	0x00	-	R	-
	7–5	-	0x0	-	R	
	4	OVTCIF	0	H0	R/W	Cleared by writing 1.
	3	OVMCIF	0	H0	R/W	
	2	ESENBIF	0	H0	R/W	
	1	ESENAIF	0	H0	R/W	
	0	EREFIF	0	H0	R/W	

#### Bits 15–5 Reserved

Bit 4	OVTCIF

Bit 3 OVMCIF

Bit 2 ESENBIF

#### Bit 1 ESENAIF

#### Bit 0 EBEFIF

These bits indicate the RFC interrupt cause occurrence status.

- 1 (R): Cause of interrupt occurred
- 0 (R): No cause of interrupt occurred
- 1 (W): Clear flag
- 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt: RFCnINTF.OVTCIF bit: Time base counter overflow error interrupt RFCnINTF.OVMCIF bit: Measurement counter overflow error interrupt RFCnINTF.ESENBIF bit: Sensor B oscillation completion interrupt RFCnINTF.ESENAIF bit: Sensor A oscillation completion interrupt RFCnINTF.EREFIF bit: Reference oscillation completion interrupt

### RFC Ch.n Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnINTE	15–8	-	0x00	_	R	-
	7–5	-	0x0	-	R	
	4	OVTCIE	0	H0	R/W	
	3	OVMCIE	0	H0	R/W	
	2	ESENBIE	0	H0	R/W	
	1	ESENAIE	0	H0	R/W	
	0	EREFIE	0	H0	R/W	

#### Bits 15–5 Reserved

- Bit 4 OVTCIE
- Bit 3 OVMCIE
- Bit 2 ESENBIE
- Bit 1 ESENAIE
- Bit 0 EREFIE

These bits enable RFC interrupts.

- 1 (R/W): Enable interrupts
- 0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt: RFCnINTE.OVTCIE bit: Time base counter overflow error interrupt RFCnINTE.OVMCIE bit: Measurement counter overflow error interrupt RFCnINTE.ESENBIE bit: Sensor B oscillation completion interrupt RFCnINTE.ESENAIE bit: Sensor A oscillation completion interrupt RFCnINTE.EREFIE bit: Reference oscillation completion interrupt

# 19 12-bit A/D Converter (ADC12A)

# 19.1 Overview

The ADC12A is a successive approximation type 12-bit A/D converter. The features of the ADC12A are listed below.

- Conversion method: Successive approximation type
- Resolution:

- 12 bits
- Analog input voltage range:
- Supports two conversion modes: 1.
- Reference voltage VREFA to Vss 1. One-time conversion mode
  - 2. Continuous conversion mode
- Supports three conversion triggers: 1. Software trigger
  - 2. 16-bit timer underflow trigger
  - 3. External trigger
- Can convert multiple analog input signals sequentially.
- Can generate conversion completion and overwrite error interrupts.
- Figure 19.1.1 shows the ADC12A configuration.

#### Table 19.1.1 ADC12A Configuration of S1C17M20/M21/M22/M23/M24/M25

Item	S1C17M	20/M23	S1C17M21/M24	S1C17M22/M25		
item	24-pin package	32-pin package	5101/10/21/10/24	31017WI22/WI25		
Number of channels		1 chann	el (Ch.0)			
Number of analog signal inputs	Ch.0: 4 inputs	Ch.0: 6	Ch.0: 8 inputs			
per channel	(ADIN00-ADIN03)	(ADIN00-	(ADIN00-ADIN07)			
16-bit timer used as conversion	Ch.0 ← 16-bit timer Ch.3					
clock and trigger sources						




Figure 19.1.1 ADC12A Configuration

**Note**: In this chapter, *n*, *m*, and *k* refer to an ADC12A channel number, an analog input pin number, and a 16-bit timer channel number, respectively.

# **19.2 Input Pins and External Connections**

## 19.2.1 List of Input Pins

Table 19.2.1.1 lists the ADC12A pins.

Pin name	I/O*	Initial status*	Function			
ADIN <i>nm</i>	A	Hi-Z	Analog signal input			
#ADTRGn	I	I	External trigger input			
VREFA <i>n</i>	A	Hi-Z	Reference voltage input			

Table 19.2.1.1 List of ADC12A Pins

\* Indicates the status when the pin is configured for the ADC12A.

If the port is shared with the ADC12A pin and other functions, the ADC12A input function must be assigned to the port before activating the ADC12A. For more information, refer to the "I/O Ports" chapter.

## 19.2.2 External Connections

Figure 19.2.2.1 shows a connection diagram between the ADC12A and external devices.




Figure 19.2.2.1 Connections between ADC12A and External Devices

# 19.3 Clock Settings

# 19.3.1 ADC12A Operating Clock

The 16-bit timer Ch.k operating clock CLK\_T16\_k is also used as the ADC12A operating clock. For more information on the CLK\_T16\_k settings and clock supply in SLEEP and DEBUG modes, refer to "Clock Settings" in the "16-bit Timers" chapter.

**Note**: When the CLK\_T16\_*k* supply stops during A/D conversion (e.g., when the CPU enters SLEEP or DEBUG mode), correct conversion results cannot be obtained even if the clock supply is resumed after that. In this case, perform A/D conversion again.

# 19.3.2 Sampling Time

The ADC12A includes a sample and hold circuit. The sampling time must be set so that it will satisfy the time required for acquiring input voltage (tACQ: acquisition time). Figure 19.3.2.1 shows an equivalent circuit of the analog input portion.




Figure 19.3.2.1 Equivalent Circuit of Analog Input Portion

For the RADIN and CADIN values in the equivalent circuit, refer to "12-bit A/D Converter Characteristics" in the "Electrical Characteristics" chapter. Based on these values, configure the ADC12A operating clock CLK\_T16\_k and the ADC12\_nTRG.SMPCLK[2:0] bits that set the sampling time so that these settings will satisfy the equations shown below.

$t_{ACQ} = 8 \times (Rs + Radin) \times Cadin$	(Eq. 19.1)
$\frac{1}{\text{fclk}_{ADC}} \times \text{SMPCLK} > \text{tacq}$	(Eq. 19.2)

Where

fclk\_adc: CLK\_T16\_k frequency [Hz]

SMPCLK: Sampling time = ADC12\_nTRG.SMPCLK[2:0] bit-setting (4 to 11 CLK\_T16\_k cycles)

The following shows the relationship between the sampling time and the maximum sampling rate.

Maximum sampling rate [sps] =  $\frac{\text{fclk}_{ADC}}{\text{SMPCLK} + 13}$  (Eq. 19.3)

# **19.4 Operations**

# 19.4.1 Initialization

The ADC12A should be initialized with the procedure shown below.

- 1. Assign the ADC12A input function to the ports. (Refer to the "I/O Ports" chapter.)
- 2. Configure the 16-bit timer Ch.k operating clock so that it will satisfy the sampling time.
- 3. Set the ADC12\_nCTL.MODEN bit to 1. (Enable ADC12A operations)
- 4. Configure the following ADC12\_*n*TRG register bits:
  - ADC12\_nTRG.SMPCLK[2:0] bits
    ADC12\_nTRG.CNVTRG[1:0] bits
    ADC12\_nTRG.CNVMD bit
    ADC12\_nTRG.STMD bit
    ADC12\_nTRG.STAAIN[2:0] bits
    ADC12\_nTRG.ENDAIN[2:0] bits
    (Set analog input pin to be A/D converted first)
    (Set analog input pin to be A/D converted last)
- 5. Set the ADC12\_nCFG.VRANGE[1:0] bits. (Set operating voltage range according to VDD)
- 6. Set the following bits when using the interrupt:
  - Write 1 to the interrupt flags in the ADC12\_nINTF register. (Clear interrupt flags)
  - Set the interrupt enable bits in the ADC12\_*n*INTE register to 1. (Enable interrupts)

# 19.4.2 Conversion Start Trigger Source

The trigger source, which starts A/D conversion, can be selected from the three types shown below using the  $ADC12_nTRG.CNVTRG[1:0]$  bits.

#### External trigger (#ADTRGn pin)

Writing 1 to the ADC12\_nCTL.ADST bit enables the ADC12A to accept trigger inputs. After that, the falling edge of the signal input to the #ADTRGn pin starts A/D conversion.

#### 16-bit timer Ch.k underflow trigger

Writing 1 to the ADC12\_*n*CTL.ADST bit enables the ADC12A to accept trigger inputs. After that, A/D conversion is started when an underflow occurs in the 16-bit timer Ch.*k*.

#### Software trigger

Writing 1 to the ADC12\_nCTL.ADST bit starts A/D conversion.

Trigger inputs can be accepted while the ADC12\_*n*CTL.BSYSTAT bit is set to 0 and are ignored while set to 1. A/D conversion is actually started in sync with CLK\_T16\_*k* after a trigger is accepted.

Writing 0 to the ADC12\_nCTL.ADST bit stops A/D conversion after the one currently being executed has completed.

# 19.4.3 Conversion Mode and Analog Input Pin Settings

The ADC12A can be put into two conversion modes shown below using the ADC12\_nTRG.CNVMD bit. Each mode allows setting of analog input pin range to be A/D converted. The analog input pin range can be set using the ADC12\_nTRG.STAAIN[2:0] bits for specifying the first analog input pin and the ADC12\_nTRG.ENDAIN[2:0] bits for specifying the last analog input pin. The analog input signals within the specified range are A/D converted successively in ascending order of the pin numbers.

#### One-time conversion mode

Once the ADC12A executes A/D conversion for all the analog input signals within the specified range, it is automatically stopped.

#### Continuous conversion mode

The ADC12A repeatedly executes A/D conversion within the specified range until 0 is written to the ADC12\_nCTL.ADST bit.

# 19.4.4 A/D Conversion Operations and Control Procedures

The following shows A/D conversion control procedures and the ADC12A operations.

#### Control procedure in one-time conversion mode

- 1. Write 1 to the ADC12\_*n*CTL.ADST bit.
- 2. Wait for an ADC12A interrupt.
  - i. If the ADC12\_nINTF.ADmCIF bit = 1 (analog input signal *m* A/D conversion completion interrupt), clear the ADC12\_nINTF.ADmCIF bit and then go to Step 3.
  - ii. If the ADC12\_*n*INTF.AD*m*OVIF bit = 1 (analog input signal *m* A/D conversion result overwrite error interrupt), clear the ADC12\_*n*INTF.AD*m*OVIF bit and terminate as an error or retry A/D conversion.
- 3. Read the A/D conversion result of the analog input *m* (ADC12\_*n*AD*m*D.AD*m*D[15:0] bits).
  - \* The 12-bit conversion results are located at the low-order 12 bits or high-order 12-bits within the ADC12\_ *n*AD*m*D.AD*m*D[15:0] bits according to the ADC12\_*n*TRG.STMD bit setting.
- 4. Repeat Steps 2 and 3 until A/D conversion for all the analog input pins within the specified range is completed.
- 5. To forcefully terminate the A/D conversion being executed, write 0 to the ADC12\_nCTL.ADST bit. The ADC12A stops operating after the A/D conversion currently being executed has completed.

The ADC12\_*n*CTL.ADST bit must be cleared by writing 0 even if A/D conversion is completed and automatically stopped.

#### Control procedure in continuous conversion mode

- 1. Write 1 to the ADC12\_*n*CTL.ADST bit.
- 2. Wait for an ADC12A interrupt.
  - i. If the ADC12\_nINTF.ADmCIF bit = 1 (analog input signal *m* A/D conversion completion interrupt), clear the ADC12\_nINTF.ADmCIF bit and then go to Step 3.
  - ii. If the ADC12\_*n*INTF.AD*m*OVIF bit = 1 (analog input signal *m* A/D conversion result overwrite error interrupt), clear the ADC12\_*n*INTF.AD*m*OVIF bit and terminate as an error or retry A/D conversion.
- 3. Read the A/D conversion result of the analog input *m* (ADC12\_*n*AD*m*D.AD*m*D[15:0] bits).
- 4. Repeat Steps 2 and 3 until terminating A/D conversion.
- Write 0 to the ADC12\_nCTL.ADST bit. The ADC12A stops operating after the A/D conversion currently being executed has completed.

A/D conversion for A	mode (ADC12_nTRG.CNVMD bit = 0) DINn0 (ADC12_nTRG.STAAIN[2:0] bits = 0x0, ADC12_nTRG.ENDAIN[2:0] bits = 0x0) I2_nTRG.CNVTRG[1:0] bits = 0x3)
#ADTRG <i>n</i> pin (trigger)	
ADC12_nCTL.BSYSTAT	A/D converting A/D converting A/D converting
ADC12_nCTL.ADSTAT[2:0]	X         0x0 (ADINn0)         X         0x1 (ADINn1)         X         0x0 (ADINn0)         X         0x1 (ADINn1)         X         0x0 (ADINn0)         X
A/D conversion operations	Sampling Conversion         Sampling Conversion         Sampling Conversion           〈ADINn0   ADINn0 ⟩         〈ADINn0   ADINn0 ⟩         〈ADINn0   ADINn0 ⟩
ADC12_nAD0D.AD0D[15:0]	ADINn0 conversion result (first) ADINn0 conversion result (second) Overwrite
ADC12_nINTF.AD0CIF	Cleared
ADC12_nINTF.AD0OVIF	
A/D conversion for A	mode (ADC12_nTRG.CNVMD bit = 0) DINn2-4 (ADC12_nTRG.STAAIN[2:0] bits = 0x2, ADC12_nTRG.ENDAIN[2:0] bits = 0x4) I2_nTRG.CNVTRG[1:0] bits = 0x3)
#ADTRG <i>n</i> pin (trigger)	L Invalid trigger
ADC12_nCTL.BSYSTAT	A/D converting
ADC12_nCTL.ADSTAT[2:0]	X         0x2 (ADINn2)         0x3 (ADINn3)         0x4 (ADINn4)         0x5 (ADINn5)           Sampling Conversion Sampling Conversion
A/D conversion operations	ADIN <i>n</i> 2 ADIN <i>n</i> 2 ADIN <i>n</i> 3 ADIN <i>n</i> 3 ADIN <i>n</i> 3 ADIN <i>n</i> 4 ADIN <i>n</i> 4
ADC12_nAD2D.AD2D[15:0]	ADINn2 conversion result
ADC12_nAD3D.AD3D[15:0]	ADIN <i>n</i> 3 conversion result
ADC12_nAD4D.AD4D[15:0]	ADINn4 conversion result
ADC12_nINTF.AD2CIF	← Cleared
ADC12_nINTF.AD3CIF	← Cleared
ADC12_nINTF.AD4CIF	← Cleared
A/D conversion for A	n mode (ADC12_nTRG.CNVMD bit = 1) DINn3-4 (ADC12_nTRG.STAAIN[2:0] bits = 0x3, ADC12_nTRG.ENDAIN[2:0] bits = 0x4) 12_nTRG.CNVTRG[1:0] bits = 0x0)
ADC12_nCTL.BSYSTAT	A/D converting
ADC12_nCTL.ADSTAT[2:0]	0x3 (ADIN <i>n</i> 3)
A/D conversion operations	Sampling Conversion Sampling Conversion Sampling Conversion Sampling Conversion           ADINn3         ADINn4         ADINn4         ADINn3         ADINn4         ADIN1         ADIN1
ADC12_nAD3D.AD3D[15:0]	ADIN <i>n</i> 3 conversion result (first) ADIN <i>n</i> 3 conversion result (second)
ADC12_nAD4D.AD4D[15:0]	ADINn4 conversion result (first) ADINn4 conversion result
ADC12_nINTF.AD3CIF	(second)
ADC12_nINTF.AD4CIF	Cleared Cleared
	Figure 19.4.4.1 A/D Conversion Operations

# **19.5 Interrupts**

The ADC12A has a function to generate the interrupts shown in Table 19.5.1.

Interrupt	Interrupt flag	Set condition	Clear condition
Analog input signal <i>m</i> A/D conversion completion	ADC12_nINTF.ADmCIF	When an analog input signal <i>m</i> A/D conver- sion result is loaded to the ADC12_ <i>n</i> AD <i>m</i> D register	U U
Analog input signal <i>m</i> A/D conversion result overwrite error	ADC12_nINTF.ADmOVIF	When a new A/D conversion result is loaded to the ADC12_nADmD register while the ADC12_nINTF.ADmCIF bit = 1	Writing 1

Table 19.5.1 ADC12A Interrupt Function

Note that the A/D conversion continues even if an A/D conversion result overwrite error has occurred. A/D conversion result overwrite errors are decided regardless of whether the ADC12\_nADmD register has been read or not.

The ADC12A provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

# **19.6 Control Registers**

### ADC12A Ch.n Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
ADC12_nCTL	15	-	0	-	R	-
	14–12	ADSTAT[2:0]	0x0	H0	R	
	11	-	0	-	R	
	10	BSYSTAT	0	H0	R	
	9–8	-	0x0	-	R	
	7–2	-	0x00	-	R	
	1	ADST	0	H0	R/W	
	0	MODEN	0	H0	R/W	

#### Bit 15 Reserved

#### Bits 14-12 ADSTAT[2:0]

These bits indicate the analog input pin number m being A/D converted.

Table 19.6.1 Relationship Between Control Bit Value and Analog Input Pin

ADC12_nCTL.ADSTAT[2:0] bits ADC12_nTRG.STAAIN[2:0] bits ADC12_nTRG.ENDAIN[2:0] bits	Analog input pin
0x7	ADINn7
0x6	ADINn6
0x5	ADINn5
0x4	ADINn4
0x3	ADINn3
0x2	ADINn2
0x1	ADINn1
0x0	ADINn0

These bits indicate the last converted analog input pin number after A/D conversion is forcefully terminated by writing 0 to the ADC12\_*n*CTL.ADST bit or automatically terminated in one-time conversion mode (ADC12\_*n*TRG.CNVMD = 0). If A/D conversion is stopped after the maximum analog input pin number (different in each model) has been completed, these bits indicate ADIN*n*0.

#### Bit 11 Reserved

#### Bit 10 BSYSTAT

This bit indicates whether the ADC12A is executing A/D conversion or not. 1 (R/W): A/D converting 0 (R/W): Idle

#### Bits 9–2 Reserved

#### Bit 1 ADST

This bit starts A/D conversion or enables to accept triggers.

1 (R/W): Start sampling and conversion (software trigger)/

- Enable trigger acceptance (external trigger, 16-bit timer underflow trigger)
- 0 (R/W): Terminate conversion

This bit does not revert to 0 automatically after A/D conversion has completed. Write 0 to this bit once and write 1 again to start another A/D conversion. After 0 is written to this bit to forcefully terminate conversion, the ADC12A stops after the A/D conversion being executed is completed. Therefore, this bit cannot be used to determine whether the ADC12A is executing A/D conversion or not.

**Note**: The data written to the ADC12\_nCTL.ADST bit must be retained for one or more CLK\_T16\_k clock cycles when 1 is written or two or more CLK\_T16\_k clock cycles when 0 is written.

#### Bit 0 MODEN

This bit enables the ADC12A operations.

1 (R/W): Enable ADC12A operations (The operating clock is supplied.)

0 (R/W): Disable ADC12A operations (The operating clock is stopped.)

**Note:** After 0 is written to the ADC12\_*n*CTL.MODEN bit, the ADC12A executes a terminate processing. Before the clock source is deactivated, read the ADC12\_*n*CTL.MODEN bit to make sure that it is set to 0.

### ADC12A Ch.n Trigger/Analog Input Select Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
ADC12_nTRG	15–14	-	0x0	_	R	-
	13–11	ENDAIN[2:0]	0x0	H0	R/W	
	10–8	STAAIN[2:0]	0x0	H0	R/W	
	7	STMD	0	H0	R/W	
	6	CNVMD	0	H0	R/W	
	5–4	CNVTRG[1:0]	0x0	H0	R/W	
	3	-	0	-	R	
	2–0	SMPCLK[2:0]	0x7	H0	R/W	

Note: Make sure that the ADC12\_nCTL.BSYSTAT bit is set to 0 before altering the ADC12\_nTRG register.

#### Bits 15–14 Reserved

#### Bits 13-11 ENDAIN[2:0]

These bits set the analog input pin to be A/D converted last. See Table 19.6.1 for the relationship between analog input pins and bit setting values.

**Note**: The analog input pin range to perform A/D conversion must be set as  $ADC12_nTRG$ . ENDAIN[2:0] bits  $\geq ADC12_nTRG.STAAIN[2:0]$  bits.

#### Bits 10-8 STAAIN[2:0]

These bits set the analog input pin to be A/D converted first. See Table 19.6.1 for the relationship between analog input pins and bit setting values.

#### Bit 7 STMD

This bit selects the data alignment when the conversion results are loaded into the A/D conversion result registers (ADC12\_nADmD.ADmD[15:0] bits).

1 (R/W): Left justify

0 (R/W): Right justify

All the A/D conversion result registers change their data alignment immediately after this bit is altered. This does not affect the conversion results.

					AD	C12_	_nad	)mD.	ADn	1D[1	5:0] l	bits				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Left justified (ADC12_nTRG.STMD bit = 1)	(MS	SB)		12-	bit c	conve	ersio	n res	sult		(L	SB)	0	0	0	0
Right justified (ADC12_nTRG.STMD bit = 0)	0	0	0	0	(MS	SB)		12-	bit c	conve	ersio	n res	sult		(L	SB)
	~ ~	1 0														

Figure 19.6.1 Conversion Data Alignment

#### Bit 6 CNVMD

This bit sets the A/D conversion mode. 1 (R/W): Continuous conversion mode 0 (R/W): One-time conversion mode

#### Bits 5–4 CNVTRG[1:0]

These bits select a trigger source to start A/D conversion.

Table 19.6.2	Trigger Source Selection
--------------	--------------------------

ADC12 nTRG.CNVTRG[1:0] bits	Trigger source
0x3	#ADTRGn pin (external trigger)
0x2	Reserved
0x1	16-bit timer Ch.k underflow
0x0	ADC12_nCTL.ADST bit (software trigger)

#### Bit 3 Reserved

#### Bits 2–0 SMPCLK[2:0]

These bits set the analog input signal sampling time.

ADC12_nTRG.SMPCLK[2:0] bits	Sampling time (Number of CLK_T16_ <i>k</i> cycles)
0x7	11 cycles
0x6	10 cycles
0x5	9 cycles
0x4	8 cycles
0x3	7 cycles
0x2	6 cycles
0x1	5 cycles
0x0	4 cycles

#### Table 19.6.3 Sampling Time Settings

### ADC12A Ch.n Configuration Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
ADC12_nCFG	15–8	-	0x00	-	R	-
	7–2	-	0x00	-	R	
	1–0	VRANGE[1:0]	0x0	H0	R/W	

Note: Make sure that the ADC12\_nCTL.BSYSTAT bit is set to 0 before altering the ADC12\_nCFG register.

#### Bits 15–2 Reserved

#### Bits 1–0 VRANGE[1:0]

These bits set the A/D converter operating voltage range.

ADC12_nCFG.VRANGE[1:0] bits	A/D converter operating voltage range
0x3	1.8 to 5.5 V
0x2	3.6 to 5.5 V
0x1	4.8 to 5.5 V
0x0	Conversion disabled

Table 19.6.4 A/D Converter Operating Voltage Range Setting

- **Notes:** A/D conversion will not be performed if the ADC12\_*n*CFG.VRANGE[1:0] bits = 0x0. Set these bits to the value according to the operating voltage to perform A/D conversion.
  - Be aware that ADC circuit current IADC flows if the ADC12\_nCFG.VRANGE[1:0] bits are set to a value other than 0x0 when the ADC12\_nCTL.BSYSTAT bit = 1.

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
ADC12_nINTF	15	AD7OVIF	0	HO	R/W	Cleared by writing 1.
	14	AD6OVIF	0	H0	R/W	
	13	AD5OVIF	0	H0	R/W	
	12	AD4OVIF	0	H0	R/W	
	11	AD3OVIF	0	H0	R/W	
	10	AD2OVIF	0	H0	R/W	
	9	AD10VIF	0	H0	R/W	
	8	AD00VIF	0	H0	R/W	
	7	AD7CIF	0	H0	R/W	
	6	AD6CIF	0	H0	R/W	
	5	AD5CIF	0	H0	R/W	
	4	AD4CIF	0	H0	R/W	
	3	AD3CIF	0	H0	R/W	
	2	AD2CIF	0	H0	R/W	
	1	AD1CIF	0	H0	R/W	]
	0	AD0CIF	0	H0	R/W	

### ADC12A Ch.n Interrupt Flag Register

#### Bits 15-8 ADmOVIF

#### Bits 7–0 ADmCIF

These bits indicate the ADC12A interrupt cause occurrence status.

- 1 (R): Cause of interrupt occurred
- 0 (R): No cause of interrupt occurred
- 1 (W): Clear flag
- 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

ADC12\_*n*INTF.AD*m*OVIF bit: Analog input signal *m* A/D conversion result overwrite error interrupt ADC12\_*n*INTF.AD*m*CIF bit: Analog input signal *m* A/D conversion completion interrupt

### ADC12A Ch.n Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
ADC12_nINTE	15	AD7OVIE	0	H0	R/W	-
	14	AD6OVIE	0	H0	R/W	
	13	AD5OVIE	0	H0	R/W	
	12	AD4OVIE	0	H0	R/W	
	11	AD3OVIE	0	H0	R/W	
	10	AD2OVIE	0	H0	R/W	
	9	AD10VIE	0	H0	R/W	
	8	AD00VIE	0	H0	R/W	
	7	AD7CIE	0	H0	R/W	
	6	AD6CIE	0	H0	R/W	
	5	AD5CIE	0	H0	R/W	
	4	AD4CIE	0	H0	R/W	
	3	AD3CIE	0	H0	R/W	
	2	AD2CIE	0	H0	R/W	
	1	AD1CIE	0	H0	R/W	
	0	AD0CIE	0	H0	R/W	

#### Bits 15–8 ADmOVIE

#### Bits 7–0 ADmCIE

These bits enable ADC12A interrupts.

1 (R/W): Enable interrupts

0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

ADC12\_*n*INTE.AD*m*OVIE bit: Analog input signal *m* A/D conversion result overwrite error interrupt ADC12\_*n*INTE.AD*m*CIE bit: Analog input signal *m* A/D conversion completion interrupt

### ADC12A Ch.n Result Register m

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
ADC12_nADmD	15–0	ADmD[15:0]	0x0000	H0	R	-

#### Bits 15-0 ADmD[15:0]

These bits are the A/D conversion results of the analog input signal m.


# 20 Multiplier/Divider (COPRO2)

# 20.1 Overview

COPRO2 is the coprocessor that provides multiplier/divider functions. The features of COPRO2 are listed below.

Multiplication:	Supports signed/unsigned multiplications. (16 bits × 16 bits = 32 bits) Can be executed in 1 cycle.
• <u>Multiplication and accumulation (MAC)</u>	: Supports signed/unsigned MAC operations with overflow detection function. (16 bits × 16 bits + 32 bits = 32 bits) Can be executed in 1 cycle.
• Division:	Supports signed/unsigned divisions. (32 bits ÷ 32 bits = 32 bits with 32-bit reminder) Can be executed in 17 to 20 cycles. Overflow detection and division by zero processing are not supported.

Figure 20.1.1 shows the COPRO2 configuration.



# 20.2 Operation Mode and Output Mode

COPRO2 operates according to the operation mode specified by the application program. As listed in Table 20.2.1, COPRO2 supports 11 operations.

The multiplication, division and MAC results are 32-bit data, therefore, the S1C17 Core cannot read them in one access cycle. The output mode is provided to specify the high-order 16 bits or low-order 16 bits of the operation result register 0 or 1 to be read from COPRO2.

The operation and output modes can be specified with a 7-bit data by writing it to the mode setting register in COPRO2. Use a "ld.cw" instruction for this writing.

ld.cw	%rd,%rs	%rs[6:0] is written to the mode setting register. (%rd: not used)
ld.cw	%rd, <i>imm7</i>	<i>imm7</i> [6:0] is written to the mode setting register. (%rd: not used)

6	4	3		0
Output mode setting value	е		Operation mode setting value	

Figure 20.2.1 Mode Setting Register

Setting value (D[6:4])	Output mode	Setting value (D[3:0])	Operation mode
0x0	16 low-order bits output mode 0	0x0	Initialize mode 0
	The low-order 16 bits of the operation result reg-		Clears the operation result registers 0 and 1
	ister 0 can be read as the coprocessor output.		to 0x0.
0x1	16 high-order bits output mode 0	0x1	Initialize mode 1
	The high-order 16 bits of the operation result reg-		Loads the 16-bit augend into the low-order
	ister 0 can be read as the coprocessor output.		16 bits of the operation result register 0.
0x2	16 low-order bits output mode 1	0x2	Initialize mode 2
	The low-order 16 bits of the operation result reg-		Loads the 32-bit data into the operation re-
	ister 1 can be read as the coprocessor output.		sult register 0.
0x3	16 high-order bits output mode 1	0x3	Operation result read mode
	The high-order 16 bits of the operation result reg-		Outputs the data in the operation result reg-
	ister 1 can be read as the coprocessor output.		isters 0 and 1 without computation.
0x4–0x7	Reserved	0x4	Unsigned multiplication mode
			Performs unsigned multiplication.
		0x5	Signed multiplication mode
			Performs signed multiplication.
		0x6	Unsigned MAC mode
			Performs unsigned MAC operation.
		0x7	Signed MAC mode
			Performs signed MAC operation.
		0x8	Unsigned division mode
			Performs unsigned division.
		0x9	Signed division mode
			Performs signed division.
		0xa	Initialize mode 3
			Loads the 32-bit data into the operation re-
			sult register 1.
		0xb-0xf	Reserved


Table 20.2.1 Mode Settings

## 20.3 Multiplication

The multiplication function performs "A (32 bits) = B (16 bits) × C (16 bits)."

The following shows a procedure to perform a multiplication:

- 1. Set the mode to 0x04 (unsigned multiplication, 16 low-order bits output mode 0) or 0x05 (signed multiplication, 16 low-order bits output mode 0).
- 2. Send the 16-bit multiplicand (B) and 16-bit multiplier (C) to COPRO2 using a "ld.ca" instruction.
- 3. Read the one-half result (16 low-order bits = A[15:0]) and the flag status.
- 4. Set the mode to 0x13 (operation result read, 16 high-order bits output mode 0).
- 5. Read another one-half result (16 high-order bits = A[31:16]).



Mode set- ting value	Ins	truction	Operations	Flags	Remarks
0x04	ld.ca	%rd,%rs	res0[31:0] ← %rd × %rs	psr (CVZN) ← 0b0000	The operation result register
or 0x05			%rd ← res0[15:0]		0 keeps the operation result
	(ext	<i>imm9</i> )	res0[31:0] ← %rd × imm7/16		until it is rewritten by other
	ld.ca	%rd, <i>imm7</i>	%rd ← res0[15:0]		operation.
0x14	ld.ca	%rd,%rs	res0[31:0] ← %rd × %rs		
or 0x15			%rd ← res0[31:16]		
	(ext	<i>imm9</i> )	res0[31:0] ← %rd × imm7/16		
	ld.ca	%rd, <i>imm7</i>	%rd ← res0[31:16]		

#### Table 20.3.1 Operation in Multiplication Mode

Example:

res0: operation result register 0

anip ioi			
ld.cw	%r0,0x04	;	Sets the mode (unsigned multiplication mode and 16 low-order bits output mode 0).
ld.ca	%r0,%r1	;	Performs "res0[31:0] = $\%$ r0[15:0] × $\%$ r1[15:0]" and loads the 16 low-order bits of the
			result to %r0.
ld.cw	%r0,0x13	;	Sets the mode (operation result read mode and 16 high-order bits output mode 0).
ld.ca	%r1,%r0	;	Loads the 16 high-order bits of the result to %r1.

### 20.4 Division

The division function performs "A (32 bits) = B (32 bits)  $\div$  C (32 bits), D (32 bits) = remainder." The following shows a procedure to perform a division:

- 1. Set the mode to 0x02 (initialize mode 2).
- 2 Set the 32-bit dividend (B) to the operation result register 0 using a "ld.cf" instruction.
- 3. Set the mode to 0x08 (unsigned division, 16 low-order bits output mode 0) or 0x09 (signed division, 16 low-order bits output mode 0).
- 4. Send the 32-bit divisor (C) to COPRO2 using a "ld.ca" instruction.
- 5. Read the one-half result (16 low-order bits = A[15:0]) of the operation result register 0 (quotient) and the flag status.
- 6. Set the mode to 0x13 (operation result read, 16 high-order bits output mode 0).
- 7. Read another one-half result (16 high-order bits = A[31:16]) of the operation result register 0 (quotient).
- 8. Set the mode to 0x23 (operation result read, 16 low-order bits output mode 1).
- 9. Read the one-half result (16 low-order bits = D[15:0]) of the operation result register 1 (remainder).
- 10. Set the mode to 0x33 (operation result read, 16 high-order bits output mode 1).
- 11. Read another one-half result (16 high-order bits = D[31:16]) of the operation result register 1 (remainder).





Figure 20.4.1 Data Path in Initialize Mode 2

Mode set- ting value	Instruction		Operations	Remarks
0x02	ld.cf	%rd,%rs	res0[31:16] ← %rd	
			res0[15:0] ← %rs	
	(ext	imm9)	res0[31:16] ← %rd	
	ld.cf	%rd, <i>imm7</i>	res0[15:0] <i>← imm7/16</i>	
				res0: operation result register (

Table 20.4.1 Initializing the Operation Result Register 0 (32 bits)



## Table 20.4.2 Operation in Division Mode

Mode set- ting value	Inst	ruction	Operations	Flags	Remarks
0x08	ld.ca	%rd,%rs	res0[31:0] ÷ {%rd, %rs}	psr (CVZN) ← 0b0000	The operation result regis-
or 0x09			res0[31:0] ← Quotient		ters 0 and 1 keep the op-
			res1[31:0] ← Remainder		eration results until they are
			%rd ← res0[15:0] (Quotient)		rewritten by other opera-
	(ext	imm9)	res0[31:0] ÷ {%rd, <i>imm7/16</i> }		tion.
	ld.ca	%rd, <i>imm7</i>	res0[31:0] ← Quotient		
			res1[31:0] ← Remainder		COPRO2 does not support
			%rd ← res0[15:0] (Quotient)		0 ÷ 0 division.
0x18	ld.ca	%rd,%rs	res0[31:0] ÷ {%rd, %rs}		
or 0x19			res0[31:0] ← Quotient		
			res1[31:0] ← Remainder		
			%rd ← res0[31:16] (Quotient)		
	(ext	imm9)	res0[31:0] ÷ {%rd, <i>imm7/16</i> }		
	ld.ca	%rd, <i>imm7</i>	res0[31:0] ← Quotient		
			res1[31:0] ← Remainder		
			%rd ← res0[31:16] (Quotient)		
0x28	ld.ca	%rd,%rs	res0[31:0] ÷ {%rd, %rs}		
or 0x29			res0[31:0] ← Quotient		
			res1[31:0] ← Remainder		
			%rd ← res1[15:0] (Remainder)		
	(ext	<i>imm9</i> )	res0[31:0] ÷ {%rd, <i>imm7/16</i> }		
	ld.ca	%rd, <i>imm7</i>	res0[31:0] ← Quotient		
			res1[31:0] ← Remainder		
			%rd ← res1[15:0] (Remainder)		
0x38	ld.ca	%rd,%rs	res0[31:0] ÷ {%rd, %rs}		
or 0x39			res0[31:0] ← Quotient		
			res1[31:0] ← Remainder		
			%rd ← res1[31:16] (Remainder)		
	(ext	imm9)	res0[31:0] ÷ {%rd, <i>imm7/16</i> }		
	ld.ca	%rd, <i>imm7</i>	res0[31:0] ← Quotient		
			res1[31:0] ← Remainder		
			%rd ← res1[31:16] (Remainder)		

res0: operation result register 0, res1: operation result register 1

```
Example:
```


```
ld.cw %r0,0x02; Sets the mode (initialize mode 2).
ld.cf %r0,%r1; Set the dividend {%r0, %r1} to the operation result register 0.
ld.cw %r0,0x08; Sets the mode (unsigned division mode and 16 low-order bits output mode 0).
ld.ca %r0,%r1; Performs "res0[31:0] (quotient), res1[31:0] (remainder) = res0[31:0] + {%r0[15:0]}, %r1[15:0]}" and loads the 16 low-order bits of the result (quotient) to %r0.
ld.ca %r1,%r0; Loads the 16 low-order bits of the result (quotient) to %r1.
ld.cw %r0,0x13; Sets the mode (operation result read mode and 16 high-order bits output mode 0).
ld.ca %r2,%r0; Loads the 16 high-order bits of the result (quotient) to %r2.
ld.cw %r0,0x23; Sets the mode (operation result read mode and 16 low-order bits output mode 1).
ld.ca %r3,%r0; Loads the 16 low-order bits of the result (remainder) to %r3.
ld.cw %r0,0x33; Sets the mode (operation result read mode and 16 high-order bits output mode 1).
ld.ca %r4,%r0; Loads the 16 high-order bits of the result (remainder) to %r4.
```

## 20.5 MAC

The MAC (multiplication and accumulation) function performs "A (32 bits) = B (16 bits) × C (16 bits) + A (32 bits)."

The following shows a procedure to perform a MAC operation:

- 1. Set the initial value (A) to the operation result register 0.
  - To clear the operation result registers (A = 0): Set the mode to 0x00 (initialize mode 0). (It is not necessary to send 0x00 to COPRO2 with another instruction.)
  - To load a 16-bit value to the operation result register 0: Set the operation mode to 0x01 (initialize mode 1) and then send the initial value (16 bits) to COPRO2 using a "ld.cf" instruction.
  - To load a 32-bit value to the operation result register 0: Set the operation mode to 0x02 (initialize mode 2) and then send the initial value (32 bits) to COPRO2 using a "ld.cf" instruction.
- 2. Set the mode to 0x06 (unsigned MAC, 16 low-order bits output mode 0) or 0x07 (signed MAC, 16 low-order bits output mode 0).
- 3. Repeat sending the 16-bit multiplicand (B) and 16-bit multiplier (C) to COPRO2 the number of times required using a "ld.ca" instruction.
- 4. Read the one-half result (16 low-order bits = A[15:0]) and the flag status.
- 5. Set the mode to 0x13 (operation result read, 16 high-order bits output mode).
- 6. Read another one-half result (16 high-order bits = A[31:16]).



Mode set- ting value	Instruction		Operations	Remarks
0x00	-		res0[31:0] ← 0x0	Setting the operating mode executes the initialization
			res1[31:0] ← 0x0	without sending data.
0x01	ld.cf	%rd,%rs	res0[31:16] ← 0x0	
			res0[15:0] ← %rs	
	(ext	imm9)	res0[31:16] ← 0x0	
	ld.cf	%rd <b>,</b> <i>imm7</i>	res0[15:0] <i>← imm7/16</i>	
0x02	ld.cf	%rd,%rs	res0[31:16] ← %rd	
			res0[15:0] ← %rs	
	(ext	imm9)	res0[31:16] ← %rd	
	ld.cf	%rd, <i>imm7</i>	res0[15:0] <i>← imm7/16</i>	

Table 20.5.1 Initializing the Operation Result Register 0

res0: operation result register 0, res1: operation result register 1




Figure 20.5.2 Data Path in MAC Mode

Table 20.5.2	Operation	in MAC Mode
--------------	-----------	-------------

Mode set- ting value	Inst	truction	Operations	Flags	Remarks
0x06 or 0x07	ld.ca	%rd,%rs	%rd ← res0[15:0]	psr (CVZN) ← 0b0100 if an overflow has oc- curred	
	(ext ld.ca	,	res0[31:0] ← %rd × <i>imm7/16</i> + res0[31:0] %rd ← res0[15:0]	Otherwise	it is rewritten by other operation.
0x16 or 0x17	ld.ca	%rd,%rs	res0[31:0] ← %rd × %rs + res0[31:0] %rd ← res0[31:16]		tected only in signed MAC mode (it does
	(ext ld.ca	<i>imm9</i> ) %rd, <i>imm7</i>	res0[31:0] ← %rd × <i>imm7/16</i> + res0[31:0] %rd ← res0[31:16]		not occur in unsigned MAC mode).

res0: operation result register 0

Example:

ld.cw	%r0,0x00	;	Sets the mode (initialize mode 0) to clear the operation result register 0 to 0x0000.
ld.cw	%r0,0x07	;	Sets the mode (signed MAC mode and 16 low-order bits output mode 0).
ld.ca	%r0,%r1	;	Performs "res0[31:0] = $%r0[15:0] \times %r1[15:0] + res0[31:0]$ " and loads the 16 low-
			order bits of the result to %r0.
ld.cw	%r0,0x13	;	Sets the mode (operation result read mode and 16 high-order bits output mode 0).
ld.ca	%r1 <b>,</b> %r0	;	Loads the 16 high-order bits of the result to %r1.

#### Conditions to set the overflow (V) flag

An overflow occurs in a signed MAC operation and the overflow (V) flag is set to 1 when the signs of the multiplication result, operation result register value, and multiplication & accumulation result match the following conditions:

Mode setting value	Sign of multiplication result	Sign of operation result register value	Sign of multiplication & accumulation result
0x07	0 (positive)	0 (positive)	1 (negative)
0x07	1 (negative)	1 (negative)	0 (positive)

Table 20.5.3 Conditions to Set the Overflow (V) Flag

An overflow occurs when a MAC operation performs addition of positive values and a negative value results, or it performs addition of negative values and a positive value results. The coprocessor holds the operation result until the overflow (V) flag is cleared.

#### Conditions to clear the overflow (V) flag

The overflow (V) flag that has been set will be cleared when an overflow has not been occurred during execution of the "ld.ca" instruction for MAC operation or when the "ld.ca" or "ld.cf" instruction is executed in an operation mode other than operation result read mode.

## 20.6 Reading Operation Results

The "ld.ca" instruction cannot load a 32-bit operation result to a CPU register, so a multiplication, division or MAC operation returns the one-half (16 bits according to the output mode) result (A[15:0] or A[31:16]) and the flag status to the CPU registers. Another one-half should be read by setting COPRO2 into operation result read mode. The operation result register keeps the loaded operation result until it is rewritten by other operation.




Figure 20.6.1 Data Path in Operation Result Read Mode

Table 20.6.1	Operation in Operation Result Read Mode
--------------	---

Mode set- ting value	Instruction	Operations	Flags	Remarks
0x03	ld.ca %rd,%rs	%rd ← res[15:0]	psr (CVZN) ← 0b0000	This operation mode does not
	ld.ca %rd, <i>imm7</i>	%rd ← res[15:0]		affect the operation result reg-
0x13	ld.ca %rd,%rs	%rd ← res[31:16]		isters 0 and 1.
	ld.ca %rd, <i>imm7</i>	%rd ← res[31:16]		
0x23	ld.ca %rd,%rs	%rd ← res1[15:0]		
	ld.ca %rd, <i>imm7</i>	%rd ← res1[15:0]		
0x33	ld.ca %rd,%rs	%rd ← res1[31:16]	]	
	ld.ca %rd,imm7	%rd ← res1[31:16]		

res0: operation result register 0, res1: operation result register 1

# **21 Electrical Characteristics**

## 21.1 Absolute Maximum Ratings

				(Vs	s = 0 V)
Item	Symbol		Condition	Rated value	Unit
Power supply voltage	Vdd			-0.3 to 7.0	V
Flash programming voltage	VPP			-0.3 to 8.0	V
Input voltage	Vi	P00-07, P10-1	7, P31–37, P40–42, PD0–D1, PD3–D4	-0.3 to 7.0	V
		P20–27, P30, #	RESET	-0.3 to VDD + 0.5	V
Output voltage	Vo	P00-07, P10-1	7, P20–27, P30–37, P40–42, PD0–D4	-0.3 to VDD + 0.5	V
High level output current	Іон	1 pin	P00-07, P10-17, P20-27, P30-37, P40-42,	-10	mA
		Total of all pins	PD0–D4	-20	mA
Low level output current	IOL	1 pin	P00-07, P10-17, P20-27, P30-37, P40-42,	10	mA
		Total of all pins	PD0–D4	20	mA
Operating temperature	Та			-40 to 85	°C
Storage temperature	Tstg			-65 to 125	°C

## 21.2 Recommended Operating Conditions

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Power supply voltage	Vdd	For normal operation	1.8	-	5.5	V
		For Flash When VPP is supplied externally	2.4	-	5.5	V
		programming When VPP is generated internally	2.4	-	5.5	V
Flash programming voltage	VPP		7.3	7.5	7.7	V
OSC1 oscillator oscillation frequency	fosc1	Crystal oscillator	-	32.768	-	kHz
OSC3 oscillator oscillation frequency	fosc3	Crystal/ceramic oscillator	1	-	21	MHz
EXOSC external clock frequency	fexosc	When supplied from an external oscillator	0.016	-	21	MHz
Bypass capacitor between Vss and VDD	CPW1		-	3.3	-	μF
Capacitor between Vss and VD1	CPW2		-	1	-	μF
Gate capacitor for OSC1 oscillator	C <sub>G1</sub>	When the crystal oscillator is used *1	0	-	25	pF
Drain capacitor for OSC1 oscillator	CD1	When the crystal oscillator is used *1	-	0	-	pF
Gate capacitor for OSC3 oscillator	CG3	When the crystal/ceramic oscillator is used *1	0	-	100	pF
Drain capacitor for OSC3 oscillator	Срз	When the crystal/ceramic oscillator is used *1	0	-	100	pF
DSIO pull-up resistor	Rdbbg	*2	-	10	-	kΩ
Capacitor between Vss and VPP	CVPP		-	0.1	_	μF
Capacitor between Vss and VREFA	CVREFA		-	0.1	-	μF

\*1 The component values should be determined after performing matching evaluation of the resonator mounted on the printed circuit board actually used.

\*2 RDBG is not required when using the DSIO pin as a general-purpose I/O port.

## 21.3 Current Consumption

Unless otherwise specified: VDD = 1.8 to 5.5 V, VSS = 0 V, Ta = 25°C, EXOSC = OFF, PWGVD1CTL.REGMOD[1:0] bits = 0x0 (automatic mode), FLASHCWAIT.RDWAIT[1:0] bits = 0x1 (2 cycles)

Item	Symbol	Condition	Та	Min.	Тур.	Max.	Unit
Current	ISLP	IOSC = OFF, OSC1 = OFF, OSC3 = OFF	-	0.36	2	μA	
consumption in SLEEP mode			85°C	-	1.6	10	μA
Current	HALT1	IOSC = ON, OSC1 = 32.768 kHz*1, OSC3 = OFF		-	40	60	μA
consumption in	HALT2	IOSC = OFF, OSC1 = 32.768 kHz*1, OSC3 = OFF		-	0.7	1.8	μA
HALT mode		IOSC = OFF, OSC1 = 32 kHz*2, OSC3 = OFF	-	1.5	6.5	μA	
	<b>I</b> HALT3	IOSC = OFF, OSC1 = 32.768 kHz*1, OSC3 = 1 MHz (ceramic oscillate	-	40	60	μA	
		IOSC = OFF, OSC1 = 32.768 kHz*1, OSC3 = 12 MHz (internal oscillat	or)*4		410	710	μA
Current	RUN1*5	IOSC = ON, OSC1 = 32.768 kHz*1, OSC3 = OFF, SYSCLK = IOSC		-	120	200	μA
consumption in RUN mode		IOSC = ON, OSC1 = 32.768 kHz <sup>+1</sup> , OSC3 = OFF, SYSCLK = IOSC FLASHCWAIT.RDWAIT[1:0] bits = 0x0 (1 cycle)		-	145	300	μA
	RUN2*5	IOSC = OFF, OSC1 = 32.768 kHz*1, OSC3 = OFF, SYSCLK = OSC1		-	5	9	μA
		IOSC = OFF, OSC1 = 32 kHz*2, OSC3 = OFF, SYSCLK = OSC1			5.5	12	μA
	RUN3*5	IOSC = OFF, OSC1 = 32.768 kHz*1, OSC3 = 1 MHz (ceramic oscillato	r)∗ <sup>3</sup> ,	-	160	320	μA
		SYSCLK = OSC3					
		IOSC = OFF, OSC1 = 32.768 kHz $^{*1}$ , OSC3 = 12 MHz (internal oscillat SYSCLK = OSC3	or)* <sup>4</sup> ,	-	1,800	2,800	μA

\*1 OSC1 oscillator: CLGOSC1.OSC1SELCR bit = 0, CLGOSC1.INV1N[1:0] bits = 0x0, CLGOSC1.CG11[2:0] bits = 0x0, CLGOSC1. OSDEN bit = 0, CG1 = CD1 = 0 pF, Crystal resonator = C-002RX (manufactured by Seiko Epson Corporation, R1 = 50 k $\Omega$  (Max.), CL = 7 pF)

\*2 OSC1 oscillator: CLGOSC1.OSC1SELCR bit = 1

\*3 OSC3 oscillator: CLGOSC3.OSC3MD bit = 1, CLGOSC3.OSC3INV[1:0] bits = 0x0, CG3 = CD3 = 100 pF, ceramic resonator = CS-BLA\_J (manufactured by Murata Manufacturing Co., Ltd., 1 MHz)


\*4 OSC3 oscillator: CLGOSC3.OSC3MD bit = 0, CLGOSC3.OSC3FQ[1:0] bits = 0x0

\*5 The current consumption values were measured when a test program consisting of 60.5% ALU instructions, 17% branch instructions, 12% RAM read instructions, and 10.5% RAM write instructions was executed continuously in the Flash memory.


#### Current consumption-temperature characteristic in SLEEP mode

Current consumption-temperature characteristic in HALT mode (IOSC operation)

IOSC = OFF, OSC1 = OFF, OSC3 = OFF, VDD = 5.5 V, Typ. value




IOSC = ON, OSC1 = 32.768 kHz, OSC3 = OFF, Typ. value




## Current consumption-temperature characteristic in HALT mode (OSC1 operation)

IOSC = OFF, OSC1 = 32.768 kHz, OSC3 = OFF, Typ. value




## Current consumption-temperature characteristic in RUN mode (IOSC operation)




Current consumption-temperature characteristic in RUN mode (OSC3 operation)

IOSC = OFF, OSC1 = 32.768 kHz, OSC3 = ON, Ta = 25°C, Typ. value





## Current consumption-temperature characteristic in HALT mode (OSC3 operation)

IOSC = OFF, OSC1 = 32.768 kHz, OSC3 = ON, Typ. value



Current consumption-temperature characteristic in RUN mode (OSC1 operation)






## 21.4 System Reset Controller (SRC) Characteristics

#### **#RESET** pin characteristics

Unless otherwise specified:  $V_{DD} = 1.8$  to 5.5 V,  $V_{SS} = 0$  V, Ta = -40 to  $85^{\circ}C$ 


Symbol	Condition	Min.	Тур.	Max.	Unit
VT+		$0.5 \times V_{DD}$	-	$0.8 \times V_{DD}$	V
VT-		$0.2 \times V_{\text{DD}}$	-	$0.5 \times V_{DD}$	V
ΔVτ		180	-	-	mV
Rin		100	230	500	kΩ
CIN		-	-	15	pF
tsr		5	-	-	μs
	VT+ VT- ΔVT RIN CIN	VT+ VT- ΔVT Rin Cin	VT+         0.5 × Vpp           VT-         0.2 × Vpp           ΔVT         180           Rin         100           Cin         -	VT+         0.5 × VDD         -           VT-         0.2 × VDD         -           ΔVT         180         -           RIN         100         230           CiN         -         -	VT+         0.5 × Vbb         -         0.8 × Vbb           VT-         0.2 × Vbb         -         0.5 × Vbb           ΔVT         180         -         -           RiN         100         230         500           Cin         -         -         15



#### **POR/BOR characteristics**

Unless otherwise specified:  $V_{DD} = 1.8$  to 5.5 V,  $V_{SS} = 0$  V, Ta = -40 to  $85^{\circ}C$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
POR/BOR canceling voltage	VRST+		1.41	-	1.75	V
POR/BOR detection voltage	VRST-		1.25	-	1.55	V
POR/BOR hysteresis voltage	$\Delta VRST$		40	60	-	mV
POR/BOR detection response time	trst		-	-	20	μs
POR/BOR operating limit voltage	VrstOP		-	0.5	0.95	V
POR/BOR reset request hold time	trrq		0.01	-	4	ms



**Note**: When performing a power-on-reset again after the power is turned off, decrease the VDD voltage to VRSTOP or less.

#### **Reset hold circuit characteristics**

Unless otherwise specified:  $V_{DD} = 1.8$  to 5.5 V,  $V_{SS} = 0$  V, Ta = -40 to  $85^{\circ}C$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Reset hold time <sup>*1</sup>	<b>t</b> RSTR		0.5	-	0.9	ms

\*1 Time until the internal reset signal is negated after the reset request is canceled.

## 21.5 Clock Generator (CLG) Characteristics


Oscillator circuit characteristics including resonators change depending on conditions (board pattern, components used, etc.). Use these characteristic values as a reference and perform matching evaluation using the actual printed circuit board.

#### **IOSC** oscillator circuit characteristics

Unless otherwise specified:  $V_{DD} = 1.8$  to 5.5 V,  $V_{SS} = 0$  V, Ta = -40 to  $85^{\circ}C$ 

Item	Symbol	Condition	Та	Min.	Тур.	Max.	Unit
Oscillation start time	tstal			-	-	3	μs
Oscillation frequency	fiosc		25°C	679	700	721	kHz
			-40 to 85°C	651	700	749	kHz

#### IOSC oscillation frequency-temperature characteristic




#### **OSC1** oscillator circuit characteristics

Unless otherwise specified: Vdd = 1.8 to 5.5 V, Vss = 0 V, Ta = 25°C

Item	Symbol		Min.	Тур.	Max.	Unit
Crystal oscillator	tsta1C	CLGOSC1.OSC1SELCR bit = 0,	-	-	3	s
oscillation start time*1		CLGOSC1.INV1N[1:0] bits = 0x1,				
		CLGOSC1.INV1B[1:0] bits = 0x2,				
		CLGOSC1.OSC1BUP bit = 1				
Crystal oscillator	CGI1C	CLGOSC1.OSC1SELCR bit = 0,	-	12	-	pF
internal gate capacitance		CLGOSC1.CGI1[2:0] bits = 0x0				
		CLGOSC1.OSC1SELCR bit = 0,	-	14	-	pF
		CLGOSC1.CGI1[2:0] bits = 0x1				
		CLGOSC1.OSC1SELCR bit = 0,	-	16	-	pF
		CLGOSC1.CGI1[2:0] bits = 0x2				
		CLGOSC1.OSC1SELCR bit = 0,	_	18	-	pF
		CLGOSC1.CGI1[2:0] bits = 0x3				
		CLGOSC1.OSC1SELCR bit = 0,	_	19	-	pF
		CLGOSC1.CGI1[2:0] bits = 0x4				
		CLGOSC1.OSC1SELCR bit = 0,	_	21	-	pF
		CLGOSC1.CGI1[2:0] bits = 0x5				
		CLGOSC1.OSC1SELCR bit = 0,	-	23	-	pF
		CLGOSC1.CGI1[2:0] bits = 0x6				
		CLGOSC1.OSC1SELCR bit = 0,	_	24	-	pF
		CLGOSC1.CGI1[2:0] bits = 0x7				
Crystal oscillator	CDI1C	CLGOSC1.OSC1SELCR bit = 0,	_	6	-	pF
internal drain capacitance						
Crystal oscillator	losc1c	CLGOSC1.OSC1SELCR bit = 0,	_	70	-	%
oscillator circuit		CLGOSC1.INV1N/INV1B[1:0] bits = 0x0				
current - oscillation inverter		CLGOSC1.OSC1SELCR bit = 0,	_	100	-	%
drivability ratio *1		CLGOSC1.INV1N/INV1B[1:0] bits = 0x1 (reference)				
		CLGOSC1.OSC1SELCR bit = 0,	_	130	-	%
		CLGOSC1.INV1N/INV1B[1:0] bits = 0x2				
		CLGOSC1.OSC1SELCR bit = 0,	_	300	-	%
		CLGOSC1.INV1N/INV1B[1:0] bits = 0x3				
Crystal oscillator	IOSD1C	CLGOSC1.OSC1SELCR bit = 0,	_	0.025	0.1	μA
oscillation stop detector current		CLGOSC1.OSDEN bit = 1				'
Internal oscillator	tsta11	CLGOSC1.OSC1SELCR bit = 1	_	-	100	μs
oscillation start time						'
Internal oscillator	fosc11	CLGOSC1.OSC1SELCR bit = 1	31.04	32	32.96	kHz
oscillation frequency						

\*1 CLGOSC1.CGI1[2:0] bits = 0x0, Crystal resonator = C-002RX (manufactured by Seiko Epson Corporation, R1 = 50 kΩ (Max.), CL = 7 pF)

#### OSC1 internal oscillation frequency-temperature characteristic



#### **OSC3** oscillator circuit characteristics

Unless otherwise specified:  $V \mbox{\scriptsize DD}$  = 1.8 to 5.5 V,  $V \mbox{\scriptsize Ss}$  = 0 V, T a = 25°C

Item	Symbol	Condition	Та	Min.	Тур.	Max.	Unit
Internal oscillator	tsta3I	CLGOSC3.OSC3MD bit = 0		-	-	3	μs
oscillation start time							
Internal oscillator	foscai	CLGOSC3.OSC3MD bit = 0,	25°C	18.00	20	22.00	MHz
oscillation frequency		CLGOSC3.OSC3FQ[1:0] bits = 0x2	-40 to 85°C	17.40	20	22.60	MHz
		CLGOSC3.OSC3MD bit = 0,	25°C	15.20	16	16.8	MHz
		CLGOSC3.OSC3FQ[1:0] bits = 0x1	-40 to 85°C	14.88	16	17.12	MHz
		CLGOSC3.OSC3MD bit = 0,	10 to 40°C	11.88	12	12.12	MHz
		CLGOSC3.OSC3FQ[1:0] bits = 0x0	-10 to 60°C	11.76	12	12.24	MHz
			-40 to 85°C	11.70	12	12.30	MHz
Crystal/ceramic oscillator	tsta3C	CLGOSC3.OSC3MD bit = 1,		-	-	10	ms
oscillation start time*1		CLGOSC3.OSC3INV[1:0] bits = 0x0					
Crystal/ceramic oscillator	CGI3C	CLGOSC3.OSC3MD bit = 1		-	8	-	pF
internal gate capacitance							
Crystal/ceramic oscillator	CDI3C	CLGOSC3.OSC3MD bit = 1		-	8	-	pF
internal drain capacitance							
Crystal/ceramic oscillator	loscac	CLGOSC3.OSC3MD bit = 1,		-	50	-	%
circuit current - oscillation		CLGOSC3.OSC3INV[1:0] bits = 0x0					
inverter drivability ratio		CLGOSC3.OSC3MD bit = 1,		-	100	-	%
		CLGOSC3.OSC3INV[1:0] bits = 0x1	(reference)				
		CLGOSC3.OSC3MD bit = 1,		-	120	-	%
		CLGOSC3.OSC3INV[1:0] bits = 0x2					
		CLGOSC3.OSC3MD bit = 1,		-	190	-	%
		CLGOSC3.OSC3INV[1:0] bits = 0x3					

\*2 Ceramic resonator = CSBLA\_J (manufactured by Murata Manufacturing Co., Ltd., 1 MHz), CG3 = CD3 = 100 pF


#### OSC3 internal oscillation frequency-temperature characteristic

Typ. value 25 20MHz 20 16 MHz foscai [MHz] 15 12 MHz 10 5 0 -25 0 25 50 -50 75 100 Ta [°C]

#### **EXOSC** external clock input characteristics

Unless otherwise specified: VDD = 1.8 to 5.5 V, Vss = 0 V, Ta = -40 to  $85^{\circ}C$ 

Symbol	Condition	Min.	Тур.	Max.	Unit
texosco	texoscd = texosch/texosc	46	-	54	%
VT+		$0.5 \times V_{\text{DD}}$	-	$0.8 \times V_{DD}$	V
VT-		$0.2 \times V_{DD}$	-	$0.5 \times VDD$	V
ΔVτ		180	-	-	mV
	texoscd VT+ VT-	texoscd         texoscd         texoscd           VT+         VT-         VT-	texoscd         texoscd         46           VT+         0.5 × Vbb           VT-         0.2 × Vbb	texoscd         46         -           VT+         0.5 × Vpd         -           VT-         0.2 × Vpd         -	texoscd         texoscd         46         -         54           VT+         0.5 × Vbd         -         0.8 × Vbd           VT-         0.2 × Vbd         -         0.5 × Vbd



## 21.6 Flash Memory Characteristics


Unless otherwise specified: V<sub>DD</sub> = 2.4 to 5.5 V, V<sub>SS</sub> = 0 V, Ta = -40 to 85°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Programming count *1	CFEP	Programmed data is guaranteed to be	1,000	-	-	times
		retained for 10 years.				

\*1 Assumed that Erasing + Programming as count of 1. The count includes programming in the factory for shipment with ROM data programmed.


## 21.7 Input/Output Port (PPORT) Characteristics

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
High level Schmitt input	VT+	P00-07, P10-17, P20-27, P30-37, P40-42, PD0-D1, PD3-D4	$0.5 \times V_{\text{DD}}$	-	$0.8 \times V_{DD}$	V
threshold voltage						
Low level Schmitt input	VT-	P00-07, P10-17, P20-27, P30-37, P40-42, PD0-D1, PD3-D4	$0.2 \times V$ DD	-	$0.5 \times V_{DD}$	V
threshold voltage						
Schmitt input hysteresis	ΔVτ	P00-07, P10-17, P20-27, P30-37, P40-42, PD0-D1, PD3-D4	180	-	-	mV
voltage						
High level output current	Іон	P00–07, P10–17, P20–27, P30–37, P40–42, PD0–D4,	-	-	-0.5	mA
		$VOH = 0.9 \times VDD$				
Low level output current	IOL	P00–07, P10–17, P20–27, P30–37, P40–2, PD0–D4,	0.5	-	-	mA
		$VOL = 0.1 \times VDD$				
Leakage current	ILEAK	P00–07, P10–17, P20–27, P30–37, P40–42, PD0–D4	-150	-	150	nA
Input pull-up resistance	Rinu	P00-07, P10-17, P20-27, P30-37, P40-42, PD0-D1, PD3-D4	100	200	500	kΩ
Input pull-down resistance	RIND	P00-07, P10-17, P20-27, P30-37, P40-42, PD0-D1, PD3-D4	100	200	500	kΩ
Pin capacitance	CIN	P00-07, P10-17, P20-27, P30-37, P40-42, PD0-D1, PD3-D4	-	-	15	pF




#### High-level output current characteristic

Ta = 85°C, Max. value



#### Low-level output current characteristic



## 21.8 Supply Voltage Detector (SVD3) Characteristics

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
EXSVD pin input voltage range	VEXSVD		0	-	5.5	V
EXSVD input impedance	REXSVD	SVDCTL.SVDC[4:0] bits = 0x00	253	279	305	kΩ
		SVDCTL.SVDC[4:0] bits = 0x01	274	302	330	kΩ
		SVDCTL.SVDC[4:0] bits = 0x02	317	348	380	kΩ
		SVDCTL.SVDC[4:0] bits = 0x03	338	371	405	kΩ
		SVDCTL.SVDC[4:0] bits = 0x04	380	418	456	kΩ
		SVDCTL.SVDC[4:0] bits = 0x05	421	464	507	kΩ
		SVDCTL.SVDC[4:0] bits = 0x06	443	487	531	kΩ
		SVDCTL.SVDC[4:0] bits = 0x07	464	511	557	kΩ
		SVDCTL.SVDC[4:0] bits = 0x08	486	534	581	kΩ
		SVDCTL.SVDC[4:0] bits = 0x09	507	557	607	kΩ
		SVDCTL.SVDC[4:0] bits = 0x0a	528	580	631	kΩ
		SVDCTL.SVDC[4:0] bits = 0x0b	551	603	655	kΩ
		SVDCTL.SVDC[4:0] bits = 0x0c	571	626	682	kΩ
		SVDCTL.SVDC[4:0] bits = 0x0d	593	649	705	kΩ
		SVDCTL.SVDC[4:0] bits = 0x0e	616	672	727	kΩ
		SVDCTL.SVDC[4:0] bits = 0x0f	635	695	754	kΩ
		SVDCTL.SVDC[4:0] bits = 0x10	658	718	777	kΩ
		SVDCTL.SVDC[4:0] bits = 0x11	679	741	804	kΩ
		SVDCTL.SVDC[4:0] bits = 0x12	698	765	833	kΩ
		SVDCTL.SVDC[4:0] bits = 0x13	739	812	885	kΩ
		SVDCTL.SVDC[4:0] bits = 0x14	761	834	908	kΩ
		SVDCTL.SVDC[4:0] bits = 0x15	804	880	955	kΩ
		SVDCTL.SVDC[4:0] bits = 0x16	842	929	1,016	kΩ
		SVDCTL.SVDC[4:0] bits = 0x17	878	948	1,019	kΩ
		SVDCTL.SVDC[4:0] bits = 0x18	893	972	1,010	kΩ
		SVDCTL.SVDC[4:0] bits = 0x19	922	993	1,064	kΩ
		SVDCTL.SVDC[4:0] bits = $0x1a$	963	1,041	1,119	kΩ
		SVDCTL.SVDC[4:0] bits = 0x1b	982	1,041	1,145	kΩ
		SVDCTL.SVDC[4:0] bits = $0x1c$	1,001	1,000	1,171	kΩ
		SVDCTL.SVDC[4:0] bits = 0x1d	1,022	1,110	1,198	kΩ
		SVDCTL.SVDC[4:0] bits = 0x1e	1,054	1,129	1,100	kΩ
		SVDCTL.SVDC[4:0] bits = 0x1f	1,072	1,123	1,237	kΩ
EXSVD detection voltage	Vevd evt	SVDCTL.SVDC[4:0] bits = 0x0	1.17	1.2	1.23	V
LASVD detection voltage	VSVD_EXT	SVDCTL.SVDC[4:0] bits = 0x0	1.27	1.3	1.33	V
		SVDCTL.SVDC[4:0] bits = 0x1	1.46	1.5	1.54	V
		SVDCTL.SVDC[4:0] bits = 0x2	1.40	1.6	1.64	V
		SVDCTL.SVDC[4:0] bits = 0x04	1.36	1.8	1.85	V
		SVDC1L.SVDC[4:0] bits = 0x04 SVDCTL.SVDC[4:0] bits = 0x05	1.76	2.0	2.05	V
			2.05	2.0	2.05	V
		SVDCTL.SVDC[4:0] bits = $0x06$		2.1	2.15	V
		SVDCTL.SVDC[4:0] bits = $0x07$	2.15			V
		SVDCTL.SVDC[4:0] bits = 0x08	2.24	2.3	2.36	V
		SVDCTL.SVDC[4:0] bits = 0x09	2.34	2.4	2.46	V

Unless otherwise specified: VDD = 1.8 to 5.5 V, Vss = 0 V, Ta = -40 to 85°C


Seiko Epson Corporation

S1C17M20/M21/M22/M23/M24/M25 TECHNICAL MANUAL (Rev. 1.1)

#### 21 ELECTRICAL CHARACTERISTICS


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
EXSVD detection voltage	VSVD_EXT	SVDCTL.SVDC[4:0] bits = 0x0a	2.44	2.5	2.56	V
-		SVDCTL.SVDC[4:0] bits = 0x0b	2.54	2.6	2.67	V
		SVDCTL.SVDC[4:0] bits = 0x0c	2.63	2.7	2.77	V
		SVDCTL.SVDC[4:0] bits = 0x0d	2.73	2.8	2.87	V
		SVDCTL.SVDC[4:0] bits = 0x0e	2.83	2.9	2.97	V
		SVDCTL.SVDC[4:0] bits = 0x0f	2.93	3.0	3.08	V
		SVDCTL.SVDC[4:0] bits = 0x10	3.02	3.1	3.18	V
		SVDCTL.SVDC[4:0] bits = 0x11	3.12	3.2	3.28	V
		SVDCTL.SVDC[4:0] bits = 0x12	3.22	3.3	3.38	V
		SVDCTL.SVDC[4:0] bits = 0x13	3.41	3.5	3.59	V
		SVDCTL.SVDC[4:0] bits = 0x14	3.51	3.6	3.69	V
		SVDCTL.SVDC[4:0] bits = 0x15	3.71	3.8	3.90	V
		SVDCTL.SVDC[4:0] bits = 0x16	3.90	4.0	4.10	V
		SVDCTL.SVDC[4:0] bits = 0x17	4.00	4.1	4.20	V
		SVDCTL.SVDC[4:0] bits = 0x18	4.10	4.2	4.31	V
		SVDCTL.SVDC[4:0] bits = 0x10	4.19	4.3	4.41	V
		SVDCTL.SVDC[4:0] bits = 0x19	4.19	4.5	4.61	V
						V
		SVDCTL.SVDC[4:0] bits = 0x1b	4.49	4.6	4.72	
		SVDCTL.SVDC[4:0] bits = 0x1c	4.58	4.7	4.82	-
		SVDCTL.SVDC[4:0] bits = 0x1d	4.68	4.8	4.92	V
		SVDCTL.SVDC[4:0] bits = $0x1e$	4.78	4.9	5.02	V
		SVDCTL.SVDC[4:0] bits = 0x1f	4.88	5.0	5.13	V
SVD detection voltage	Vsvd	SVDCTL.SVDC[4:0] bits = 0x04	1.76	1.8	1.85	V
		SVDCTL.SVDC[4:0] bits = 0x05	1.95	2.0	2.05	V
		SVDCTL.SVDC[4:0] bits = 0x06	2.05	2.1	2.15	V
		SVDCTL.SVDC[4:0] bits = 0x07	2.15	2.2	2.26	V
		SVDCTL.SVDC[4:0] bits = 0x08	2.24	2.3	2.36	V
		SVDCTL.SVDC[4:0] bits = 0x09	2.34	2.4	2.46	V
		SVDCTL.SVDC[4:0] bits = 0x0a	2.44	2.5	2.56	V
		SVDCTL.SVDC[4:0] bits = 0x0b	2.54	2.6	2.67	V
		SVDCTL.SVDC[4:0] bits = 0x0c	2.63	2.7	2.77	V
		SVDCTL.SVDC[4:0] bits = 0x0d	2.73	2.8	2.87	V
		SVDCTL.SVDC[4:0] bits = 0x0e	2.83	2.9	2.97	V
		SVDCTL.SVDC[4:0] bits = 0x0f	2.93	3.0	3.08	V
		SVDCTL.SVDC[4:0] bits = 0x10	3.02	3.1	3.18	V
		SVDCTL.SVDC[4:0] bits = 0x11	3.12	3.2	3.28	V
		SVDCTL.SVDC[4:0] bits = 0x12	3.22	3.3	3.38	V
		SVDCTL.SVDC[4:0] bits = 0x13	3.41	3.5	3.59	V
		SVDCTL.SVDC[4:0] bits = 0x14	3.51	3.6	3.69	V
		SVDCTL.SVDC[4:0] bits = 0x15	3.71	3.8	3.90	V
		SVDCTL.SVDC[4:0] bits = 0x16	3.90	4.0	4.10	V
		SVDCTL.SVDC[4:0] bits = 0x17	4.00	4.1	4.20	V
		SVDCTL.SVDC[4:0] bits = 0x18	4.10	4.2	4.31	V
		SVDCTL.SVDC[4:0] bits = 0x19	4.19	4.3	4.41	V
		SVDCTL.SVDC[4:0] bits = 0x1a	4.39	4.5	4.61	V
		SVDCTL.SVDC[4:0] bits = 0x1b	4.49	4.6	4.72	V
		SVDCTL.SVDC[4:0] bits = 0x1c	4.58	4.7	4.82	V
		SVDCTL.SVDC[4:0] bits = 0x10	4.68	4.8	4.92	V
		SVDCTL.SVDC[4:0] bits = 0x1e	4.78	4.9	5.02	V
		SVDCTL.SVDC[4:0] bits = 0x1f	4.78	5.0	5.13	V
SVD circuit enable response time	tsvden	*1	- 4.00		500	μs
SVD circuit response time	tsvDEN		-		60	1
SVD circuit current	IsvD	SVDCTL.SVDMD[1:0] bits = 0x0,	-	19	35	μs
	1900	SVDCTL.SVDC[4:0] bits = 0x04,		19	30	μA
		$\frac{\text{CLK}_{\text{SVD3}} = 32 \text{ kHz}, \text{ Ta} = 25^{\circ}\text{C}}{\text{SVDCTL.SVDMD}[1:0] \text{ bits} = 0x1,}$	-	4.7	7.7	μA
		SVDCTL.SVDC[4:0] bits = $0x04$ , CLK_SVD3 = $32$ kHz, Ta = $25^{\circ}$ C		0.5		
		SVDCTL.SVDMD[1:0] bits = 0x2, SVDCTL.SVDC[4:0] bits = 0x04,	-	2.5	4.1	μA
		CLK_SVD3 = 32 kHz, Ta = 25°C SVDCTL.SVDMD[1:0] bits = 0x3,	-	1.5	2.4	μA
		SVDCTL.SVDC[4:0] bits = 0x04, CLK_SVD3 = 32 kHz, Ta = 25°C				·

\*1 If CLK\_SVD3 is configured in the neighborhood of 32 kHz, the SVDINTF.SVDDT bit is masked during the tsvDEN period and it retains the previous value.



#### SVD circuit current - power supply voltage characteristic

Ta = 25°C, SVDCTL.SVDC[4:0] bits = 0x04, CLK\_SVD3 = 32 kHz, Typ. value



## 21.9 UART (UART3) Characteristics

Unless otherwise specified:  $V_{DD} = 1.8$  to 5.5 V,  $V_{SS} = 0$  V, Ta = -40 to  $85^{\circ}C$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Transfer baud rate	UBRT1	Normal mode	150	-	921,600	bps
	Ubrt2	IrDA mode	150	-	115,200	bps


## 21.10 Synchronous Serial Interface (SPIA) Characteristics

Unless otherwise specified: VDD = 1.8 to 5.5 V, Vss = 0 V, Ta = -40 to  $85^{\circ}C$ 


Item	Symbol	Condition	VDD	Min.	Тур.	Max.	Unit
SPICLKn cycle time	tscyc		4.5 to 5.5 V	250	-	-	ns
			1.8 to 4.5 V	500	-	-	ns
SPICLKn High pulse width	tscкн		4.5 to 5.5 V	100	-	-	ns
			1.8 to 4.5 V	200	-	-	ns
SPICLKn Low pulse width	<b>t</b> SCKL		4.5 to 5.5 V	100	-	-	ns
			1.8 to 4.5 V	200	-	-	ns
SDIn setup time	tsps		4.5 to 5.5 V	50	-	-	ns
			1.8 to 4.5 V	80	-	-	ns
SDIn hold time	tsdн		4.5 to 5.5 V	20	-	-	ns
			1.8 to 4.5 V	30	-	-	ns
SDOn output delay time	tspo	CL = 30 pF *1	4.5 to 5.5 V	-	-	60	ns
			1.8 to 4.5 V	-	-	90	ns
#SPISSn setup time	tsss			80	-	-	ns
#SPISSn High pulse width	tssн			100	-	-	ns
SDOn output start time	tspd	CL = 30 pF *1		-	-	90	ns
SDOn output stop time	tsdz	C∟ = 30 pF *1		-	-	80	ns

∗1 C<sub>L</sub> = Pin load

#### Master and slave modes




#### Slave mode



## 21.11 I<sup>2</sup>C (I2C) Characteristics

Unless otherwise specified:	VDD = 1.8 to 5.5 V, Vss = 0 V, Ta = -40 to 85°C

lt	0	O and this a	St	andard mo	de		Fast mode	•	11
Item	Symbol	Condition	Min.	Тур.	Max.	Min.	Тур.	Max.           400           -           -           -           -           -	Unit
SCLn frequency	fscl		0	-	100	0	-	400	kHz
Hold time (repeated) START condition *	thd:sta		4.0	-	-	0.6	-	-	μs
SCLn Low pulse width	tLow		4.7	-	-	1.3	-	-	μs
SCLn High pulse width	tніgн		4.0	-	-	0.6	-	-	μs
Repeated START condition setup time	tsu:sta		4.7	-	-	0.6	_	-	μs
Data hold time	thd:dat		0	-	-	0	-	-	μs
Data setup time	tsu:dat		250	_	-	100	_	-	ns
SDAn, SCLn rise time	tr		-	_	1,000	-	_	300	ns
SDAn, SCLn fall time	tr		-	_	300	-	_	300	ns
STOP condition setup time	tsu:sto		4.0	_	-	0.6	_	-	μs
Bus free time	tвuғ		4.7	-	-	1.3	-	-	μs



## 21.12 R/F Converter (RFC) Characteristics


R/F converter characteristics change depending on conditions (board pattern, components used, etc.). Use these characteristic values as a reference and perform evaluation using the actual printed circuit board.

Unless otherwise speci	fied: Vpp = 1.8 to	5.5  V  Vss = 0  V	$T_{a} = -40 \text{ to } 85^{\circ}\text{C}$


Item	Symbol	Condition	VDD	Min.	Тур.	Max.	Unit
Reference/sensor oscillation frequency	<b>f</b> rfclk			1	-	1,000	kHz
Reference/sensor oscillation frequency IC deviation	$\Delta freclk/\Delta IC$	Ta = 25°C *1		-40	-	40	%
Reference resistor/resistive sensor resistance	Rref, Rsen			10	-	-	kΩ
Reference capacitance	Cref			100	-	-	pF
Time base counter clock frequency	ftcclk			-	-	21	MHz
High level Schmitt input threshold voltage	V <sub>T+</sub>			$0.5 \times V$ DD	-	$0.8 \times V_{DD}$	V
Low level Schmitt input threshold voltage	VT-			$0.2 \times V$ DD	-	$0.5 \times V_{DD}$	V
Schmitt input hysteresis voltage	ΔVT			180	-	-	mV
R/F converter operating current	IRFC	CREF = 1,000 pF,	3.6 to 5.5 V	-	130	200	μA
		$R_{REF}/R_{SEN} = 100 \text{ k}\Omega,$ Ta = 25°C	1.8 to 3.6 V	-	60	85	μA

\*1 In this characteristic, unevenness between production lots, and variations in measurement board, resistances and capacitances are taken into account.

#### Waveforms for external clock input mode




#### RFC reference/sensor oscillation frequencyresistance characteristic



#### RFC reference/sensor oscillation frequencycapacitance characteristic

 $R_{\text{REF}}/R_{\text{SEN}}$  = 100 k $\Omega,$  Ta = 25°C, Typ. value



**RFC** reference/sensor oscillation current

#### RFC reference/sensor oscillation frequencytemperature characteristic

FRECLK [kHz]

#### consumption-frequency characteristic RREF/RSEN = 100 k $\Omega$ , CREF = 1,000 pF, Typ. value CREF = 1,000 pF, Ta = 25°C, Typ. value 1,600 20 18 1,400 VDD = 5.5 16 VDD = 5.5 V 1,200 14 --3.6 V --1.8 V 1,000 12 IRFC [µA] 6 10 800 8 600 6 1.8 Ń 400 4 200 2 0 0 -50 -25 0 25 50 75 100 10 100 1,000 1 Ta [°C] fRFCLK [kHz]

## 21.13 12-bit A/D Converter (ADC12A) Characteristics

Unless otherwise specified: VDD = 1.8 to 5.5 V, VREFAn = 1.8 to 5.5 V, Vss = 0 V, Ta = -40 to 85°C, ADC12\_nTRG.SMPCLK[2:0] bits = 0x3 (7cycles)


Item	Symbol	Condition	VDD	Min.	Тур.	Max.	Unit
VREFAn voltage range	VREFA			1.8	-	Vdd	V
A/D conversion clock	fclk_adc12A			16	-	2,200	kHz
frequency							
Sampling rate *1	fsmp			-	-	100	ksps
Integral nonlinearity *2	INL	VDD = VREFAn *3		-	-	±3	LSB
Differential nonlinearity	DNL	VDD = VREFAn *3		-	-	±3	LSB
Zero-scale error	ZSE	VDD = VREFAn *3		-	-	±5	LSB
Full-scale error	FSE	VDD = VREFAn *3		-	-	±5	LSB
Analog input resistance	RADIN			-	-	4	kΩ
Analog input capacitance	CADIN			-	-	30	pF
A/D converter circuit	IADC	ADC12_nCFG.VRANGE[1:0] bits = 0x3,	3.6 V	-	380	670	μA
current		VDD = VREFA, ADIN = VREFA/2, fSMP = 100 ksps,					
		Ta = 25°C					
		ADC12_nCFG.VRANGE[1:0] bits = 0x2,	4.8 V	-	230	390	μA
		VDD = VREFA, ADIN = VREFA/2, fSMP = 100 ksps,					
		Ta = 25°C					
		ADC12_nCFG.VRANGE[1:0] bits = 0x1,	5.5 V	-	210	350	μA
		VDD = VREFA, ADIN = VREFA/2, fSMP = 100 ksps,					
		Ta = 25°C					

The Max. value is the value when the A/D conversion clock frequency fcLK\_ADC12A = 2,000 kHz. \*1

\*2 Integral nonlinearity is measured at the end point line.


\*3 The error will be increased according to the potential difference between VDD and VREFAn.

#### 21 ELECTRICAL CHARACTERISTICS



#### A/D converter current consumption-power supply voltage characteristic

## 22 Basic External Connection Diagram



\*1: For Flash programming

\*2: When the OSC1 crystal oscillator is used (except for the S1C17M20/M23 (24-pin package))

\*3: When the OSC3 crystal/ceramic oscillator is used (except for the S1C17M20/M23 (24-pin package))

\*4: When the R/F converter is used (available in the S1C17M22/M25)

(): Do not mount components if unnecessary.

#### 22 BASIC EXTERNAL CONNECTION DIAGRAM

#### Sample external components


Symbol	Name	Recommended components
X'tal1	32 kHz crystal resonator	C-002RX (R1 = 50 k $\Omega$ (Max.), CL = 7 pF) manufactured by Seiko Epson Corporation
C <sub>G1</sub>	OSC1 gate capacitor	Trimmer capacitor or ceramic capacitor
CD1	OSC1 drain capacitor	Ceramic capacitor
X'tal3	Crystal resonator	CA-301 (4 MHz) manufactured by Seiko Epson Corporation
Ceramic	Ceramic resonator	CSBLA_J (1 MHz) manufactured by Murata Manufacturing Co., Ltd.
Саз	OSC3 gate capacitor	Ceramic capacitor
Срз	OSC3 drain capacitor	Ceramic capacitor
CPW1	Bypass capacitor between Vss and VDD	Ceramic capacitor or electrolytic capacitor
CPW2	Capacitor between Vss and VD1	Ceramic capacitor
BZ	Piezoelectric buzzer	PS1240P02 manufactured by TDK Corporation
Rdbg	DSIO pull-up resistor	Thick film chip resistor
RREF	RFC reference resistor	Thick film chip resistor
RTMP1, 2	Resistive sensors	Temperature sensor 103AP-2 manufactured by SEMITEC Corporation
CREF	RFC reference capacitor	Ceramic capacitor
CVREFA	Capacitor between Vss and VREFA	Ceramic capacitor
CVPP	Capacitor between Vss and VPP	Ceramic capacitor


\* For recommended component values, refer to "Recommended Operating Conditions" in the "Electrical Characteristics" chapter.

## 23 Package

#### SQFN4-24PIN (P-VQFN024-0404-0.50) [S1C17M20/M23]

Top View





#### **Bottom View**





Figure 23.1 SQFN4-24PIN Package Dimensions

\* The potential of the EXPOSED DIE PAD is the same as that of the substrate potential (Vss) on the back of the IC.

S1C17M20/M21/M22/M23/M24/M25 TECHNICAL MANUAL (Rev. 1.1) (Unit: mm)

#### SQFN5-32PIN (P-VQFN032-0505-0.50) [S1C17M20/M23]

(Unit: mm)



\* The potential of the EXPOSED DIE PAD is the same as that of the substrate potential (Vss) on the back of the IC.

#### TQFP12-32PIN (P-TQFP032-0707-0.80) [S1C17M21/M24]

(Unit: mm)

(Unit: mm)




Figure 23.3 TQFP12-32PIN Package Dimensions



9 7 36 25 37 24 г  $\sim$ o \_ INDEX 48 🗆 ⊐ 13 12 0.5 0.17min/0.27max .2max 0.09min/0.2max  $0^{\circ}$ min $/10^{\circ}$ max 0.1 0.3min/0.7max

Figure 23.4 TQFP12-48PIN Package Dimensions

# Appendix A List of Peripheral Circuit Control Registers

0x400	0–0x4008					Ν	lisc Registers (MISC)
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4000	MSCPROT (MISC System Protect Register)	15–0	PROT[15:0]	0x0000	HO	R/W	-
0x4002	MSCIRAMSZ	15–9	-	0x00	-	R	_
	(MISC IRAM Size	8	(reserved)	0	HO	R/WP	Always set to 0.
	Register)	7–3	-	0x04	-	R	_
		2–0	IRAMSZ[2:0]	0x2	H0	R/WP	
0x4004	MSCTTBRL (MISC Vector Table	15–8	TTBR[15:8]	0x80	H0	R/WP	_
	Address Low Register)	7–0	TTBR[7:0]	0x00	H0	R	
0x4006	MSCTTBRH (MISC Vector Table	15–8	_	0x00	-	R	_
	Address High Register)	7–0	TTBR[23:16]	0x00	H0	R/WP	
0x4008	MSCPSR	15–8	-	0x00	-	R	_
	(MISC PSR Register)	7–5	PSRIL[2:0]	0x0	H0	R	
		4	PSRIE	0	H0	R	
		3	PSRC	0	H0	R	
		2	PSRV	0	H0	R	
		1	PSRZ	0	H0	R	
		0	PSRN	0	H0	R	

#### 0x4020

#### Power Generator (PWG)

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4020	PWGVD1CTL	15–8	_	0x00	-	R	_
	(PWG VD1 Regulator	7–2	-	0x00	_	R	
	Control Register)	1–0	REGMODE[1:0]	0x0	HO	R/WP	

#### 0x4040-0x4050

#### Clock Generator (CLG)

					_		
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4040	CLGSCLK	15	WUPMD	0	H0	R/WP	_
	(CLG System Clock	14	-	0	-	R	
	Control Register)	13–12	WUPDIV[1:0]	0x0	H0	R/WP	
		11–10	-	0x0	-	R	
		9–8	WUPSRC[1:0]	0x0	H0	R/WP	
		7–6	-	0x0	-	R	
		5–4	CLKDIV[1:0]	0x0	H0	R/WP	
		3–2	-	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	HO	R/WP	
0x4042	CLGOSC	15–12	-	0x0	_	R	-
	(CLG Oscillation	11	EXOSCSLPC	1	H0	R/W	
	Control Register)	10	OSC3SLPC	1	H0	R/W	
		9	OSC1SLPC	1	H0	R/W	
		8	IOSCSLPC	1	H0	R/W	
		7–4	-	0x0	-	R	
		3	EXOSCEN	0	H0	R/W	
		2	OSC3EN	0	H0	R/W	
		1	OSC1EN	0	HO	R/W	
		0	IOSCEN	1	H0	R/W	

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4046	CLGOSC1	15	-	0	_	R	_
	(CLG OSC1 Control	14	OSDRB	1	H0	R/WP	-
	Register)	13	OSDEN	0	HO	R/WP	
		12	OSC1BUP	1	HO	R/WP	
		11	OSC1SELCR	0	HO	R/WP	
		10–8	CGI1[2:0]	0x0	HO	R/WP	
		7–6	INV1B[1:0]	0x2	HO	R/WP	
		5–4	INV1N[1:0]	0x1	HO	R/WP	
		3–2	-	0x0	_	R	
		1–0	OSC1WT[1:0]	0x2	H0	R/WP	
0x4048	CLGOSC3	15–12	-	0x0	_	R	_
	(CLG OSC3 Control	11–10	OSC3FQ[1:0]	0x1	HO	R/WP	-
	Register)	9	OSC3MD	0	HO	R/WP	-
		8	-	0	-	R	
		7–6	-	0x0	_	R	
		5–4	OSC3INV[1:0]	0x3	H0	R/WP	-
		3	OSC3STM	0	HO	R/WP	
		2–0	OSC3WT[2:0]	0x6	HO	R/WP	
	CLGINTF	15–8	-	0x00	_	R	-
	(CLG Interrupt Flag Register)	7	_	0x0	_	R	
		6	(reserved)	0	HO	R	
		5	OSC1STPIF	0	HO	R/W	Cleared by writing 1.
		4	OSC3TEDIF	0	HO	R/W	
		3	-	0	_	R	_
		2	OSC3STAIF	0	HO	R/W	Cleared by writing 1.
		1	OSC1STAIF	0	HO	R/W	
		0	IOSCSTAIF	0	HO	R/W	
0x404e	CLGINTE	15–8	_	0x00	_	R	_
	(CLG Interrupt Enable	7	_	0	_	R	
	Register)	6	(reserved)	0	HO	R	
		5	OSC1STPIE	0	HO	R/W	
		4	OSC3TEDIE	0	H0	R/W	
		3	-	0	-	R	
		2	OSC3STAIE	0	HO	R/W	
		1	OSC1STAIE	0	HO	R/W	
		0	IOSCSTAIE	0	HO	R/W	
0x4050	CLGFOUT	15–8	-	0x00	_	R	-
	(CLG FOUT Control	7	_	0	_	R	•
	Register)	6–4	FOUTDIV[2:0]	0x0	НО	R/W	
		3–2	FOUTSRC[1:0]	0x0	HO	R/W	
		1	-	0	_	R	
		0	FOUTEN	0	HO	R/W	1

#### 0x4080-0x4094 Interrupt Controller (ITC) Address Bit name Initial Reset R/W Remarks Register name Bit 0x4080 ITCLV0 15–11 0x00 R (ITC Interrupt Level R/W Port interrupt (ILVPPORT) 10-8 ILV1[2:0] 0x0 H0 Setup Register 0) 7–3 0x00 R 0x0 HO R/W Supply voltage detector 2-0 ILV0[2:0] interrupt (ILVSVD3) 0x4082 ITCLV1 15–11 0x00 R \_ (ITC Interrupt Level 10-8 ILV3[2:0] 0x0 HO R/W Clock generator interrupt Setup Register 1) (ILVCLG) 0x00 R 7-0 \_

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4084	ITCLV2	15-11	_	0x00	-	R	-
	(ITC Interrupt Level Setup Register 2)	10–8	ILV5[2:0]	0x0	HO	R/W	16-bit timer Ch.0 interrupt (ILVT16_0)
		7–3	-	0x00	-	R	-
		2–0	ILV4[2:0]	0x0	HO	R/W	Real-time clock interrupt (ILVRTCA_0)
0x4086	ITCLV3	15-11	_	0x00	-	R	-
	(ITC Interrupt Level Setup Register 3)	10–8	ILV7[2:0]	0x0	HO	R/W	16-bit timer Ch.1 interrupt (ILVT16_1)
		7–3	-	0x00	-	R	-
		2–0	ILV6[2:0]	0x0	H0	R/W	UART Ch.0 interrupt (IL- VUART3_0)
0x4088	ITCLV4	15-11	-	0x00	-	R	-
	(ITC Interrupt Level	10-8	ILV9[2:0]	0x0	H0	R/W	I <sup>2</sup> C interrupt (ILVI2C_0)
	Setup Register 4)	7–3	-	0x00	-	R	-
		2–0	ILV8[2:0]	0x0	H0	R/W	Synchronous serial interface Ch.0 interrupt (ILVSPIA_0)
0x408a	ITCLV5	15-11	_	0x00	-	R	-
	(ITC Interrupt Level Setup Register 5)	10–8	ILV11[2:0]	0x0	HO	R/W	16-bit PWM timer Ch.1 interrupt (ILVT16B_1)
		7–3	-	0x00	-	R	-
		2–0	ILV10[2:0]	0x0	H0	R/W	16-bit PWM timer Ch.0 interrupt (ILVT16B_0)
0x408c	ITCLV6	15-11	_	0x00	-	R	-
	(ITC Interrupt Level Setup Register 6)	10–8	ILV13[2:0]	0x0	HO	R/W	Sound generator interrupt (ILVSNDA_0)
		7–3	-	0x00	-	R	-
		2–0	ILV12[2:0]	0x0	HO	R/W	UART Ch.1 interrupt (ILVUART3_1)
0x408e	ITCLV7	15–8	_	0x00	-	R	-
	(ITC Interrupt Level	7–3	-	0x00	-	R	-
	Setup Register 7)	2–0	ILV14[2:0]	0x0	HO	R/W	IR remote controller interrupt (ILVREMC3_0)
0x4090	ITCLV8	15-11	_	0x00	-	R	-
	(ITC Interrupt Level Setup Register 8)	10–8	ILV17[2:0]	0x0	HO	R/W	R/F converter Ch.1 interrupt (ILVRFC_1)
		7–3	-	0x00	-	R	-
		2–0	ILV16[2:0]	0x0	HO	R/W	R/F converter Ch.0 interrupt (ILVRFC_0)
0x4092	ITCLV9	15–11	-	0x00	_	R	-
	(ITC Interrupt Level Setup Register 9)	10–8	ILV19[2:0]	0x0	HO	R/W	Synchronous serial interface Ch.1 interrupt (ILVSPIA_1)
		7–3	-	0x00	-	R	-
		2–0	ILV18[2:0]	0x0	H0	R/W	16-bit timer Ch.2 interrupt (ILVT16_2)
0x4094	ITCLV10	15–11	-	0x00	_	R	-
	(ITC Interrupt Level Setup Register 10)	10–8	ILV21[2:0]	0x0	-	R/W	12-bit A/D converter interrupt (ILVADC12A_0)
		7–3	-	0x00	-	R	-
		2–0	ILV20[2:0]	0x0	-	R/W	16-bit timer Ch.3 interrupt (ILVT16_3)

0x40a	0-0x40a4					Wa	tchdog Timer (WDT2)
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x40a0	WDTCLK	15–9	-	0x00	-	R	-
	(WDT2 Clock Control	8	DBRUN	0	HO	R/WP	
	Register)	7–6	-	0x0	-	R	
		5–4	CLKDIV[1:0]	0x0	H0	R/WP	
		3–2	-	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	HO	R/WP	
0x40a2	WDTCTL	15–11	-	0x00	-	R	-
	(WDT2 Control	10–9	MOD[1:0]	0x0	H0	R/WP	
	Register)	8	STATNMI	0	H0	R	
		7–5	-	0x0	-	R	
		4	WDTCNTRST	0	H0	WP	Always read as 0.
		3–0	WDTRUN[3:0]	0xa	H0	R/WP	-
0x40a4	WDTCMP (WDT2 Counter Com-	15–10	-	0x00	-	R	_
	pare Match Register)	9–0	CMP[9:0]	0x3ff	H0	R/WP	

#### 0x40c0-0x40d2

### Real-time Clock (RTCA)

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x40c0	RTCCTL	15	RTCTRMBSY	0	HO	R	-
	(RTC Control	14–8	RTCTRM[6:0]	0x00	H0	W	Read as 0x00.
	Register)	7	-	0	-	R	-
		6	RTCBSY	0	H0	R	
		5	RTCHLD	0	H0	R/W	Cleared by setting the RTCCTL.RTCRST bit to 1.
		4	RTC24H	0	H0	R/W	-
		3	-	0	-	R	]
		2	RTCADJ	0	H0	R/W	Cleared by setting the RTCCTL.RTCRST bit to 1.
		1	RTCRST	0	HO	R/W	-
		0	RTCRUN	0	H0	R/W	
0x40c2	RTCALM1	15	-	0	-	R	-
	(RTC Second Alarm	14–12	RTCSHA[2:0]	0x0	HO	R/W	
	Register)	11–8	RTCSLA[3:0]	0x0	H0	R/W	]
		7–0	_	0x00	-	R	
0x40c4	RTCALM2	15	-	0	-	R	-
	(RTC Hour/Minute	14	RTCAPA	0	H0	R/W	]
	Alarm Register)	13–12	RTCHHA[1:0]	0x0	H0	R/W	]
		11–8	RTCHLA[3:0]	0x0	H0	R/W	]
		7	-	0	-	R	
		6–4	RTCMIHA[2:0]	0x0	HO	R/W	
		3–0	RTCMILA[3:0]	0x0	H0	R/W	
0x40c6	RTCSWCTL	15–12	BCD10[3:0]	0x0	HO	R	-
	(RTC Stopwatch	11–8	BCD100[3:0]	0x0	H0	R	]
	Control Register)	7–5	-	0x0	-	R	
		4	SWRST	0	HO	W	Read as 0.
		3–1	-	0x0	-	R	
		0	SWRUN	0	H0	R/W	

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x40c8	RTCSEC	15	_	0	-	R	_
	(RTC Second/1Hz	14–12	RTCSH[2:0]	0x0	H0	R/W	
	Register)	11–8	RTCSL[3:0]	0x0	H0	R/W	
		7	RTC1HZ	0	H0	R	Cleared by setting the
		6	RTC2HZ	0	H0	R	RTCCTL.RTCRST bit to 1.
		5	RTC4HZ	0	HO	R	
		4	RTC8HZ	0	HO	R	
		3	RTC16HZ	0	HO	R	
		2	RTC32HZ	0	HO	R	
		1	RTC64HZ	0	HO	R	
		0	RTC128HZ	0	HO	R	
0x40ca	RTCHUR	15	_	0	_	R	_
	(RTC Hour/Minute	14	RTCAP	0	HO	R/W	
	Register)		RTCHH[1:0]	0x1	HO	R/W	
			RTCHL[3:0]	0x2	HO	R/W	
		7	-	0	_	R	
		6–4	RTCMIH[2:0]	0x0	HO	R/W	
		3–0	RTCMIL[3:0]	0x0	HO	R/W	
0x40cc	RTCMON	15–13					
UX4UCC	(RTC Month/Day	15-13	- RTCMOH	0x0	-	R/W	
	Register)			0	HO		
		11–8 7–6	RTCMOL[3:0]	0x1	H0 _	R/W R	
				0x0			
		5-4	RTCDH[1:0]	0x0	HO	R/W	
		3–0	RTCDL[3:0]	0x1	HO	R/W	
0x40ce	RTCYAR	15–11		0x00	-	R	-
	(RTC Year/Week		RTCWK[2:0]	0x0	HO	R/W	
	Register)		RTCYH[3:0]	0x0	HO	R/W	
		3–0	RTCYL[3:0]	0x0	HO	R/W	
0x40d0	RTCINTF	15	RTCTRMIF	0	HO	R/W	Cleared by writing 1.
	(RTC Interrupt Flag	14	SW1IF	0	HO	R/W	
	Register)	13	SW10IF	0	HO	R/W	
		12	SW100IF	0	H0	R/W	
		11–9	-	0x0	-	R	-
		8	ALARMIF	0	H0	R/W	Cleared by writing 1.
		7	1DAYIF	0	HO	R/W	
		6	1HURIF	0	HO	R/W	
		5	1MINIF	0	HO	R/W	
		4	1SECIF	0	HO	R/W	
		3	1_2SECIF	0	HO	R/W	
		2	1_4SECIF	0	HO	R/W	
		1	1_8SECIF	0	HO	R/W	
		0	1_32SECIF	0	HO	R/W	
0x40d2	RTCINTE	15	RTCTRMIE	0	HO	R/W	_
	(RTC Interrupt Enable	14	SW1IE	0	HO	R/W	
	Register)	13	SW10IE	0	HO	R/W	
		12	SW100IE	0	HO	R/W	
		11–9	-	0x0	-	R	
		8	ALARMIE	0	HO	R/W	
		7	1DAYIE	0	HO	R/W	
		6	1HURIE	0	HO	R/W	
		5	1MINIE	0	HO	R/W	
1		4	1SECIE	0	HO	R/W	
							1
		3	1_2SECIE	0	HO	R/W	
		3 2	1_2SECIE 1_4SECIE	0	H0 H0	R/W R/W	

0x410	0–0x4106				Sup	oply Vo	tage Detector (SVD3)
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4100	SVDCLK	15–9	-	0x00	-	R	-
	(SVD3 Clock Control	8	DBRUN	1	H0	R/WP	
	Register)	7	-	0	-	R	
		6–4	CLKDIV[2:0]	0x0	H0	R/WP	
		3–2	-	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	HO	R/WP	
0x4102	SVDCTL	15	VDSEL	0	H1	R/WP	-
	(SVD3 Control	14–13	SVDSC[1:0]	0x0	HO	R/WP	Writing takes effect when the
	Register)						SVDCTL.SVDMD[1:0] bits
							are not 0x0.
		12-8	SVDC[4:0]	0x1e	H1	R/WP	
		7–4	SVDRE[3:0]	0x0	H1	R/WP	
		3	-	0	-	R	
		2–1	SVDMD[1:0]	0x0	H0	R/WP	
		0	MODEN	0	H1	R/WP	
0x4104	SVDINTF	15–9	-	0x00	_	R	-
	(SVD3 Status and	8	SVDDT	х	-	R	
	Interrupt Flag	7–1	-	0x00	-	R	
	Register)	0	SVDIF	0	H1	R/W	Cleared by writing 1.
0x4106	SVDINTE	15–8	-	0x00	-	R	-
	(SVD3 Interrupt	7–1	-	0x00	-	R	
	Enable Register)	0	SVDIE	0	HO	R/W	

#### 0x4160-0x416c

### 16-bit Timer (T16) Ch.0

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4160	T16_0CLK	15–9	_	0x00	-	R	_
	(T16 Ch.0 Clock	8	DBRUN	0	H0	R/W	
	Control Register)	7–4	CLKDIV[3:0]	0x0	H0	R/W	
		3–2	-	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	HO	R/W	
0x4162	T16_0MOD	15–8	-	0x00	-	R	_
	(T16 Ch.0 Mode	7–1	-	0x00	-	R	
	Register)	0	TRMD	0	HO	R/W	
0x4164	T16_0CTL	15–9	-	0x00	_	R	-
	(T16 Ch.0 Control	8	PRUN	0	H0	R/W	
	Register)	7–2	-	0x00	-	R	
		1	PRESET	0	H0	R/W	
		0	MODEN	0	HO	R/W	
0x4166	T16_0TR	15–0	TR[15:0]	0xffff	HO	R/W	-
	(T16 Ch.0 Reload Data Register)						
0x4168	T16_0TC	15–0	TC[15:0]	0xffff	H0	R	-
	(T16 Ch.0 Counter Data Register)						
0x416a	T16_0INTF	15–8	-	0x00	_	R	-
	(T16 Ch.0 Interrupt	7–1	-	0x00	_	R	]
	Flag Register)	0	UFIF	0	H0	R/W	Cleared by writing 1.
0x416c	T16_0INTE	15–8	-	0x00	-	R	-
	(T16 Ch.0 Interrupt	7–1	-	0x00	_	R	]
	Enable Register)	0	UFIE	0	H0	R/W	

0x41b	0					Flash	Controller (FLASHC)
Address	Register name	Bit	Bit name	Remarks			
0x41b0	FLASHCWAIT	15–9	-	0x00	_	R	-
	(FLASHC Flash Read	8	(reserved)	0	H0	R/WP	Always set to 0.
	Cycle Register)	7–2	-	0x00	-	R	-
		1–0	RDWAIT[1:0]	0x1	H0	R/WP	

#### 0x4200-0x42e2

#### I/O Ports (PPORT)

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks	M20/M2		M21/	M22/
Address	Register name	DIL	Bit hame	mua	nesei	n/ w	nemarks	24pin	32pin	M24	M25
0x4200	PODAT	15	P0OUT7	0	HO	R/W	-	_	_	-	1
	(P0 Port Data	14	P0OUT6	0	HO	R/W		_	_	-	1
	Register)	13	P0OUT5	0	HO	R/W		_	_	-	1
		12	P0OUT4	0	H0	R/W		-	-	-	1
		11	P0OUT3	0	H0	R/W		1	1	1	1
		10	P0OUT2	0	HO	R/W		1	1	1	1
		9	P0OUT1	0	HO	R/W		1	1	1	1
		8	POOUTO	0	HO	R/W		1	1	1	1
		7	P0IN7	0	HO	R	-	_		_	1
		6	P0IN6	0	HO	R		_	_	-	1
		5	P0IN5	0	HO	R		_	_	-	1
		4	P0IN4	0	H0	R		_	_	-	1
		3	P0IN3	0	H0	R		1	1	1	1
		2	P0IN2	0	HO	R		1	1	1	1
		1	P0IN1	0	H0	R		1	1	1	1
		0	POINO	0	H0	R		1	1	1	1
0x4202	POIOEN	15	P0IEN7	0	H0	R/W	-	-	-	-	1
	(P0 Port Enable	14	P0IEN6	0	H0	R/W	]	-	-	-	1
	Register)	13	P0IEN5	0	H0	R/W	]	-	-	-	1
		12	P0IEN4	0	HO	R/W		-	-	-	1
		11	P0IEN3	0	HO	R/W		<	1	1	1
		10	P0IEN2	0	H0	R/W		1	1	1	1
		9	P0IEN1	0	H0	R/W	]	<ul> <li>Image: A start of the start of</li></ul>	1	1	1
		8	POIENO	0	H0	R/W		1	1	1	1
		7	P0OEN7	0	H0	R/W	_	-	-	-	1
		6	P0OEN6	0	H0	R/W		-	-	-	1
		5	P0OEN5	0	H0	R/W		_	-	-	1
		4	P0OEN4	0	H0	R/W		_	-	-	1
		3	P0OEN3	0	H0	R/W		1	1	1	1
		2	P0OEN2	0	H0	R/W		1	1	1	1
		1	P0OEN1	0	H0	R/W		1	1	1	1
		0	P0OEN0	0	H0	R/W		1	1	1	1
0x4204	PORCTL	15	P0PDPU7	0	HO	R/W	-	-	-	-	1
	(P0 Port Pull-up/down	14	P0PDPU6	0	H0	R/W	1	-	-	-	1
	Control Register)	13	P0PDPU5	0	HO	R/W	1	-	-	-	1
		12	P0PDPU4	0	HO	R/W	1	-	-	-	1
		11	P0PDPU3	0	HO	R/W	1	1	1	1	1
		10	P0PDPU2	0	HO	R/W	1	1	1	1	1
		9	P0PDPU1	0	HO	R/W	1	1	1	1	1
		8	P0PDPU0	0	HO	R/W	1	1	1	1	1
		7	P0REN7	0	HO	R/W	-	-	-	-	1
		6	POREN6	0	HO	R/W	1	_	_	_	1
		5	P0REN5	0	HO	R/W	]	-	-	-	1
		4	P0REN4	0	HO	R/W	1	-	-	-	1
		3	P0REN3	0	HO	R/W	1	1	1	1	1
		2	P0REN2	0	HO	R/W	1	1	1	1	1
		1	P0REN1	0	HO	R/W	1	1	1	1	1
		0	P0REN0	0	HO	R/W	1	1	1	1	1

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		/M23 32pin	M21/ M24	M22/ M25
0x4206	POINTF	15–8	_	0x00	_	R	-	-	-	-	-
	(P0 Port Interrupt	7	P0IF7	0	HO	R/W	Cleared	_	-	-	1
	Flag Register)	6	P0IF6	0	HO	R/W	by writing	_	_	-	1
		5	P0IF5	0	HO	R/W	1.	-	_	-	1
		4	P0IF4	0	H0	R/W		-	-	-	1
		3	P0IF3	0	HO	R/W		1	1	1	1
		2	P0IF2	0	HO	R/W		1	1	1	1
		1	P0IF1	0	HO	R/W		1	1	1	1
		0	P0IF0	0	H0	R/W		1	1	1	1
0x4208	POINTCTL	15	P0EDGE7	0	HO	R/W	-	-	-	-	1
	(P0 Port Interrupt	14	P0EDGE6	0	HO	R/W		-	-	-	1
	Control Register)	13	P0EDGE5	0	HO	R/W		-	-	-	1
		12	P0EDGE4	0	H0	R/W		-	-	-	1
		11	P0EDGE3	0	HO	R/W		1	1	1	1
		10	P0EDGE2	0	HO	R/W		1	1	1	1
		9	P0EDGE1	0	HO	R/W		1	1	1	1
		8	P0EDGE0	0	HO	R/W		1	1	1	1
		7	P0IE7	0	HO	R/W	-	-	-	-	1
		6	P0IE6	0	HO	R/W	]	-	-	-	1
		5	P0IE5	0	H0	R/W		-	-	-	1
		4	P0IE4	0	HO	R/W		-	-	-	1
		3	P0IE3	0	HO	R/W		1	1	1	1
		2	P0IE2	0	HO	R/W	1	1	1	1	1
		1	P0IE1	0	HO	R/W	1	1	1	1	1
		0	P0IE0	0	HO	R/W		1	1	1	1
0x420a	POCHATEN	15–8	_	0x00	_	R	_	_	_	-	-
	(P0 Port Chattering	7	P0CHATEN7	0	HO	R/W	_	_	_	-	1
	Filter Enable Register)	6	P0CHATEN6	0	HO	R/W	1	_	-	-	1
		5	P0CHATEN5	0	HO	R/W	1	_	-	-	1
		4	P0CHATEN4	0	HO	R/W		-	-	-	1
		3	P0CHATEN3	0	HO	R/W		1	1	1	1
		2	P0CHATEN2	0	HO	R/W		1	1	1	1
		1	P0CHATEN1	0	HO	R/W		1	1	1	1
		0	P0CHATEN0	0	HO	R/W		1	1	1	1
0x420c	POMODSEL	15–8	_	0x00	_	R	_	_	-	_	-
	(P0 Port Mode Select	7	P0SEL7	0	HO	R/W	-	_	_	-	1
	Register)	6	P0SEL6	0	HO	R/W		_	_	_	1
		5	P0SEL5	0	HO	R/W		_	_	_	1
		4	P0SEL4	0	HO	R/W		_	_	-	1
		3	P0SEL3	0	HO	R/W		1	1	1	1
		2	P0SEL2	0	HO	R/W		1	1	1	1
		1	P0SEL1	0	HO	R/W	1	1	1	1	1
		0	P0SEL0	0	HO	R/W	1	1	1	1	1
0x420e	POFNCSEL		P07MUX[1:0]	0x0	HO	R/W	_	_		_	
SA ILOU	(P0 Port Function		P06MUX[1:0]	0x0	HO	R/W		_	_	_	· /
	Select Register)		P05MUX[1:0]	0x0	HO	R/W	1	_	_	_	✓ ✓
	<u> </u>		P04MUX[1:0]	0x0	HO	R/W		_	_	_	· /
			P03MUX[1:0]	0x0	HO	R/W		-	-	-	· /
	1	1-0	1.0010107[1.0]	0.00			-				· /
		5_4	P02MLIX[1.0]	0v0		B/\//		1			
			P02MUX[1:0] P01MUX[1:0]	0x0 0x0	H0 H0	R/W R/W		✓ ✓	\ \	\ \	✓ ✓

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		/M23 32pin		M22/ M25
0x4210	P1DAT	15	P1OUT7	0	H0	R/W	]–	-	-	_	1
	(P1 Port Data	14	P1OUT6	0	H0	R/W		-	-	_	1
	Register)	13	P1OUT5	0	HO	R/W		1	1	1	1
		12	P1OUT4	0	HO	R/W		1	1	1	1
		11	P1OUT3	0	HO	R/W		1	1	1	1
		10	P1OUT2	0	HO	R/W		1	1	1	1
		9	P1OUT1	0	HO	R/W		-	1	1	1
		8	P1OUT0	0	H0	R/W		-	1	1	1
		7	P1IN7	0	H0	R	-	-	_	_	1
		6	P1IN6	0	HO	R	-	_	_	-	1
		5	P1IN5	0	HO	R	-	1	1	1	1
		4	P1IN4	0	HO	R	-	1	1	1	1
		3	P1IN3	0	H0	R		1	1	1	1
		2	P1IN2	0	HO	R		1	1	1	1
		1	P1IN1	0	HO	R		_	1	1	1
		0	P1IN0	0	H0	R		-	1	1	1
0x4212	P1IOEN	15	P1IEN7	0	HO	R/W	-	-	-	_	1
	(P1 Port Enable	14	P1IEN6	0	H0	R/W	1	-	_	_	1
	Register)	13	P1IEN5	0	HO	R/W	1	1	1	1	1
		12	P1IEN4	0	HO	R/W		1	1	1	1
		11	P1IEN3	0	HO	R/W	1	1	1	1	1
		10	P1IEN2	0	HO	R/W		1	1	1	1
		9	P1IEN1	0	HO	R/W		_	1	1	1
		8	P1IEN0	0	HO	R/W	-	_	1	1	1
		7	P10EN7	0	HO	R/W	_	_	_	_	1
		6	P10EN6	0	HO	R/W	-	_	_	_	1
		5	P10EN5	0	HO	R/W	-	1	1	1	1
		4	P10EN4	0	HO	R/W	-	· ·	· ·	1	1
		3	P10EN3	0	HO	R/W	-	· ·	· ·	1	1
		2	P10EN2	0	HO	R/W	-	· ·	1	1	1
		1	P10EN1	0	HO	R/W	-	_	· /	~	· ·
		0	P1OEN0	0	HO	R/W	-	_	· ·	1	1
0x4214	P1RCTL	15	P1PDPU7	0	HO	R/W	1		-		
0X4214	PIRCIL (P1 Port Pull-up/down	15	P1PDPU6	0	H0	R/W	-	-	-	_	✓ ✓
	Control Register)			0			-	-	-	-	v 1
	e entre e le giotei)	13 12	P1PDPU5	0	HO	R/W R/W	-	✓ ✓	✓ ✓	✓ ✓	✓ ✓
		11	P1PDPU4 P1PDPU3	0	H0 H0	R/W	-	✓ ✓	✓ ✓	✓ ✓	✓ ✓
		10	P1PDPU2	0	HO	R/W	-	✓ ✓	✓ ✓	✓ ✓	✓ ✓
		-		-			-	~			
		9 8	P1PDPU1 P1PDPU0	0	H0 H0	R/W R/W	-	_	<i>\</i>		\ \
		7	P1REN7	0	HO	R/W		_	~	~	✓ ✓
		6	P1REN6	0	HO	R/W	-	_	_	_	✓ ✓
						R/W	-	-	-		-
		5	P1REN5	0	HO		-	✓ ✓	✓ ✓	\ \	✓ ✓
		4	P1REN4	0	HO	R/W	-	✓ ✓	<i>✓</i>	<i>✓</i>	✓ ✓
		3	P1REN3	0	HO	R/W	-	✓ ✓	<i>✓</i>	<i>✓</i>	<i>✓</i> <i>✓</i>
		2	P1REN2	0	H0 H0	R/W R/W	-		<i>✓</i>	<i>✓</i>	✓ ✓
		1	P1REN1 P1REN0	0	HU	R/W	-	-	<i>✓</i>	<i>✓</i>	✓ ✓
0x4216	P1INTE				110	R			-	-	
074210	PTINTF (P1 Port Interrupt	15-8		0x00	- -		- Cloored	-			
	Flag Register)	7	P1IF7	0	HO	R/W	Cleared	_	-		1
		6	P1IF6	0	HO	R/W	by writing	-	-	-	1
		5	P1IF5	0	HO	R/W	'.	1	1	1	<ul> <li></li> <li></li> </ul>
		4	P1IF4	0	HO	R/W	-	<ul> <li></li> <li></li> </ul>	<ul> <li></li> <li></li> </ul>	<i>\</i>	<ul> <li></li> <li></li> </ul>
		3	P1IF3	0	HO	R/W	-	<ul> <li></li> <li></li> </ul>	1	1	<ul> <li></li> <li></li> </ul>
		2	P1IF2	0	HO	R/W	-	1	<ul> <li></li> <li></li> </ul>	<i>\</i>	<i>✓</i>
		1	P1IF1	0	HO	R/W	-	-	1		<i>✓</i>
		0	P1IF0	0	H0	R/W		-	1	1	1

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks				M22/
				initia				24pin	32pin	M24	M25
0x4218	P1INTCTL	15	P1EDGE7	0	H0	R/W	_	-	-	-	1
	(P1 Port Interrupt	14	P1EDGE6	0	H0	R/W	]	-	-	-	1
	Control Register)	13	P1EDGE5	0	H0	R/W		1	1	1	1
		12	P1EDGE4	0	H0	R/W		1	1	1	1
		11	P1EDGE3	0	HO	R/W		1	1	1	1
		10	P1EDGE2	0	H0	R/W		1	1	1	1
		9	P1EDGE1	0	H0	R/W		-	1	1	1
		8	P1EDGE0	0	H0	R/W		-	1	1	1
		7	P1IE7	0	H0	R/W		-	-	-	1
		6	P1IE6	0	H0	R/W		-	_	-	1
		5	P1IE5	0	H0	R/W		1	1	1	1
		4	P1IE4	0	H0	R/W		1	1	1	1
		3	P1IE3	0	HO	R/W		1	1	1	1
		2	P1IE2	0	HO	R/W		1	1	1	1
		1	P1IE1	0	HO	R/W		-	1	1	1
		0	P1IE0	0	H0	R/W		-	1	1	1
0x421a	P1CHATEN	15–8	_	0x00	-	R	-	-	-	-	-
	(P1 Port Chattering	7	P1CHATEN7	0	HO	R/W	-	-	-	-	1
	Filter Enable Register)	6	P1CHATEN6	0	HO	R/W		-	-	-	1
		5	P1CHATEN5	0	HO	R/W		1	1	1	1
		4	P1CHATEN4	0	HO	R/W	-	1	1	1	1
		3	P1CHATEN3	0	H0	R/W	]	1	1	1	1
		2	P1CHATEN2	0	H0	R/W	1	1	1	1	1
		1	P1CHATEN1	0	H0	R/W	1	-	1	1	1
		0	P1CHATEN0	0	H0	R/W		-	1	1	1
0x421c	P1MODSEL	15–8	-	0x00	_	R	_	-	_	-	-
	(P1 Port Mode Select	7	P1SEL7	0	HO	R/W	-	-	_	-	1
	Register)	6	P1SEL6	0	HO	R/W		-	-	-	1
		5	P1SEL5	0	HO	R/W		1	1	1	1
		4	P1SEL4	0	HO	R/W		1	1	1	1
		3	P1SEL3	0	HO	R/W	-	1	1	1	1
		2	P1SEL2	0	HO	R/W	-	1	1	1	1
		1	P1SEL1	0	HO	R/W	-	-	1	1	1
		0	P1SEL0	0	H0	R/W	1	-	1	1	1
0x421e	P1FNCSEL	15–14	P17MUX[1:0]	0x0	HO	R/W	_	-	-	-	1
	(P1 Port Function		P16MUX[1:0]	0x0	HO	R/W	1	-	_	-	1
	Select Register)		P15MUX[1:0]	0x0	HO	R/W	1	1	1	1	1
		9–8	P14MUX[1:0]	0x0	HO	R/W	1	1	1	1	1
		7–6	P13MUX[1:0]	0x0	HO	R/W	1	1	1	1	1
		5–4	P12MUX[1:0]	0x0	H0	R/W	1	1	1	1	1
		3–2	P11MUX[1:0]	0x0	H0	R/W	1	-	1	1	1
		1–0	P10MUX[1:0]	0x0	HO	R/W	1	-	1	1	1

(	P2DAT (P2 Port Data Register)	15 14	P2OUT7	0							M25
	`	14		0	H0	R/W	-	1	1	1	~
I	Register)		P2OUT6	0	HO	R/W		1	1	1	1
		13	P2OUT5	0	HO	R/W		1	1	1	1
		12	P2OUT4	0	H0	R/W		1	1	1	1
		11	P2OUT3	0	HO	R/W		-	1	1	1
	-	10	P2OUT2	0	H0	R/W		-	1	1	1
	-	9	P2OUT1	0	H0	R/W		-	_	_	1
	-	8	P2OUT0	0	H0	R/W		-	-	_	1
	-	7	P2IN7	0	H0	R	-	1	1	1	1
	-	6	P2IN6	0	H0	R		1	1	1	1
		5	P2IN5	0	H0	R		1	1	1	1
	-	4	P2IN4	0	H0	R		1	1	1	1
	-	3	P2IN3	0	H0	R		-	1	1	1
		2	P2IN2	0	H0	R		-	1	1	1
		1	P2IN1	0	H0	R		-	-	-	1
		0	P2IN0	0	H0	R		-	-	-	1
0x4222	P2IOEN	15	P2IEN7	0	H0	R/W	_	1	1	1	1
(	(P2 Port Enable	14	P2IEN6	0	HO	R/W		1	1	1	1
F	Register)	13	P2IEN5	0	HO	R/W		1	1	1	1
		12	P2IEN4	0	HO	R/W		1	1	1	1
		11	P2IEN3	0	HO	R/W	-	_	1	1	1
		10	P2IEN2	0	HO	R/W	-	_	1	1	1
	-	9	P2IEN1	0	HO	R/W		_	_	_	1
		8	P2IEN0	0	HO	R/W		_	_	_	1
		7	P2OEN7	0	HO	R/W	_	1	1	1	1
		6	P2OEN6	0	HO	R/W		·	· ·	~	-
		5	P2OEN5	0	HO	R/W		• •	· ·	· ·	· ·
		4	P2OEN4	0	HO	R/W		✓ ✓	✓ ✓	· ·	v V
		3	P2OEN3	0	HO	R/W		-	✓ ✓	<i>v</i>	v 1
		2	P2OEN2	0	HO	R/W		_	✓ ✓	· ·	v 1
		1	P2OEN1	0	HO	R/W		_	-	•	v 1
		0	P2OEN0	0	HO	R/W		_	_	_	✓ ✓
- 400.4	DODOTI	-									
-	P2RCTL	15	P2PDPU7	0	HO	R/W	-	✓ ✓	<ul> <li></li> </ul>		<ul> <li>Image: A start of the start of</li></ul>
	(P2 Port Pull-up/down Control Register)	14	P2PDPU6	0	HO	R/W		1	1		1
		13	P2PDPU5	0	HO	R/W		<ul> <li>Image: A start of the start of</li></ul>	1	1	<ul> <li>Image: A start of the start of</li></ul>
		12	P2PDPU4	0	HO	R/W		1	1	1	1
		11	P2PDPU3	0	HO	R/W		_	<ul> <li>Image: A start of the start of</li></ul>		1
		10	P2PDPU2	0	HO	R/W		_	1	1	1
		9	P2PDPU1	0	H0	R/W		_	_	-	~
		8	P2PDPU0	0	HO	R/W		-	-	_	1
	-	7	P2REN7	0	HO	R/W	-	1	1	1	1
	-	6	P2REN6	0	H0	R/W		1	1	1	1
		5	P2REN5	0	HO	R/W		1	1	1	1
		4	P2REN4	0	H0	R/W		1	1	1	~
		3	P2REN3	0	H0	R/W		-	1	1	1
		2	P2REN2	0	H0	R/W		-	1	1	1
		1	P2REN1	0	H0	R/W		-	_	_	1
		0	P2REN0	0	H0	R/W		-	-	_	1
	P2INTF	15–8	-	0x00		R	_	-	-	-	-
	(P2 Port Interrupt	7	P2IF7	0	H0	R/W	Cleared	1	1	1	1
F	Flag Register)	6	P2IF6	0	H0	R/W	by writing	1	1	1	1
		5	P2IF5	0	H0	R/W	1.	1	1	1	1
		4	P2IF4	0	HO	R/W		1	1	1	1
		3	P2IF3	0	HO	R/W	1	_	1	1	1
		2	P2IF2	0	HO	R/W		_	1	1	1
	-	1	P2IF1	0	HO	R/W		_	_	_	1
	-	0	P2IF0	0	HO	R/W		_	_	_	1

Address	Register name	Bit	Bit name	Initial	Reset	B/W	Remarks	M20	/M23	M21/	M22/
Address	Register name	BIT	Bit name	Initiai	Reset	R/W	Remarks	24pin	32pin	M24	M25
0x4228	P2INTCTL	15	P2EDGE7	0	H0	R/W	-	1	1	1	1
	(P2 Port Interrupt	14	P2EDGE6	0	HO	R/W		1	1	1	1
	Control Register)	13	P2EDGE5	0	HO	R/W		1	1	1	1
		12	P2EDGE4	0	HO	R/W		1	1	1	1
		11	P2EDGE3	0	HO	R/W		-	1	1	1
		10	P2EDGE2	0	HO	R/W		-	1	1	1
		9	P2EDGE1	0	HO	R/W		-	-	-	1
		8	P2EDGE0	0	H0	R/W	]	-	-	-	1
		7	P2IE7	0	HO	R/W	-	1	1	1	1
		6	P2IE6	0	HO	R/W		1	1	1	1
		5	P2IE5	0	HO	R/W		1	1	1	1
		4	P2IE4	0	HO	R/W		1	1	1	1
		3	P2IE3	0	HO	R/W	1	-	1	1	1
		2	P2IE2	0	HO	R/W	1	-	1	1	1
		1	P2IE1	0	HO	R/W		_	_	-	1
		0	P2IE0	0	HO	R/W		-	-	-	1
0x422a	P2CHATEN	15–8	_	0x00	_	R	_	-	-	_	-
	(P2 Port Chattering	7	P2CHATEN7	0	HO	R/W	_	1	1	1	1
	Filter Enable Register)	6	P2CHATEN6	0	HO	R/W		1	1	1	1
		5	P2CHATEN5	0	HO	R/W		1	1	1	1
		4	P2CHATEN4	0	HO	R/W		1	1	1	1
		3	P2CHATEN3	0	H0	R/W		-	1	1	1
		2	P2CHATEN2	0	H0	R/W		-	1	1	1
		1	P2CHATEN1	0	H0	R/W		-	-	-	1
		0	P2CHATEN0	0	H0	R/W		-	-	-	1
0x422c	P2MODSEL	15–8	_	0x00	_	R	_	<u> </u>	-	_	-
0/(1220	(P2 Port Mode Select	7	P2SEL7	0	НО	R/W	_	1	1	1	1
	Register)	6	P2SEL6	0	HO	R/W	-	1	1	1	1
		5	P2SEL5	0	HO	R/W	-	1	1	1	1
		4	P2SEL4	0	HO	R/W	-	1	1	1	1
		3	P2SEL3	0	HO	R/W	-	_	1	1	1
		2	P2SEL2	0	HO	R/W	-	_	1	1	1
		1	P2SEL1	0	HO	R/W		-	-	-	1
		0	P2SEL0	0	HO	R/W		-	-	-	1
0x422e	P2FNCSEL	15–14	P27MUX[1:0]	0x0	HO	R/W	_	1	1	1	1
SA ILLO	(P2 Port Function		P26MUX[1:0]	0x0	HO	R/W	1	1	· /	· /	· /
	Select Register)		P25MUX[1:0]	0x0	HO	R/W	1	1	· /	· /	· /
			P24MUX[1:0]	0x0	НО	R/W	1	1	· /	1	1
			P23MUX[1:0]	0x0	HO	R/W	1	-	· /	1	
		5-4	P22MUX[1:0]	0x0	HO	R/W	1	_	· /	· /	· /
		3-2	P21MUX[1:0]	0x0	HO	R/W	1	-	-	-	· /
		1-0	P20MUX[1:0]	0x0	HO	R/W	-	-	_	_	· /

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		/M23 32pin	M21/ M24	M22/ M25
0x4230	P3DAT	15	P3OUT7	0	H0	R/W	-	_	-	-	1
	(P3 Port Data	14	P3OUT6	0	H0	R/W		_	-	-	1
	Register)	13	P3OUT5	0	HO	R/W			_	_	1
		12	P3OUT4	0	HO	R/W			_	_	1
		11	P3OUT3	0	HO	R/W		_	_	_	1
		10	P3OUT2	0	HO	R/W		1	1	1	1
		9	P3OUT1	0	HO	R/W		1	1	1	1
		8	P3OUT0	0	H0	R/W		1	1	1	1
		7	P3IN7	0	H0	R	-	_	-	-	1
		6	P3IN6	0	HO	R		_	-	-	1
		5	P3IN5	0	HO	R			_	_	1
		4	P3IN4	0	HO	R		_	_	_	1
		3	P3IN3	0	HO	R		_	_	_	1
		2	P3IN2	0	HO	R		1	1	1	1
		1	P3IN1	0	HO	R		1	1	1	1
		0	P3IN0	0	H0	R		1	1	1	1
0x4232	P3IOEN	15	P3IEN7	0	H0	R/W	-	-	-	-	1
	(P3 Port Enable	14	P3IEN6	0	HO	R/W	]	-	-	-	1
	Register)	13	P3IEN5	0	HO	R/W	]	-	-	-	1
		12	P3IEN4	0	HO	R/W	1	_	-	-	1
		11	P3IEN3	0	H0	R/W		-	-	-	1
		10	P3IEN2	0	H0	R/W	1	1	1	1	1
		9	P3IEN1	0	H0	R/W	1	1	1	1	1
		8	P3IEN0	0	HO	R/W	1	1	1	1	1
		7	P3OEN7	0	HO	R/W	-	_	_	_	1
		6	P3OEN6	0	HO	R/W	1	-	_	_	1
		5	P3OEN5	0	HO	R/W		_	_	-	1
		4	P3OEN4	0	HO	R/W		_	_	-	1
		3	P3OEN3	0	HO	R/W		-	-	-	1
		2	P3OEN2	0	HO	R/W		1	1	1	1
		1	P3OEN1	0	HO	R/W		1	1	1	1
		0	P3OEN0	0	HO	R/W		1	1	1	1
0x4234	P3RCTL	15	P3PDPU7	0	HO	R/W	_	_	_	-	
OX IZO I	(P3 Port Pull-up/down	14	P3PDPU6	0	HO	R/W		_	_	_	1
	Control Register)	13	P3PDPU5	0	HO	R/W		_	_	_	1
		12	P3PDPU4	0	HO	R/W		_	_	_	1
		11	P3PDPU3	0	HO	R/W		_	_	_	1
		10	P3PDPU2	0	HO	R/W		1	1	1	1
		9	P3PDPU1	0	HO	R/W		1	1	1	1
		8	P3PDPU0	0	HO	R/W		1	1	1	1
		7	P3REN7	0	HO	R/W	-	_	_	_	1
		6	P3REN6	0	HO	R/W		_	_	_	1
		5	P3REN5	0	HO	R/W	1	_	_	_	1
		4	P3REN4	0	HO	R/W	1	_	_	_	1
		3	P3REN3	0	HO	R/W	1	_	_	_	1
		2	P3REN2	0	HO	R/W		1	1	1	1
		1	P3REN1	0	HO	R/W	1	1	1	1	1
		0	P3REN0	0	HO	R/W	1	1	1	1	1
0x4236	P3INTF	15–8	_	0x00	_	R	_				
37-1200	(P3 Port Interrupt	7	P3IF7	0,000	H0	R/W	- Cleared	_	_	- I	-
	Flag Register)	6	P3IF6	0	HO	R/W	by writing	_	_	_	v 1
		5	P3IF5	0	HO	R/W	1.	_			✓ ✓
		4	P3IF4	0	HO	R/W		-	_	<u> </u>	✓ ✓
		3	P3IF3	0	HO	R/W		-	_	-	✓ ✓
		2	P3IF2	0	H0	R/W		-	-	-	✓ ✓
		1	P3IF1		H0	R/W	1	✓ ✓	✓ ✓	✓ ✓	✓ ✓
		0	P3IF0	0				<i>v</i> <i>v</i>	<i>v</i> <i>v</i>	<i>v</i> <i>v</i>	✓ ✓
		U	FJIFU	U	HO	R/W		~			*

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks			M21/	M22/
Address	Register name	DIL	Dit name	initial	nesei	Fi/ W	nemarks	24pin	32pin	M24	M25
0x4238	P3INTCTL	15	P3EDGE7	0	H0	R/W	-	-	-	-	1
	(P3 Port Interrupt	14	P3EDGE6	0	H0	R/W	]	_	-	-	1
	Control Register)	13	P3EDGE5	0	H0	R/W		_	-	-	1
		12	P3EDGE4	0	H0	R/W		_	-	-	1
		11	P3EDGE3	0	H0	R/W		-	-	-	1
		10	P3EDGE2	0	HO	R/W		1	1	1	1
		9	P3EDGE1	0	HO	R/W		1	1	1	1
		8	P3EDGE0	0	HO	R/W		1	1	1	1
		7	P3IE7	0	HO	R/W	-	_	-	-	1
		6	P3IE6	0	H0	R/W		_	_	-	1
		5	P3IE5	0	HO	R/W		_	_	-	1
		4	P3IE4	0	HO	R/W		-	-	-	1
		3	P3IE3	0	HO	R/W		_	_	-	1
		2	P3IE2	0	HO	R/W		1	1	1	1
		1	P3IE1	0	HO	R/W		1	1	1	1
		0	P3IE0	0	H0	R/W		1	1	1	1
0x423a	P3CHATEN	15–8	-	0x00	-	R	-	-	-	-	-
	(P3 Port Chattering	7	P3CHATEN7	0	HO	R/W	-	-	-	-	1
	Filter Enable Register)	6	P3CHATEN6	0	HO	R/W		-	-	-	1
		5	P3CHATEN5	0	HO	R/W	-	-	-	-	1
		4	P3CHATEN4	0	H0	R/W	-	-	-	-	1
		3	P3CHATEN3	0	H0	R/W	1	-	-	-	1
		2	P3CHATEN2	0	H0	R/W	1	1	1	1	1
		1	P3CHATEN1	0	H0	R/W		1	1	1	1
		0	P3CHATEN0	0	H0	R/W		1	1	1	1
0x423c	P3MODSEL	15–8	-	0x00	_	R	-	-	_	-	-
	(P3 Port Mode Select	7	P3SEL7	0	HO	R/W	-	-	_	-	1
	Register)	6	P3SEL6	0	H0	R/W		-	_	-	1
		5	P3SEL5	0	H0	R/W	1	-	-	-	1
		4	P3SEL4	0	H0	R/W	1	-	-	-	1
		3	P3SEL3	0	H0	R/W	1	-	-	-	1
		2	P3SEL2	0	H0	R/W	1	1	1	1	1
		1	P3SEL1	0	H0	R/W	1	1	1	1	1
		0	P3SEL0	0	H0	R/W		1	1	1	1
0x423e	P3FNCSEL	15–14	P37MUX[1:0]	0x0	HO	R/W	_	-	_	-	1
	(P3 Port Function		P36MUX[1:0]	0x0	HO	R/W	1	-	-	-	1
	Select Register)		P35MUX[1:0]	0x0	HO	R/W	1	-	-	-	1
		9–8	P34MUX[1:0]	0x0	HO	R/W	1	_	_	-	1
		7–6	P33MUX[1:0]	0x0	HO	R/W	1	-	-	-	1
		5–4	P32MUX[1:0]	0x0	HO	R/W	1	1	1	1	1
		3–2	P31MUX[1:0]	0x0	HO	R/W	1	1	1	1	1
		1–0	P30MUX[1:0]	0x0	HO	R/W	1	1	1	1	1

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		/M23 32pin	{	M22/ M25
0x4240	P4DAT	15–11	-	0x00	_	R	-	-	-	-	-
	(P4 Port Data	10	P4OUT2	0	H0	R/W	-	_	-	-	1
	Register)	9	P4OUT1	0	H0	R/W		-	-	-	1
		8	P4OUT0	0	H0	R/W		-	-	-	1
		7–3	-	0x00	-	R	-	-	-	-	-
		2	P4IN2	0	H0	R	-	-	-	-	1
		1	P4IN1	0	H0	R		-	-	-	1
		0	P4IN0	0	H0	R		-	-	-	1
0x4242	P4IOEN	15–11	-	0x00	_	R	_	_	_	_	-
	(P4 Port Enable	10	P4IEN2	0	H0	R/W	-	-	_	-	1
	Register)	9	P4IEN1	0	H0	R/W		-	_	-	1
		8	P4IEN0	0	HO	R/W		_	_	_	1
		7–3	_	0x00	_	R	-	_	_	_	-
		2	P4OEN2	0	HO	R/W	-	_	_	_	1
		1	P40EN1	0	HO	R/W		_	_	_	1
		0	P4OEN0	0	HO	R/W		_	_	_	1
0x4244	P4RCTL	15–11	_	0x00		R		_			-
0,7277	(P4 Port Pull-up/down	10	P4PDPU2	0	HO	R/W	_	_	_	_	1
	Control Register)	9	P4PDPU1	0	HO	R/W	1	_	_	_	· /
	<i>,</i>	8	P4PDPU0	0	HO	R/W		_	_	_	· /
		7–3	_	0x00	_	R	_	_	_	_	-
		2	P4REN2	0	HO	R/W	_	_	_	_	1
		1	P4REN1	0	HO	R/W	-	_	_	_	· ·
		0	P4REN0	0	HO	R/W	-	_	_	_	✓ ✓
010.10	DAINITE	-		1	1					 	
0x4246	P4INTF (P4 Port Interrupt	15-8	-	0x00	-	R	-	_	-	-	-
	Flag Register)	7–3	-	0x00	-	R		-	-	-	-
		2	P4IF2	0	HO	R/W	Cleared	_	-	-	
		1	P4IF1	0	HO	R/W	by writing	_	-	-	
		0	P4IF0	0	HO	R/W	· .		-		
0x4248	P4INTCTL	15–11	-	0x00	-	R	-	_	-	-	-
	(P4 Port Interrupt Control Register)	10	P4EDGE2	0	HO	R/W	-	_	-	-	1
	Control Register)	9	P4EDGE1	0	HO	R/W	-	_	-	-	1
		8	P4EDGE0	0	HO	R/W		-	-	-	1
		7–3	-	0x00	-	R	-	_	-	-	-
		2	P4IE2	0	HO	R/W		_	-	-	1
		1	P4IE1	0	HO	R/W	_	_	-	-	1
		0	P4IE0	0	HO	R/W				-	1
0x424a	P4CHATEN	15–8	-	0x00	-	R	_	_	-	-	-
	(P4 Port Chattering	7–3	-	0x00	-	R		-	-	-	-
	Filter Enable Register)	2	P4CHATEN2	0	H0	R/W	-	_	-	-	1
		1	P4CHATEN1	0	HO	R/W	]	-	-	-	1
		0	P4CHATEN0	0	HO	R/W		-	-	-	1
0x424c	P4MODSEL	15–8	-	0x00	_	R	-	_	-	-	-
	(P4 Port Mode Select	7–3	-	0x00	_	R	1	-	-	-	-
	Register)	2	P4SEL2	0	HO	R/W	-	-	-	-	1
		1	P4SEL1	0	HO	R/W	1	-	-	-	1
		0	P4SEL0	0	HO	R/W	1	_	_	-	1
0x424e	P4FNCSEL	15–8	_	0x00		R		_			<u> </u>
074240	(P4 Port Function	7–6	_	0x00		R	1	_	-		
	Select Register)	7-0 5-4	P42MUX[1:0]	0x0	H0	R/W	_	_	_	_	-
		3–4 3–2		0x0	HO	R/W	-			-	✓ ✓
			P41MUX[1:0]				-	-	-		
		1–0	P40MUX[1:0]	0x0	HO	R/W		-	-	-	1

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		/M23	M21/	
- 10 IO							1		32pin	M24	M25
0x42d0	PDDAT (Pd Port Data	15-13		0x0	-	R	-	-	-	-	-
	Register)	12	PDOUT4	0	HO	R/W	-	-	✓ ✓	✓ ✓	<ul> <li>✓</li> </ul>
	negister)	11	PDOUT3	0	HO	R/W	-	-	✓ ✓	<ul> <li></li> <li></li> </ul>	1
		10	PDOUT2	0	HO	R/W	-	1	<ul> <li>Image: A state</li> <li>Image: A state<td><ul> <li></li> <li></li> </ul></td><td>1</td></li></ul>	<ul> <li></li> <li></li> </ul>	1
		9	PDOUT1	0	HO	R/W	-	<ul> <li>Image: A start of the start of</li></ul>	✓ ✓	<ul> <li></li> <li></li> </ul>	1
		8	PDOUT0	0	HO	R/W		1	1	1	1
		7–5	-	0	-	R	-	-	-	-	-
		4	PDIN4	Х	HO	R	-	-	1	1	1
		3	PDIN3	Х	HO	R	-	-	1	1	1
		2	-	0	-	R	-	-	-	-	-
		1	PDIN1	X	HO	R		1	1	1	1
		0	PDIN0	X	HO	R		1	1	1	1
0x42d2	PDIOEN	15–13	-	0x0	-	R	-	-	-	-	-
	(Pd Port Enable	12	PDIEN4	0	HO	R/W	-	-	1	1	1
	Register)	11	PDIEN3	0	HO	R/W		-	1	1	1
		10	(reserved)	0	H0	R/W		1	1	1	1
		9	PDIEN1	0	H0	R/W	1	1	1	1	1
		8	PDIEN0	0	H0	R/W		1	1	1	1
		7–5	-	0	_	R	_	-	_	-	-
		4	PDOEN4	0	НО	R/W	_	_	1	1	1
		3	PDOEN3	0	HO	R/W	-	_	1	1	1
		2	PDOEN2	0	HO	R/W	-	1	1	1	1
		1	PDOEN1	0	HO	R/W	-	1	1	1	1
		0	PDOEN0	0	HO	R/W	-	1	1	1	1
010		-		1	110	1	1				
0x42d4	PDRCTL (Pd Port Pull-up/down	15-13		0x0	-	R	-	-	-	-	-
	Control Register)	12	PDPDPU4	0	HO	R/W	-	-			
	Control Register)	11	PDPDPU3	0	HO	R/W	-	-	✓ ✓	<ul> <li></li> <li></li> </ul>	<ul> <li>✓</li> </ul>
		10	(reserved)	0	HO	R/W		<ul> <li>Image: A start of the start of</li></ul>	✓ ✓	✓ ✓	<ul> <li>✓</li> </ul>
		9	PDPDPU1	0	HO	R/W	-	1	<ul> <li>Image: A state</li> <li>Image: A state<td><ul> <li>✓</li> </ul></td><td>1</td></li></ul>	<ul> <li>✓</li> </ul>	1
		8	PDPDPU0	0	HO	R/W		1	1	1	1
		7–5	-	0	-	R	-	-	-	-	-
		4	PDREN4	0	HO	R/W		-	1	1	1
		3	PDREN3	0	HO	R/W		-	1	1	1
		2	(reserved)	0	HO	R/W	_	1	1	1	1
		1	PDREN1	0	H0	R/W	_	1	1	1	1
		0	PDREN0	0	H0	R/W		1	1	1	1
0x42dc	PDMODSEL	15–8	_	0x00	-	R	-	-	_	-	-
	(Pd Port Mode Select	7–5	-	0	_	R	_	_	_	-	-
	Register)	4	PDSEL4	0	H0	R/W	_	-	1	1	1
		3	PDSEL3	0	HO	R/W		-	1	1	1
		2	PDSEL2	1	HO	R/W		1	1	1	1
		1	PDSEL1	1	HO	R/W	-	1	1	1	1
		0	PDSEL0	1	HO	R/W	-	1	1	1	1
0x42de	PDFNCSEL	15–10		1				_			
UX42UE	PDFNCSEL (Pd Port Function			0x00		R/W	-		-	-	-
	Select Register)	9-8	PD4MUX[1:0]	0x0	HO		-	-			✓ ✓
			PD3MUX[1:0]	0x0	HO	R/W	-	-	✓ ✓		-
		5-4	PD2MUX[1:0]	0x0	HO	R/W	-				1
		3-2	PD1MUX[1:0]	0x0	HO	R/W	-	1	1	1	1
		1–0	PD0MUX[1:0]	0x0	HO	R/W	<u> </u>	1	1	1	1
0x42e0	PCLK	15–9	-	0x00	-	R	-	-	-	-	-
	(P Port Clock Control	8	DBRUN	0	HO	R/WP		1	1	1	1
	Register)	7–4	CLKDIV[3:0]	0x0	HO	R/WP	]	1	1	1	1
		3–2	KRSTCFG[1:0]	0x0	H0	R/WP		~	1	1	1
	1	1–0	CLKSRC[1:0]	0x0	H0	R/WP	1	1	1	1	1

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks	M20/ 24pin	-		M22/ M25
0x42e2	PINTFGRP	15–8	_	0x00	-	R	-	-	-	_	-
	(P Port Interrupt Flag	7–5	-	0x0	-	R		-	-	-	-
	Group Register)	4	P4INT	0	H0	R	-	-	-	-	1
		3	P3INT	0	HO	R		1	1	1	1
		2	P2INT	0	HO	R		1	1	1	1
		1	P1INT	0	H0	R		1	1	1	1
		0	POINT	0	H0	R		1	1	1	~

# 0x4300-0x431e

# Universal Port Multiplexer (UPMUX)

								M20	/M23	M21/	M22/
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		32pin	M24	M25
0x4300	P0UPMUX0	15–13	P01PPFNC[2:0]	0x0	HO	R/W	-	1	1	1	1
	(P00–01 Universal	12–11	P01PERICH[1:0]	0x0	H0	R/W	]	1	1	1	1
	Port Multiplexer	10–8	P01PERISEL[2:0]	0x0	H0	R/W	]	1	1	1	1
	Setting Register)	7–5	P00PPFNC[2:0]	0x0	H0	R/W	]	1	1	1	1
		4–3	P00PERICH[1:0]	0x0	H0	R/W		1	1	1	1
		2–0	P00PERISEL[2:0]	0x0	H0	R/W		1	1	1	1
0x4302	P0UPMUX1	15–13	P03PPFNC[2:0]	0x0	H0	R/W	-	1	1	1	1
	(P02–03 Universal	12–11	P03PERICH[1:0]	0x0	H0	R/W		1	1	1	1
	Port Multiplexer	10–8	P03PERISEL[2:0]	0x0	H0	R/W		1	1	1	1
	Setting Register)	7–5	P02PPFNC[2:0]	0x0	H0	R/W		1	1	1	1
		4–3	P02PERICH[1:0]	0x0	H0	R/W		1	1	1	1
		2–0	P02PERISEL[2:0]	0x0	H0	R/W		1	1	1	1
0x4304	P0UPMUX2	15–13	P05PPFNC[2:0]	0x0	HO	R/W	-	-	-	-	1
	(P04–05 Universal	12-11	P05PERICH[1:0]	0x0	HO	R/W	1	-	-	_	1
	Port Multiplexer	10-8	P05PERISEL[2:0]	0x0	HO	R/W	1	-	-	_	1
	Setting Register)	7–5	P04PPFNC[2:0]	0x0	HO	R/W	1	-	-	_	1
		4–3	P04PERICH[1:0]	0x0	HO	R/W	1	-	-	_	1
		2–0	P04PERISEL[2:0]	0x0	H0	R/W		-	-	-	1
0x4306	P0UPMUX3	15–13	P07PPFNC[2:0]	0x0	H0	R/W	-	-	-	_	1
	(P06–07 Universal	12-11	P07PERICH[1:0]	0x0	HO	R/W	1	-	-	_	1
	Port Multiplexer	10-8	P07PERISEL[2:0]	0x0	HO	R/W	1	-	-	_	1
	Setting Register)	7–5	P06PPFNC[2:0]	0x0	HO	R/W	]	-	-	-	1
		4–3	P06PERICH[1:0]	0x0	H0	R/W	1	-	-	-	1
		2–0	P06PERISEL[2:0]	0x0	H0	R/W		-	-	-	1
0x4308	P1UPMUX0	15–13	P11PPFNC[2:0]	0x0	H0	R/W	-	-	1	1	1
	(P10–11 Universal	12–11	P11PERICH[1:0]	0x0	H0	R/W	]	-	1	1	1
	Port Multiplexer	10–8	P11PERISEL[2:0]	0x0	H0	R/W		-	1	1	1
	Setting Register)	7–5	P10PPFNC[2:0]	0x0	H0	R/W	]	_	1	1	1
		4–3	P10PERICH[1:0]	0x0	H0	R/W		_	1	1	1
		2–0	P10PERISEL[2:0]	0x0	H0	R/W		-	1	1	1
0x430a	P1UPMUX1	15–13	P13PPFNC[2:0]	0x0	HO	R/W	-	1	1	1	1
	(P12–13 Universal	12-11	P13PERICH[1:0]	0x0	HO	R/W	1	1	1	1	1
	Port Multiplexer	10-8	P13PERISEL[2:0]	0x0	HO	R/W	1	1	1	1	1
	Setting Register)	7–5	P12PPFNC[2:0]	0x0	H0	R/W	]	1	1	1	1
		4–3	P12PERICH[1:0]	0x0	H0	R/W	1	1	1	1	1
		2–0	P12PERISEL[2:0]	0x0	H0	R/W		1	1	1	1
0x430c	P1UPMUX2	15-13	P15PPFNC[2:0]	0x0	HO	R/W		1	1	1	1
	(P14–15 Universal	12-11	P15PERICH[1:0]	0x0	HO	R/W		1	1	1	1
	Port Multiplexer	10–8	P15PERISEL[2:0]	0x0	H0	R/W	]	1	1	1	1
	Setting Register)	7–5	P14PPFNC[2:0]	0x0	H0	R/W	]	1	1	1	1
		4–3	P14PERICH[1:0]	0x0	HO	R/W		1	1	1	1
		2–0	P14PERISEL[2:0]	0x0	H0	R/W		1	1	1	1

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		/M23 32pin	M21/ M24	M22 M25
0x430e	P1UPMUX3	15–13	P17PPFNC[2:0]	0x0	H0	R/W	-	-	-	-	1
	(P16–17 Universal	12-11	P17PERICH[1:0]	0x0	H0	R/W		-	-	-	1
	Port Multiplexer	10–8	P17PERISEL[2:0]	0x0	HO	R/W		-	-	-	1
	Setting Register)	7–5	P16PPFNC[2:0]	0x0	HO	R/W	1	-	-	-	1
		4–3	P16PERICH[1:0]	0x0	HO	R/W	1	-	_	-	1
		2–0	P16PERISEL[2:0]	0x0	HO	R/W	1	-	-	-	1
0x4310	P2UPMUX0	15–13	P21PPFNC[2:0]	0x0	HO	R/W	-	-	_	-	1
	(P20–21 Universal	12-11	P21PERICH[1:0]	0x0	HO	R/W	1	-	-	-	1
	Port Multiplexer	10–8	P21PERISEL[2:0]	0x0	HO	R/W	1	-	-	-	1
	Setting Register)	7–5	P20PPFNC[2:0]	0x0	H0	R/W	1	-	-	-	1
		4–3	P20PERICH[1:0]	0x0	H0	R/W		-	-	-	1
		2–0	P20PERISEL[2:0]	0x0	HO	R/W		-	-	-	1
0x4312	P2UPMUX1	15–13	P23PPFNC[2:0]	0x0	HO	R/W	_	-	1	1	1
	(P22–23 Universal		P23PERICH[1:0]	0x0	HO	R/W	-	_	1	1	1
	Port Multiplexer		P23PERISEL[2:0]	0x0	HO	R/W		-	1	1	1
	Setting Register)	7–5	P22PPFNC[2:0]	0x0	HO	R/W	•	_	1	1	1
		4–3	P22PERICH[1:0]	0x0	HO	R/W		_	1	1	1
		2-0	P22PERISEL[2:0]	0x0	HO	R/W		-	1	1	1
0x4314	P2UPMUX2	15-13	P25PPFNC[2:0]	0x0	HO	R/W	_	1	1		
074014	(P24–25 Universal		P25PERICH[1:0]	0x0	HO	R/W		1	· /	1	-
	Port Multiplexer		P25PERISEL[2:0]	0x0	HO	R/W		1	· /	1	
	Setting Register)	7–5	P24PPFNC[2:0]	0x0	HO	R/W		· /	· /	· /	-
		4-3	P24PERICH[1:0]	0x0	HO	R/W		· /	· /	· /	-
		2-0	P24PERISEL[2:0]	0x0	HO	R/W		· /	· /	· ·	
0x4316	P2UPMUX3	-		1				· /			
0x4316	(P26–27 Universal		P27PPFNC[2:0]	0x0	HO	R/W R/W	-	<i>v</i> <i>v</i>	✓ ✓	✓ ✓	
	Port Multiplexer		P27PERICH[1:0]	0x0	HO			✓ ✓	✓ ✓	✓ ✓	✓ ✓
	Setting Register)		P27PERISEL[2:0]	0x0	HO	R/W		✓ ✓	✓ ✓	✓ ✓	✓ ✓
		7-5	P26PPFNC[2:0]	0x0	HO	R/W R/W		✓ ✓	✓ ✓	✓ ✓	
		4-3	P26PERICH[1:0]	0x0 0x0	H0 H0	R/W		✓ ✓	✓ ✓	✓ ✓	
		-	P26PERISEL[2:0]	1							-
0x4318	P3UPMUX0		P31PPFNC[2:0]	0x0	HO	R/W	-	<i>✓</i>	1	✓ ✓	
	(P30–31 Universal Port Multiplexer		P31PERICH[1:0]	0x0	HO	R/W		<i>✓</i>	1	<ul> <li>✓</li> </ul>	1
	Setting Register)		P31PERISEL[2:0]	0x0	HO	R/W		✓ ✓	<i>✓</i>	✓ ✓	1
		7-5	P30PPFNC[2:0]	0x0	HO	R/W		1	1	<ul> <li>Image: A state</li> <li>Image: A state<td>1</td></li></ul>	1
		4-3	P30PERICH[1:0]	0x0	HO	R/W		1	1	<i>✓</i>	1
	1	2–0	P30PERISEL[2:0]	0x0	HO	R/W		1	1	1	1
0x431a	P3UPMUX1	15–13	P33PPFNC[2:0]	0x0	HO	R/W	-	-	-	-	1
	(P32–33 Universal		P33PERICH[1:0]	0x0	HO	R/W		-	-	-	1
	Port Multiplexer Setting Register)		P33PERISEL[2:0]	0x0	HO	R/W		-	-	-	1
	Setting Register)	7–5	P32PPFNC[2:0]	0x0	HO	R/W		1	1	1	-
		4–3	P32PERICH[1:0]	0x0	HO	R/W		1	1	1	1
		2–0	P32PERISEL[2:0]	0x0	HO	R/W		1	1	1	1
0x431c	P3UPMUX2	15–13	P35PPFNC[2:0]	0x0	HO	R/W	_	_	_	-	1
	(P34–35 Universal	12–11	P35PERICH[1:0]	0x0	H0	R/W		_	_	-	1
	Port Multiplexer	10–8	P35PERISEL[2:0]	0x0	HO	R/W		-	-		1
	Setting Register)	7–5	P34PPFNC[2:0]	0x0	H0	R/W		-	_	-	1
		4–3	P34PERICH[1:0]	0x0	HO	R/W		-	-	-	1
		2–0	P34PERISEL[2:0]	0x0	HO	R/W		-	-	-	1
0x431e	P3UPMUX3	15–13	P37PPFNC[2:0]	0x0	HO	R/W	-	-	-	-	1
	(P36–37 Universal	-	P37PERICH[1:0]	0x0	HO	R/W	1	-	-	-	1
	Port Multiplexer		P37PERISEL[2:0]	0x0	HO	R/W	1	-	-	-	1
	Setting Register)	7–5	P36PPFNC[2:0]	0x0	HO	R/W	1	_	_	-	
		4–3	P36PERICH[1:0]	0x0	HO	R/W	1	_	_	-	1
		2–0	P36PERISEL[2:0]	0x0	HO	R/W	1		_	-	1

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
	-		Dit name		nesei		nemarks
0x4380	UA0CLK (UART3 Ch.0 Clock	15-9		0x00	-	R	-
	Control Register)	8	DBRUN	0	H0 _	R/W	-
		7-6		0x0	-	R	-
		5–4 3–2	CLKDIV[1:0]	0x0	H0	R/W R	-
		<u> </u>		0x0		R/W	-
			CLKSRC[1:0]	0x0	HO		1
0x4382	UA0MOD (UART3 Ch.0 Mode	15-13		0x0	-	R	
	Register)	12	PECAR CAREN	0	HO	R/W R/W	-
	negister)	11 10	BRDIV	0	H0 H0	R/W	-
		9	INVRX	0	H0	R/W	-
		8	INVTX	0	HO	R/W	-
		7		0		R	-
		6	PUEN	0	HO	R/W	-
		5	OUTMD	0	HO	R/W	-
		4	IRMD	0	HO	R/W	-
		3	CHLN	0	HO	R/W	-
		2	PREN	0	HO	R/W	1
		1	PRMD	0	HO	R/W	-
		0	STPB	0	HO	R/W	1
0x4384	UA0BR	15-12		0x0	-	R	
074004	(UART3 Ch.0 Baud-	11-8	FMD[3:0]	0x0	H0	R/W	-
	Rate Register)	7-0	BRT[7:0]	0x00	HO	R/W	-
					1		1
0x4386		15-8	-	0x00	-	R	-
	(UART3 Ch.0 Control	7–2	-	0x00	-	R	-
	Register)	1	SFTRST	0	HO	R/W	-
		0	MODEN	0	HO	R/W	
0x4388	UA0TXD	15–8	-	0x00	-	R	-
	(UART3 Ch.0 Trans- mit Data Register)	7–0	TXD[7:0]	0x00	H0	R/W	-
0x438a	UA0RXD	15–8	-	0x00	-	R	-
	(UART3 Ch.0 Receive Data Register)	7–0	RXD[7:0]	0x00	HO	R	
0x438c	UA0INTF	15–10	_	0x00	_	R	_
	(UART3 Ch.0 Status	9	RBSY	0	H0/S0	R	-
	and Interrupt Flag	8	TBSY	0	H0/S0	R	1
	Register)	7	_	0	_	R	-
		6	TENDIF	0	H0/S0	R/W	Cleared by writing 1.
		5	FEIF	0	H0/S0	R/W	Cleared by writing 1 or read
		4	PEIF	0	H0/S0	R/W	ing the UA0RXD register.
		3	OEIF	0	H0/S0	R/W	Cleared by writing 1.
		2	RB2FIF	0	H0/S0	R	Cleared by reading the
		1	RB1FIF	0	H0/S0	R	UA0RXD register.
		0	TBEIF	1	H0/S0	R	Cleared by writing to the UA0TXD register.
0x438e	UA0INTE	15–8	<u> </u>	0x00		R	
074006	(UART3 Ch.0 Inter-	15 <del>-</del> 8		0000		R	-
	rupt Enable Register)	6	TENDIE	0		R/W	-
	, set regions)	5	FEIE	0	H0	R/W	-
					H0		-
		4	PEIE	0	HO	R/W	-
		3	OEIE	0	HO	R/W	-
		2	RB2FIE	0	HO	R/W	-
		1	RB1FIE	0	HO	R/W	-
		0	TBEIE	0	HO	R/W	
0x4390	UA0CAWF (UART3 Ch.0 Carrier	15–8	-	0x00	-	R	-
		7–0	CRPER[7:0]	0x00	HO	R/W	1

0x43a	0-0x43ac					1	6-bit Timer (T16) Ch.1
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x43a0	T16_1CLK	15–9	-	0x00	-	R	_
	(T16 Ch.1 Clock	8	DBRUN	0	H0	R/W	-
	Control Register)	7–4	CLKDIV[3:0]	0x0	H0	R/W	-
		3–2	-	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	HO	R/W	
0x43a2	T16_1MOD	15–8	-	0x00	-	R	-
	(T16 Ch.1 Mode	7–1	-	0x00	-	R	
	Register)	0	TRMD	0	H0	R/W	-
0x43a4	T16_1CTL	15–9	-	0x00	-	R	-
	(T16 Ch.1 Control	8	PRUN	0	H0	R/W	_
	Register)	7–2	-	0x00	-	R	_
		1	PRESET	0	H0	R/W	
		0	MODEN	0	H0	R/W	
0x43a6	T16_1TR (T16 Ch.1 Reload Data Register)	15–0	TR[15:0]	0xffff	HO	R/W	-
0x43a8	T16_1TC (T16 Ch.1 Counter Data Register)	15–0	TC[15:0]	0xffff	H0	R	-
0x43aa	T16_1INTF	15–8	-	0x00	-	R	-
	(T16 Ch.1 Interrupt	7–1	-	0x00	-	R	_
	Flag Register)	0	UFIF	0	H0	R/W	Cleared by writing 1.
0x43ac	T16_1INTE	15–8	_	0x00	-	R	-
	(T16 Ch.1 Interrupt	7–1	-	0x00	-	R	
	Enable Register)	0	UFIE	0	HO	R/W	

# 0x43b0–0x43ba

# Synchronous Serial Interface (SPIA) Ch.0

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x43b0	SPI0MOD	15–12	-	0x0	_	R	-
	(SPIA Ch.0 Mode	11–8	CHLN[3:0]	0x7	HO	R/W	
	Register)	7–6	-	0x0	-	R	
		5	PUEN	0	HO	R/W	
		4	NOCLKDIV	0	HO	R/W	
		3	LSBFST	0	H0	R/W	
		2	CPHA	0	H0	R/W	
		1	CPOL	0	H0	R/W	
		0	MST	0	HO	R/W	
0x43b2	SPI0CTL	15–8	-	0x00	_	R	-
	(SPIA Ch.0 Control	7–2	-	0x00	-	R	
	Register)	1	SFTRST	0	H0	R/W	
		0	MODEN	0	H0	R/W	
0x43b4	SPIOTXD	15–0	TXD[15:0]	0x0000	HO	R/W	-
	(SPIA Ch.0 Transmit						
	Data Register)						
0x43b6	SPIORXD	15–0	RXD[15:0]	0x0000	H0	R	-
	(SPIA Ch.0 Receive						
	Data Register)						

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x43b8	SPIOINTF	15–8	-	0x00	-	R	-
	(SPIA Ch.0 Interrupt	7	BSY	0	H0	R	
	Flag Register)	6–4	-	0x0	-	R	
		3	OEIF	0	H0/S0	R/W	Cleared by writing 1.
		2	TENDIF	0	H0/S0	R/W	
		1	RBFIF	0	H0/S0	R	Cleared by reading the SPI0RXD register.
		0	TBEIF	1	H0/S0	R	Cleared by writing to the SPI0TXD register.
0x43ba	SPIOINTE	15–8	-	0x00	-	R	-
	(SPIA Ch.0 Interrupt	7–4	-	0x0	-	R	
	Enable Register)	3	OEIE	0	H0	R/W	
		2	TENDIE	0	H0	R/W	
		1	RBFIE	0	H0	R/W	
		0	TBEIE	0	H0	R/W	

# 0x43c0-0x43d2

# l<sup>2</sup>C (l2C) Ch.0

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x43c0	I2C0CLK	15–9	_	0x00	-	R	-
	(I2C Ch.0 Clock	8	DBRUN	0	HO	R/W	
	Control Register)	7–6	-	0x0	-	R	
		5–4	CLKDIV[1:0]	0x0	HO	R/W	
		3–2	-	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/W	
0x43c2	I2C0MOD	15–8	_	0x00	-	R	-
	(I2C Ch.0 Mode	7–3	-	0x00	-	R	
	Register)	2	OADR10	0	H0	R/W	
		1	GCEN	0	H0	R/W	
		0	-	0	-	R	
0x43c4	I2C0BR	15–8	-	0x00	_	R	_
	(I2C Ch.0 Baud-Rate	7	-	0	-	R	
	Register)	6–0	BRT[6:0]	0x7f	HO	R/W	
0x43c8	I2C0OADR (I2C Ch.0 Own	15–10	-	0x00	-	R	-
	Address Register)	9–0	OADR[9:0]	0x000	H0	R/W	
0x43ca	I2C0CTL	15–8	-	0x00	-	R	-
	(I2C Ch.0 Control	7–6	-	0x0	-	R	
	Register)	5	MST	0	H0	R/W	
		4	TXNACK	0	H0/S0	R/W	
		3	TXSTOP	0	H0/S0	R/W	
		2	TXSTART	0	H0/S0	R/W	
		1	SFTRST	0	H0	R/W	
		0	MODEN	0	H0	R/W	
0x43cc	I2C0TXD (I2C Ch.0 Transmit	15–8	-	0x00	-	R	_
	Data Register)	7–0	TXD[7:0]	0x00	H0	R/W	
0x43ce	I2C0RXD (I2C Ch.0 Receive	15–8	_	0x00	-	R	_
	Data Register)	7–0	RXD[7:0]	0x00	H0	R	

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x43d0	I2C0INTF	15–13	_	0x0	-	R	_
	(I2C Ch.0 Status	12	SDALOW	0	HO	R	
	and Interrupt Flag	11	SCLLOW	0	H0	R	
	Register)	10	BSY	0	H0/S0	R	
		9	TR	0	H0	R	
		8	-	0	-	R	
		7	BYTEENDIF	0	H0/S0	R/W	Cleared by writing 1.
		6	GCIF	0	H0/S0	R/W	
		5	NACKIF	0	H0/S0	R/W	
		4	STOPIF	0	H0/S0	R/W	
		3	STARTIF	0	H0/S0	R/W	
		2	ERRIF	0	H0/S0	R/W	
		1	RBFIF	0	H0/S0	R	Cleared by reading the I2C0RXD register.
		0	TBEIF	0	H0/S0	R	Cleared by writing to the I2C0TXD register.
0x43d2	I2C0INTE	15-8	_	0x00	-	R	-
	(I2C Ch.0 Interrupt	7	BYTEENDIE	0	HO	R/W	
	Enable Register)	6	GCIE	0	HO	R/W	
		5	NACKIE	0	HO	R/W	
		4	STOPIE	0	HO	R/W	
		3	STARTIE	0	HO	R/W	1
		2	ERRIE	0	HO	R/W	
		1	RBFIE	0	HO	R/W	]
		0	TBEIE	0	HO	R/W	]

# 0x5000–0x501a

# 16-bit PWM Timer (T16B) Ch.0

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5000	T16B0CLK	15–9	_	0x00	_	R	-
	(T16B Ch.0 Clock	8	DBRUN	0	H0	R/W	]
	Control Register)	7–4	CLKDIV[3:0]	0x0	H0	R/W	]
		3	-	0	-	R	
		2–0	CLKSRC[2:0]	0x0	H0	R/W	
0x5002	T16B0CTL	15–9	-	0x00	_	R	-
	(T16B Ch.0 Counter	8	MAXBSY	0	H0	R	]
	Control Register)	7–6	-	0x0	-	R	
		5–4	CNTMD[1:0]	0x0	H0	R/W	]
		3	ONEST	0	H0	R/W	
		2	RUN	0	H0	R/W	]
		1	PRESET	0	H0	R/W	]
		0	MODEN	0	H0	R/W	
0x5004	T16B0MC	15–0	MC[15:0]	0xffff	HO	R/W	-
	(T16B Ch.0 Max Counter Data Register)						
0x5006	T16B0TC	15–0	TC[15:0]	0x0000	HO	R	-
	(T16B Ch.0 Timer Counter Data Register)						
0x5008	T16B0CS	15–8	-	0x00	—	R	-
	(T16B Ch.0 Counter	7–4	-	0x0	_	R	
	Status Register)	3	CAPI1	0	H0	R	
		2	CAPI0	0	H0	R	
		1	UP_DOWN	1	H0	R	
		0	BSY	0	H0	R	

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x500a	T16B0INTF	15–8	-	0x00	-	R	-
	(T16B Ch.0 Interrupt	7–6	-	0x0	-	R	]
	Flag Register)	5	CAPOW1IF	0	H0	R/W	Cleared by writing 1.
		4	CMPCAP1IF	0	H0	R/W	]
		3	CAPOW0IF	0	H0	R/W	]
		2	CMPCAP0IF	0	H0	R/W	
		1	CNTMAXIF	0	H0	R/W	
		0	CNTZEROIF	0	H0	R/W	
0x500c	T16B0INTE	15–8	-	0x00	_	R	-
	(T16B Ch.0 Interrupt	7–6	-	0x0	-	R	]
	Enable Register)	5	CAPOW1IE	0	H0	R/W	]
		4	CMPCAP1IE	0	H0	R/W	]
		3	CAPOW0IE	0	H0	R/W	]
		2	CMPCAP0IE	0	H0	R/W	]
		1	CNTMAXIE	0	H0	R/W	]
		0	CNTZEROIE	0	H0	R/W	
0x5010	T16B0CCCTL0	15	SCS	0	H0	R/W	-
	(T16B Ch.0 Compare/	14–12	CBUFMD[2:0]	0x0	HO	R/W	1
	Capture 0 Control	11–10	CAPIS[1:0]	0x0	HO	R/W	1
	Register)	9–8	CAPTRG[1:0]	0x0	HO	R/W	1
		7	-	0	-	R	1
		6	TOUTMT	0	H0	R/W	1
		5	TOUTO	0	H0	R/W	1
		4–2	TOUTMD[2:0]	0x0	H0	R/W	1
		1	TOUTINV	0	H0	R/W	1
		0	CCMD	0	H0	R/W	1
0x5012	T16B0CCR0 (T16B Ch.0 Compare/ Capture 0 Data Register)	15–0	CC[15:0]	0x0000	HO	R/W	-
0x5018	T16B0CCCTL1	15	SCS	0	HO	R/W	_
	(T16B Ch.0 Compare/	14–12	CBUFMD[2:0]	0x0	HO	R/W	1
	Capture 1 Control		CAPIS[1:0]	0x0	HO	R/W	1
	Register)	9–8	CAPTRG[1:0]	0x0	H0	R/W	1
		7	-	0	_	R	1
		6	TOUTMT	0	HO	R/W	1
		5	TOUTO	0	H0	R/W	1
		4–2	TOUTMD[2:0]	0x0	HO	R/W	]
		1	TOUTINV	0	HO	R/W	]
		0	CCMD	0	HO	R/W	]
0x501a	T16B0CCR1 (T16B Ch.0 Compare/ Capture 1 Data Register)	15–0	CC[15:0]	0x0000	HO	R/W	

0x504	0–0x505a				16	6-bit PV	VM Timer (T16B) Ch.1
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5040	T16B1CLK	15–9	-	0x00	-	R	-
	(T16B Ch.1 Clock	8	DBRUN	0	H0	R/W	
	Control Register)	7–4	CLKDIV[3:0]	0x0	H0	R/W	
		3	-	0	-	R	
		2-0	CLKSRC[2:0]	0x0	HO	R/W	

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5042	T16B1CTL	15–9	-	0x00	-	R	-
	(T16B Ch.1 Counter	8	MAXBSY	0	H0	R	-
	Control Register)	7–6	-	0x0	-	R	-
		5–4	CNTMD[1:0]	0x0	H0	R/W	-
		3	ONEST	0	H0	R/W	-
		2	RUN	0	HO	R/W	-
		1	PRESET	0	HO	R/W	-
		0	MODEN	0	HO	R/W	-
0x5044	T16B1MC (T16B Ch.1 Max Counter Data Register)	15–0	MC[15:0]	Oxffff	HO	R/W	-
0x5046	T16B1TC (T16B Ch.1 Timer Counter Data Register)	15–0	TC[15:0]	0x0000	HO	R	-
0x5048	T16B1CS	15–8	_	0x00	-	R	-
	(T16B Ch.1 Counter	7–4	-	0x0	-	R	]
	Status Register)	3	CAPI1	0	HO	R	]
		2	CAPI0	0	HO	R	1
		1	UP_DOWN	1	HO	R	]
		0	BSY	0	H0	R	-
0x504a	T16B1INTF	15–8	-	0x00	-	R	-
	(T16B Ch.1 Interrupt	7–6	_	0x0	-	R	
	Flag Register)	5	CAPOW1IF	0	H0	R/W	Cleared by writing 1.
		4	CMPCAP1IF	0	H0	R/W	
		3	CAPOW0IF	0	HO	R/W	-
		2	CMPCAP0IF	0	HO	R/W	-
		1	CNTMAXIF	0	H0	R/W	-
		0	CNTZEROIF	0	H0	R/W	-
0x504c	T16B1INTE	15–8	_	0x00	_	R	_
	(T16B Ch.1 Interrupt	7-6	_	0x0	_	R	-
	Enable Register)	5	CAPOW1IE	0	HO	R/W	-
		4	CMPCAP1IE	0	HO	R/W	-
		3	CAPOWOIE	0	HO	R/W	-
		2	CMPCAPOIE	0	HO	R/W	1
		1	CNTMAXIE	0	HO	R/W	-
		0	CNTZEROIE	0	HO	R/W	-
0x5050	T16B1CCCTL0	15	SCS	0	HO	R/W	_
0,0000			CBUFMD[2:0]	0x0	H0	R/W	-
	Capture 0 Control	· · · -	CAPIS[1:0]	0x0	H0	R/W	-
	Register)	9–8	CAPTRG[1:0]	0x0	H0	R/W	-
		7	_	0,0	_	R	-
		6	ТОИТМТ	0	HO	R/W	-
		5	тоито	0	H0	R/W	-
		4–2	TOUTMD[2:0]	0x0	HO	R/W	-
		1	TOUTINV	0	H0	R/W	-
		0	CCMD	0	H0	R/W	-
0x5052	T16B1CCR0 (T16B Ch.1 Compare/ Capture 0 Data Register)	-	CC[15:0]	0x0000	HO	R/W	-

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5058	T16B1CCCTL1	15	SCS	0	H0	R/W	-
	(T16B Ch.1 Compare/	14–12	CBUFMD[2:0]	0x0	H0	R/W	
	Capture 1 Control	11–10	CAPIS[1:0]	0x0	H0	R/W	
	Register)	9–8	CAPTRG[1:0]	0x0	H0	R/W	
		7	-	0	-	R	
		6	TOUTMT	0	H0	R/W	
		5	TOUTO	0	H0	R/W	
		4–2	TOUTMD[2:0]	0x0	H0	R/W	]
		1	TOUTINV	0	H0	R/W	]
		0	CCMD	0	HO	R/W	
0x505a	T16B1CCR1	15–0	CC[15:0]	0x0000	HO	R/W	-
	(T16B Ch.1 Compare/						
	Capture 1 Data						
	Register)						

# 0x5200-0x5210

# UART (UART3) Ch.1

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5200	UA1CLK	15–9	-	0x00	-	R	-
	(UART3 Ch.1 Clock	8	DBRUN	0	H0	R/W	
	Control Register)	7–6	-	0x0	-	R	
		5–4	CLKDIV[1:0]	0x0	H0	R/W	
		3–2	-	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/W	
0x5202	UA1MOD	15–13	-	0x0	-	R	_
	(UART3 Ch.1 Mode	12	PECAR	0	H0	R/W	
	Register)	11	CAREN	0	H0	R/W	
		10	BRDIV	0	H0	R/W	
		9	INVRX	0	H0	R/W	
		8	INVTX	0	H0	R/W	
		7	-	0	-	R	
		6	PUEN	0	H0	R/W	
		5	OUTMD	0	H0	R/W	
		4	IRMD	0	H0	R/W	
		3	CHLN	0	H0	R/W	
		2	PREN	0	H0	R/W	
		1	PRMD	0	HO	R/W	
		0	STPB	0	H0	R/W	
0x5204	UA1BR	15–12	-	0x0	-	R	_
	(UART3 Ch.1 Baud-	11–8	FMD[3:0]	0x0	H0	R/W	
	Rate Register)	7–0	BRT[7:0]	0x00	HO	R/W	
0x5206	UA1CTL	15–8	_	0x00	-	R	_
	(UART3 Ch.1 Control	7–2	-	0x00	-	R	
	Register)	1	SFTRST	0	HO	R/W	
		0	MODEN	0	HO	R/W	
0x5208	UA1TXD (UART3 Ch.1 Trans-	15–8	-	0x00	_	R	
	mit Data Register)	7–0	TXD[7:0]	0x00	H0	R/W	
0x520a	UA1RXD (UART3 Ch.1 Receive	15–8	-	0x00	-	R	_
	Data Register)	7–0	RXD[7:0]	0x00	H0	R	

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x520c	UA1INTF	15–10	_	0x00	-	R	_
	(UART3 Ch.1 Status	9	RBSY	0	H0/S0	R	
	and Interrupt Flag	8	TBSY	0	H0/S0	R	
	Register)	7	-	0	-	R	
		6	TENDIF	0	H0/S0	R/W	Cleared by writing 1.
		5	FEIF	0	H0/S0	R/W	Cleared by writing 1 or read-
		4	PEIF	0	H0/S0	R/W	ing the UA1RXD register.
		3	OEIF	0	H0/S0	R/W	Cleared by writing 1.
		2	RB2FIF	0	H0/S0	R	Cleared by reading the
		1	RB1FIF	0	H0/S0	R	UA1RXD register.
		0	TBEIF	1	H0/S0	R	Cleared by writing to the UA1TXD register.
0x520e	UA1INTE	15–8	-	0x00	-	R	_
	(UART3 Ch.1 Inter-	7	-	0	-	R	-
	rupt Enable Register)	6	TENDIE	0	H0	R/W	-
		5	FEIE	0	HO	R/W	
		4	PEIE	0	HO	R/W	
		3	OEIE	0	H0	R/W	
		2	RB2FIE	0	H0	R/W	
		1	RB1FIE	0	H0	R/W	
		0	TBEIE	0	H0	R/W	
0x5210	UA1CAWF (UART3 Ch.1 Carrier	15–8	-	0x00	-	R	_
	Waveform Register)	7–0	CRPER[7:0]	0x00	H0	R/W	

# 0x5260-0x526c

# 16-bit Timer (T16) Ch.2

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5260	T16 2CLK	15–9	_	0x00	_	R	-
	(T16 Ch.2 Clock	8	DBRUN	0	HO	R/W	-
	Control Register)	7–4	CLKDIV[3:0]	0x0	HO	R/W	-
		3–2	-	0x0	-	R	-
		1–0	CLKSRC[1:0]	0x0	H0	R/W	
0x5262	T16_2MOD	15–8	_	0x00	-	R	-
	(T16 Ch.2 Mode	7–1	-	0x00	-	R	-
	Register)	0	TRMD	0	H0	R/W	
0x5264	T16_2CTL	15–9	_	0x00	-	R	-
	(T16 Ch.2 Control	8	PRUN	0	HO	R/W	-
	Register)	7–2	-	0x00	-	R	
		1	PRESET	0	H0	R/W	
		0	MODEN	0	HO	R/W	
0x5266	T16_2TR (T16 Ch.2 Reload Data Register)	15–0	TR[15:0]	0xffff	HO	R/W	-
0x5268	T16_2TC (T16 Ch.2 Counter Data Register)	15–0	TC[15:0]	0xffff	H0	R	-
0x526a	T16_2INTF	15–8	_	0x00	-	R	-
	(T16 Ch.2 Interrupt	7–1	-	0x00	-	R	
	Flag Register)	0	UFIF	0	H0	R/W	Cleared by writing 1.
0x526c	T16_2INTE	15–8	_	0x00	-	R	-
	(T16 Ch.2 Interrupt	7–1	-	0x00	-	R	]
	Enable Register)	0	UFIE	0	HO	R/W	

0x527	0–0x527a			Synch	ironous	Serial	Interface (SPIA) Ch.1
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5270	SPI1MOD	15–12	-	0x0	_	R	_
	(SPIA Ch.1 Mode	11–8	CHLN[3:0]	0x7	HO	R/W	
	Register)	7–6	-	0x0	-	R	
		5	PUEN	0	H0	R/W	
		4	NOCLKDIV	0	HO	R/W	
		3	LSBFST	0	HO	R/W	
		2	CPHA	0	H0	R/W	
		1	CPOL	0	H0	R/W	
		0	MST	0	HO	R/W	
0x5272	SPI1CTL	15–8	_	0x00	-	R	_
	(SPIA Ch.1 Control	7–2	-	0x00	_	R	
	Register)	1	SFTRST	0	HO	R/W	
		0	MODEN	0	HO	R/W	
0x5274	SPI1TXD (SPIA Ch.1 Transmit Data Register)	15–0	TXD[15:0]	0x0000	H0	R/W	-
0x5276	SPI1RXD (SPIA Ch.1 Receive Data Register)	15–0	RXD[15:0]	0x0000	H0	R	-
0x5278	SPI1INTF	15–8	_	0x00	-	R	-
	(SPIA Ch.1 Interrupt	7	BSY	0	H0	R	
	Flag Register)	6–4	-	0x0	_	R	
		3	OEIF	0	H0/S0	R/W	Cleared by writing 1.
		2	TENDIF	0	H0/S0	R/W	
		1	RBFIF	0	H0/S0	R	Cleared by reading the SPI1RXD register.
		0	TBEIF	1	H0/S0	R	Cleared by writing to the SPI1TXD register.
0x527a	SPI1INTE	15–8	_	0x00	_	R	_
	(SPIA Ch.1 Interrupt	7–4	-	0x0	_	R	1
	Enable Register)	3	OEIE	0	H0	R/W	1
		2	TENDIE	0	H0	R/W	1
		1	RBFIE	0	HO	R/W	
		0	TBEIE	0	H0	R/W	

# 0x5300–0x530a

# Sound Generator (SNDA)

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5300		15-9		0x00		R	
0x3300	(SNDA Clock Control	8	 DBRUN	0,000	HO	R/W	-
	Register)			-			-
	(inegister)	7	-	0	-	R	-
		6–4	CLKDIV[2:0]	0x0	H0	R/W	
		3–2	-	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/W	
0x5302	SNDSEL	15–12	-	0x0	-	R	-
	(SNDA Select	11–8	STIM[3:0]	0x0	H0	R/W	
	Register)	7–3	-	0x00	-	R	
		2	SINV	0	H0	R/W	]
		1–0	MOSEL[1:0]	0x0	H0	R/W	
0x5304	SNDCTL	15–9	-	0x00	-	R	-
	(SNDA Control	8	SSTP	0	H0	R/W	
	Register)	7–1	-	0x00	-	R	
		0	MODEN	0	H0	R/W	
0x5306	SNDDAT	15	MDTI	0	H0	R/W	-
	(SNDA Data	14	MDRS	0	HO	R/W	]
	Register)	13–8	SLEN[5:0]	0x00	HO	R/W	]
		7–0	SFRQ[7:0]	0xff	H0	R/W	

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5308	SNDINTF	15–9	-	0x00	_	R	-
	(SNDA Interrupt Flag	8	SBSY	0	H0	R	
	Register)	7–2	-	0x00	-	R	
		1	EMIF	1	H0	R	Cleared by writing to the SNDDAT register.
		0	EDIF	0	H0	R/W	Cleared by writing 1 or writ- ing to the SNDDAT register.
0x530a	SNDINTE	15–8	_	0x00	_	R	_
	(SNDA Interrupt	7–2	-	0x00	-	R	
	Enable Register)	1	EMIE	0	HO	R/W	
		0	EDIE	0	H0	R/W	

# 0x5320-0x5332

# IR Remote Controller (REMC3)

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5320	REMCLK	15–9	-	0x00	-	R	-
	(REMC3 Clock Con-	8	DBRUN	0	H0	R/W	
	trol Register)	7–4	CLKDIV[3:0]	0x0	H0	R/W	
		3–2	-	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	HO	R/W	
0x5322	REMDBCTL	15–10	-	0x00	-	R	-
	(REMC3 Data Bit	9	PRESET	0	H0/S0	R/W	Cleared by writing 1 to the
	Counter Control	8	PRUN	0	H0/S0	R/W	REMDBCTL.REMCRST bit.
	Register)	7–5	-	0x0	-	R	-
		4	REMOINV	0	HO	R/W	_
		3	BUFEN	0	HO	R/W	_
		2	TRMD	0	HO	R/W	_
		1	REMCRST	0	HO	W	_
		0	MODEN	0	H0	R/W	
0x5324	REMDBCNT (REMC3 Data Bit Counter Register)	15–0	DBCNT[15:0]	0x0000	H0/S0	R	Cleared by writing 1 to the REMDBCTL.REMCRST bit.
0x5326	REMAPLEN (REMC3 Data Bit Active Pulse Length Register)	15–0	APLEN[15:0]	0x0000	H0	R/W	Writing enabled when REM- DBCTL.MODEN bit = 1.
0x5328	REMDBLEN (REMC3 Data Bit Length Register)	15–0	DBLEN[15:0]	0x0000	HO	R/W	Writing enabled when REM- DBCTL.MODEN bit = 1.
0x532a	REMINTF	15–11	-	0x00	-	R	-
	(REMC3 Status and Interrupt Flag	10	DBCNTRUN	0	H0/S0	R	Cleared by writing 1 to the REMDBCTL.REMCRST bit.
	Register)	9	DBLENBSY	0	HO	R	Effective when the REM-
		8	APLENBSY	0	HO	R	DBCTL.BUFEN bit = 1.
		7–2	-	0x00	-	R	-
		1	DBIF	0	H0/S0	R/W	Cleared by writing 1 to this bit or the REMDBCTL.REM-
		0	APIF	0	H0/S0	R/W	CRST bit.
0x532c	REMINTE	15–8	_	0x00	-	R	-
	(REMC3 Interrupt	7–2	-	0x00	-	R	
	Enable Register)	1	DBIE	0	HO	R/W	
		0	APIE	0	HO	R/W	
0x5330	REMCARR (REMC3 Carrier	15–8	CRDTY[7:0]	0x00	H0	R/W	
	Waveform Register)	7–0	CRPER[7:0]	0x00	H0	R/W	

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5332	REMCCTL	15–9	-	0x00	-	R	_
	(REMC3 Carrier	8	OUTINVEN	0	HO	R/W	
	Modulation Control	7–1	-	0x00	-	R	
	Register)	0	CARREN	0	H0	R/W	

# 0x5440-0x5450

# R/F Converter (RFC) Ch.0 (S1C17M22/M25)

	0 073430					(	
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5440	RFC0CLK	15–9	-	0x00	_	R	-
	(RFC Ch.0 Clock	8	DBRUN	1	HO	R/W	-
	Control Register)	7–6	-	0x0	-	R	
		5–4	CLKDIV[1:0]	0x0	H0	R/W	
		3–2	-	0x0	_	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/W	
0x5442	RFC0CTL	15–9	_	0x00	_	R	_
	(RFC Ch.0 Control	8	RFCLKMD	0	HO	R/W	-
	Register)	7	CONEN	0	HO	R/W	-
		6	EVTEN	0	HO	R/W	-
		5–4	SMODE[1:0]	0x0	H0	R/W	-
		3–1	-	0x0	-	R	
		0	MODEN	0	HO	R/W	
0x5444	RFC0TRG	15–8	_	0x00	_	R	_
	(RFC Ch.0 Oscillation	7–3	_	0x00	_	R	-
	Trigger Register)	2	SSENB	0	HO	R/W	-
		1	SSENA	0	HO	R/W	-
		0	SREF	0	HO	R/W	-
0x5446	RFC0MCL	15–0	MC[15:0]	0x0000	HO	R/W	
070440	(RFC Ch.0 Measure- ment Counter Low Register)	15-0	WO[13.0]	0,0000	110	11/ VV	
0x5448	RFC0MCH (RFC Ch.0 Measure-	15–8	-	0x00	-	R	-
	ment Counter High Register)	7–0	MC[23:16]	0x00	H0	R/W	
0x544a	RFC0TCL (RFC Ch.0 Time Base Counter Low Register)	15–0	TC[15:0]	0x0000	H0	R/W	-
0x544c	RFC0TCH	15–8	_	0x00	_	R	_
	(RFC Ch.0 Time Base Counter High Register)	7–0	TC[23:16]	0x00	H0	R/W	-
0x544e	RFC0INTF	15–8	_	0x00	_	R	<u> </u>
	(RFC Ch.0 Interrupt	7–5	_	0x0	_	R	1
	Flag Register)	4	OVTCIF	0	HO	R/W	Cleared by writing 1.
		3	OVMCIF	0	HO	R/W	
		2	ESENBIF	0	HO	R/W	1
		1	ESENAIF	0	HO	R/W	-
		0	EREFIF	0	HO	R/W	1
0x5450	RFCOINTE	15–8	_	0x00		R	_
0.00	(RFC Ch.0 Interrupt	7–5	_	0x00	_	R	-
	Enable Register)	4	OVTCIE	0	HO	R/W	-
		3	OVICIE	0	HO	R/W	-
		2	ESENBIE	0	HO	R/W	-
		1	ESENAIE	0	HO	R/W	-
		0	EREFIE	0	HO	R/W	-
		0		0	110		I

0x546	0–0x5470	R/F Converter (RFC) Ch.1 (S1C17M22/M							
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		
0x5460	RFC1CLK	15–9	_	0x00	_	R	-		
	(RFC Ch.1 Clock	8	DBRUN	1	H0	R/W	-		
	Control Register)	7–6	-	0x0	-	R	-		
		5–4	CLKDIV[1:0]	0x0	H0	R/W			
		3–2	-	0x0	_	R	_		
		1–0	CLKSRC[1:0]	0x0	HO	R/W			
0x5462	RFC1CTL	15–9	-	0x00	-	R	-		
	(RFC Ch.1 Control	8	RFCLKMD	0	H0	R/W			
	Register)	7	CONEN	0	HO	R/W	_		
		6	EVTEN	0	HO	R/W			
		5–4	SMODE[1:0]	0x0	HO	R/W	Setting to 0x1 is invalid.		
		3–1	-	0x0	_	R			
		0	MODEN	0	H0	R/W			
0x5464	RFC1TRG	15–8	-	0x00	-	R	_		
	(RFC Ch.1 Oscillation	7–3	-	0x00	-	R			
	Trigger Register)	2	SSENB	0	HO	R/W	_		
		1	SSENA	0	HO	R/W	_		
		0	SREF	0	H0	R/W			
0x5466	RFC1MCL (RFC Ch.1 Measure- ment Counter Low Register)	15–0	MC[15:0]	0x0000	H0	R/W	-		
0x5468	RFC1MCH (RFC Ch.1 Measure-	15–8	-	0x00	_	R			
	ment Counter High Register)	7–0	MC[23:16]	0x00	H0	R/W			
0x546a	RFC1TCL (RFC Ch.1 Time Base Counter Low Register)	15–0	TC[15:0]	0x0000	H0	R/W	-		
0x546c	RFC1TCH	15–8	-	0x00	_	R	-		
	(RFC Ch.1 Time Base Counter High Register)	7–0	TC[23:16]	0x00	H0	R/W			
0x546e	RFC1INTF	15–8	-	0x00	_	R	-		
	(RFC Ch.1 Interrupt	7–5	-	0x0	-	R	-		
	Flag Register)	4	OVTCIF	0	HO	R/W	Cleared by writing 1.		
		3	OVMCIF	0	HO	R/W			
		2	ESENBIF	0	H0	R/W			
		1	ESENAIF	0	H0	R/W	-		
		0	EREFIF	0	HO	R/W			
0x5470	RFC1INTE	15–8	-	0x00	_	R	-		
	(RFC Ch.1 Interrupt	7–5	-	0x0	-	R	1		
	Enable Register)	4	OVTCIE	0	H0	R/W	1		
		3	OVMCIE	0	HO	R/W	1		
		2	ESENBIE	0	HO	R/W	]		
		1	ESENAIE	0	H0	R/W			
		0	EREFIE	0	H0	R/W			

0x548	0–0x548c					1	6-bit Timer (T16) Ch.3
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5480	T16_3CLK	15–9	_	0x00	-	R	_
	(T16 Ch.3 Clock	8	DBRUN	0	H0	R/W	
	Control Register)	7–4	CLKDIV[3:0]	0x0	HO	R/W	
		3–2	-	0x0	_	R	
		1–0	CLKSRC[1:0]	0x0	HO	R/W	
0x5482	T16_3MOD	15–8	-	0x00	_	R	-
	(T16 Ch.3 Mode	7–1	-	0x00	-	R	
	Register)	0	TRMD	0	H0	R/W	
0x5484	T16_3CTL	15–9	-	0x00	-	R	-
	(T16 Ch.3 Control	8	PRUN	0	HO	R/W	
Register)	Register)	7–2	-	0x00	-	R	
		1	PRESET	0	HO	R/W	
		0	MODEN	0	HO	R/W	
0x5486	T16_3TR (T16 Ch.3 Reload Data Register)	15–0	TR[15:0]	0xffff	HO	R/W	-
0x5488	T16_3TC (T16 Ch.3 Counter Data Register)	15–0	TC[15:0]	0xffff	HO	R	-
0x548a	T16_3INTF	15–8	-	0x00	-	R	-
	(T16 Ch.3 Interrupt	7–1	-	0x00	-	R	
	Flag Register)	0	UFIF	0	HO	R/W	Cleared by writing 1.
0x548c	T16_3INTE	15–8	-	0x00	_	R	-
	(T16 Ch.3 Interrupt	7–1	-	0x00	_	R	]
	Enable Register)	0	UFIE	0	H0	R/W	

# 0x54a0–0x54ba

# 12-bit A/D Converter (ADC12A)

Address	Desistences	Bit	Dit	1	Deset	B/W	Demoster	M20	/M23	M21/	M22/
Address	Register name	BIT	Bit name	Initial	Reset	R/W	Remarks	24pin	32pin	M24	M25
0x54a2	ADC12_0CTL	15	-	0	_	R	-	-	_	-	-
	(ADC12A Ch.0 Control Register)	14–12	ADSTAT[2:0]	0x0	HO	R	]	1	1	1	1
		11	-	0	-	R		-	-	-	-
		10	BSYSTAT	0	H0	R		1	~	1	1
		9–8	-	0x0	-	R		-	-	-	-
		7–2	-	0x00	-	R		-	-	-	-
		1	ADST	0	H0	R/W	]	1	1	1	1
		0	MODEN	0	H0	R/W		1	1	1	1
0x54a4	ADC12_0TRG	15–14	-	0x0	_	R	-	-	-	-	-
	(ADC12A Ch.0	13–11	ENDAIN[2:0]	0x0	H0	R/W	]	1	1	1	1
	Trigger/Analog Input	10–8	STAAIN[2:0]	0x0	H0	R/W	]	1	1	1	1
	Select Register)	7	STMD	0	H0	R/W	]	1	1	1	1
		6	CNVMD	0	H0	R/W	]	1	1	1	1
		5–4	CNVTRG[1:0]	0x0	H0	R/W		1	1	1	1
		3	-	0	-	R		-	-	-	-
		2–0	SMPCLK[2:0]	0x7	H0	R/W		1	1	1	1
0x54a6	ADC12_0CFG	15–8	-	0x00	-	R	-	-	-	-	-
	(ADC12A Ch.0 Con-	7–2	-	0x00	-	R	]	-	-	-	-
	figuration Register)	1–0	VRANGE[1:0]	0x0	H0	R/W		1	1	1	1

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks	-	/M23 32pin	M21/ M24	M22/ M25
0x54a8	ADC12_0INTF	15	AD7OVIF	0	HO	R/W	Cleared	-	-	-	1
	(ADC12A Ch.0	14	AD6OVIF	0	H0	R/W	by writing	-	-	-	1
	Interrupt Flag	13	AD5OVIF	0	HO	R/W	1.	-	1	1	1
	Register)	12	AD4OVIF	0	HO	R/W		_	1	1	1
		11	AD3OVIF	0	HO	R/W		1	1	1	1
		10	AD2OVIF	0	HO	R/W		1	1	1	1
		9	AD10VIF	0	HO	R/W		1	1	1	1
		8	AD00VIF	0	H0	R/W	-	1	1	1	1
		7	AD7CIF	0	H0	R/W	Cleared	-	-	-	1
		6	AD6CIF	0	H0	R/W	by writing	-	-	-	1
		5	AD5CIF	0	HO	R/W	1.	-	1	1	1
		4	AD4CIF	0	HO	R/W	-	_	1	1	1
		3	AD3CIF	0	HO	R/W	-	1	1	1	1
		2	AD2CIF	0	HO	R/W	-	1	1	1	1
		1	AD1CIF	0	HO	R/W	-	1	· /	1	1
		0	ADOCIF	0	HO	R/W	-	· /	· /	· /	· ·
0.54		-		-						· ·	
0x54aa	ADC12_0INTE	15	AD7OVIE	0	HO	R/W	-	_	-	-	1
	(ADC12A Ch.0	14	AD6OVIE	0	HO	R/W	_	-	-	-	1
	Interrupt Enable	13	AD5OVIE	0	HO	R/W	_	_	1	1	1
	Register)	12	AD4OVIE	0	HO	R/W		-	1	1	1
		11	AD3OVIE	0	HO	R/W		1	1	1	1
		10	AD2OVIE	0	HO	R/W		1	1	1	1
		9	AD10VIE	0	H0	R/W		1	1	1	1
		8	AD0OVIE	0	HO	R/W		1	1	1	1
		7	AD7CIE	0	HO	R/W	-	-	-	-	1
		6	AD6CIE	0	HO	R/W		_	-	-	1
		5	AD5CIE	0	HO	R/W		-	1	1	1
		4	AD4CIE	0	HO	R/W	-	_	1	1	1
		3	AD3CIE	0	HO	R/W	-	1	1	1	1
		2	AD2CIE	0	HO	R/W	-	1	1	1	1
		1	AD1CIE	0	HO	R/W	-	1	1	1	1
		0	ADOCIE	0	HO	R/W	-	1	· /	1	1
0.5400		-	1	-				· /			
0x54ac	ADC12_0AD0D (ADC12A Ch.0 Result Register 0)	15–0	AD0D[15:0]	0x0000	H0	R	-	~			
0x54ae	ADC12_0AD1D	15–0	AD1D[15:0]	0x0000	HO	R	_	1	1	1	1
	(ADC12A Ch.0										
	Result Register 1)										
0x54b0	ADC12_0AD2D	15-0	AD2D[15:0]	0x0000	HO	R	_	1	1	1	1
	(ADC12A Ch.0										
	Result Register 2)										
0x54b2	ADC12 0AD3D	15_0	AD3D[15:0]	0x0000	HO	R	_	1	1	1	1
0X0402	(ADC12A Ch.0	10 0			110					'	
	Result Register 3)										
0x54b4	ADC12_0AD4D	15.0	AD4D[15:0]	0x0000	HO	R			1	1	1
0X3404	(ADC12A Ch.0	15-0		00000	110	n	<b>–</b>	_		•	ľ
	Result Register 4)										
0vE1be	· · · · ·	15.0		0,0000	H0	R			1		1
0x54b6	ADC12_0AD5D	15-0	AD5D[15:0]	0x0000	HU	п	-	-	×	<b>`</b>	ľ
	(ADC12A Ch.0 Result Register 5)										
0.541.0							1		1	 	<u> </u>
0x54b8	ADC12_0AD6D	15–0	AD6D[15:0]	0x0000	HO	R	-	-	-	-	1
	(ADC12A Ch.0										
	Result Register 6)						<u> </u>		<u> </u>	<u> </u>	<u> </u>
0x54ba	ADC12_0AD7D	15–0	AD7D[15:0]	0x0000	HO	R	-	-	-	-	1
	(ADC12A Ch.0										
	Result Register 7)						1				1

0xffff90							Debugger (DBG)
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0xffff90	DBRAM	31–24	-	0x00	-	R	_
	(Debug RAM Base	23–0	DBRAM[23:0]	0x00	HO	R	
	Register)			07c0			

# **Appendix B Power Saving**

Current consumption will vary dramatically, depending on CPU operating mode, operation clock frequency, peripheral circuits being operated, and power generator operating mode. Listed below are the control methods for saving power.

# **B.1 Operating Status Configuration Examples for Power Saving**

Table B.1.1 lists typical examples of operating status configuration with consideration given to power saving.

Operating status configuration	Current consumption	<b>V</b> D1	OSC1	IOSC/ OSC3/ EXOSC	RTCA	CPU	Current consumption listed in electrical characteristics
Standby	↑.		OFF		OFF	SLEEP	ISLP
Clock counting	Low	Economy		OFF		SLEEP or HALT	HALT2
Low-speed processing						OSC1 RUN	IRUN2
Peripheral circuit operations			ON		ON	SLEEP or HALT	HALT1
High apond processing	High	Normal		ON		IOSC/OSC3/EXOSC	BUN1
High-speed processing	Ļ					RUN	IRUN1

Table B.1.1 Typical Operating Status Configuration Examples

If the current consumption order by the operating status configuration shown in Table B.1.1 is different from one that is listed in "Electrical Characteristics," check the settings shown below.

# PWGVD1CTL.REGMODE[1:0] bits of the power generator

If the PWGVD1CTL.REGMODE[1:0] bits of the power generator is 0x2 (normal mode) when the CPU enters SLEEP mode, current consumption in SLEEP mode will be larger than IsLP that is listed in "Electrical Characteristics." Set the PWGVD1CTL.REGMODE[1:0] bits to 0x3 (economy mode) or 0x0 (automatic mode) before executing the slp instruction.

# CLGOSC.IOSCSLPC/OSC1SLPC/OSC3SLPC/EXOSCSLPC bits of the clock generator

Setting the CLGOSC.IOSCSLPC, OSC1SLPC, OSC3SLPC, or EXOSCSLPC bit of the clock generator to 0 disables the oscillator circuit stop control when the slp instruction is executed. To stop the oscillator circuits during SLEEP mode, set these bits to 1.

# MODEN bits of the peripheral circuits

Setting the MODEN bit of each peripheral circuit to 1 starts supplying the operating clock enabling the peripheral circuit to operate. To reduce current consumption, set the MODEN bits of unnecessary peripheral circuits to 0. Note that the real-time clock has no MODEN bit, therefore, current consumption does not vary if it is counting or idle.

# OSC1 (crystal) oscillator circuit configurations

The OSC1 (crystal) oscillator circuit provides some configuration items to support various crystal resonators with ranges from cylinder type through surface-mount type. These configurations trade off current consumption for performance as shown below.

- The lower oscillation inverter gain setting (CLGOSC1.INV1B[1:0]/INV1N[1:0] bits) decreases current consumption.
- The lower OSC1 internal gate capacitance setting (CLGOSC1.CGI1[2:0] bits) decreases current consumption.
- Using lower OSC1 external gate and drain capacitances decreases current consumption.
- Using a crystal resonator with lower CL value decreases current consumption.

However, these configurations may reduce the oscillation margin and increase the frequency error, therefore, be sure to perform matching evaluation using the actual printed circuit board.

# OSC3 (crystal/ceramic) oscillator circuit configurations

The OSC3 (crystal/ceramic) oscillator circuit provides some configuration items to support various crystal and ceramic resonators. These configurations trade off current consumption for performance as shown below.

- The lower oscillation inverter gain setting (CLGOSC3.OSC3INV[1:0] bits) decreases current consumption.
- Using lower OSC3 external gate and drain capacitances decreases current consumption.
- Using a resonator with lower CL value decreases current consumption.

However, these configurations may reduce the oscillation margin and increase the frequency error, therefore, be sure to perform matching evaluation using the actual printed circuit board.

# **B.2 Other Power Saving Methods**

### Supply voltage detector configuration

Continuous operation mode (SVDCTL.SVDMD[1:0] bits = 0x0) always detects the power supply voltage, therefore, it increases current consumption. Set the supply voltage detector to intermittent operation mode or turn it on only when required.

# **Appendix C** Mounting Precautions

This section describes various precautions for circuit board design and IC mounting.


# OSC1/OSC3 oscillator circuit

- Oscillation characteristics depend on factors such as components used (resonator, CG, CD) and circuit board patterns. In particular, with crystal resonators, select the appropriate capacitors (CG, CD) only after fully evaluating components actually mounted on the circuit board.
- Oscillator clock disturbances caused by noise may cause malfunctions. To prevent such disturbances, consider the following points.
- (1) Components such as a resonator, resistors, and capacitors connected to the OSC1 (OSC3) and OSC2 (OSC4) pins should have the shortest connections possible.
- (2) Wherever possible, avoid locating digital signal lines within 3 mm of the OSC1 (OSC3) and OSC2 (OSC4) pins or related circuit components and wiring. Rapidly-switching signals, in particular, should be kept at a distance from these components. Since the spacing between layers of multi-layer printed circuit boards is a mere 0.1 mm to 0.2 mm, the above precautions also apply when positioning digital signal lines on other layers. Never place digital signal lines alongside such components or wiring, even if more than 3 mm distance or

Never place digital signal lines alongside such components or wiring, even if more than 3 mm distance or located on other layers. Avoid crossing wires.

(3) Use Vss to shield the OSC1 (OSC3) and OSC2 (OSC4) pins and related wiring (including wiring for adjacent circuit board layers). Layers wired should be adequately shielded as shown to the right. Fully ground adjacent layers, where possible. At minimum, shield the area at least 5 mm around the above pins and wiring.

Even after implementing these precautions, avoid configuring digital signal lines in parallel, as described in (2) above. Avoid crossing even on discrete layers, except for lines carrying signals with low switching frequencies.



(4) After implementing these precautions, check the FOUT pin output clock waveform by running the actual application program within the product.

For the OSC1 waveform, enlarge the areas before and after the clock rising and falling edges and take special care to confirm that the regions approximately 100 ns to either side are free of clock or spiking noise. For the OSC3 waveform, confirm that the frequency is as designed, is free of noise, and has minimal jitter.


Failure to observe precautions (1) to (3) adequately may lead to noise in OSC1CLK and jitter in OSC3CLK. Noise in the OSC1CLK will destabilize timers that use OSC1CLK as well as CPU Core operations. Jitter in the OSC3 output will reduce operating frequencies.

# **#RESET** pin

Components such as a switch and resistor connected to the #RESET pin should have the shortest connections possible to prevent noise-induced resets.

# VPP pin

Connect a capacitor CVPP between the Vss and VPP pins to suppress fluctuations within VPP  $\pm 1$  V. The CVPP should be placed as close to the VPP pin as possible and use a sufficiently thick wiring pattern that allows current of several tens of mA to flow.



# Power supply circuit

Sudden power supply fluctuations due to noise will cause malfunctions. Consider the following issues.

- (1) Connections from the power supply to the VDD and Vss pins should be implemented via the shortest, thickest patterns possible.
- (2) If a bypass capacitor is connected between VDD and Vss, connections between the VDD and Vss pins should be as short as possible.

# Signal line location

- To prevent electromagnetically-induced noise arising from mutual induction, large-current signal lines should not be positioned close to pins susceptible to noise, such as oscillator and analog measurement pins.
- Locating signal lines in parallel over significant distances or crossing signal lines operating at high speed will cause malfunctions due to noise generated by mutual interference.

# Handling of light (for bare chip mounting)

The characteristics of semiconductor components can vary when exposed to light. ICs may malfunction or non-volatile memory data may be corrupted if ICs are exposed to light.

Consider the following precautions for circuit boards and products in which this IC is mounted to prevent IC malfunctions attributable to light exposure.

- (1) Design and mount the product so that the IC is shielded from light during use.
- (2) Shield the IC from light during inspection processes.
- (3) Shield the IC on the upper, underside, and side faces of the IC chip.
- (4) Mount the IC chip within one week of opening the package. If the IC chip must be stored before mounting, take measures to ensure light shielding.
- (5) Adequate evaluations are required to assess nonvolatile memory data retention characteristics before product delivery if the product is subjected to heat stress exceeding regular reflow conditions during mounting processes.

# Unused pins

- I/O port (P) pins Unused pins should be left open. The control registers should be fixed at the initial status.
- (2) OSC1, OSC2, OSC3, OSC4, and EXOSC pins

If the OSC1 crystal oscillator circuit is not used, the OSC1 and OSC2 pins should be left open. If the OSC3 crystal/ceramic oscillator circuit or EXOSC input circuit is not used, the pin should be configured as a general-purpose I/O port. The control registers should be fixed at the initial status (disabled).


# Treatment of exposed die pad


The exposed die pad of the packages such as QFN has the same potential as that of the substrate on the back of the IC. When mounting these packages on a circuit board, please note the following:

(1) When soldering exposed die pad to mounting board

Connect the exposed die pad with a wiring pattern that has the same potential as the substrate potential on the back of the IC, or do not connect it electrically (leave it open electrically). Even if connected to the same potential on the back of the IC, the power supply pins must be connected to the power source (the exposed die pad cannot be used as a power supply pad).

(2) When not soldering exposed die pad to mounting board Do not place any signal wiring pattern on the exposed die pad area of the mounting board.





# Miscellaneous

Minor variations over time may result in electrical damage arising from disturbances in the form of voltages exceeding the absolute maximum rating when mounting the product in addition to physical damage. The following factors can give rise to these variations:

- (1) Electromagnetically-induced noise from industrial power supplies used in mounting reflow, reworking after mounting, and individual characteristic evaluation (testing) processes
- (2) Electromagnetically-induced noise from a solder iron when soldering

In particular, during soldering, take care to ensure that the soldering iron GND (tip potential) has the same potential as the IC GND.

# **Appendix D** Measures Against Noise

To improve noise immunity, take measures against noise as follows:

### Noise Measures for VDD and VSS Power Supply Pins

When noise falling below the rated voltage is input, an IC malfunction may occur. If desired operations cannot be achieved, take measures against noise on the circuit board, such as designing close patterns for circuit board power supply circuits, adding noise-filtering decoupling capacitors, and adding surge/noise prevention components on the power supply line.

For the recommended patterns on the circuit board, see "Mounting Precautions" in Appendix.

### Noise Measures for #RESET Pin

If noise is input to the #RESET pin, the IC may be reset. Therefore, the circuit board must be designed properly taking noise measures into consideration.

For the recommended patterns on the circuit board, see "Mounting Precautions" in Appendix.

#### **Noise Measures for Oscillator Pins**

The oscillator input pins must pass a signal of small amplitude, so they are hypersensitive to noise. Therefore, the circuit board must be designed properly taking noise measures into consideration.

For the recommended patterns on the circuit board, see "Mounting Precautions" in Appendix.

#### **Noise Measures for Debug Pins**

This product provides the input/output pins (DCLK, DST2, and DSIO) to connect ICDmini (S5U1C17001H) for debugging. If noise is input to these pins with the debugging function enabled, the S1C17 Core may enter DEBUG mode. To prevent unexpected transitions to DEBUG mode caused by extraneous noise, switch the DCLK, DST2, and DSIO pins to general-purpose I/O port pins within the initialization routine when the debug functions are not used.

For details of the pin functions and the function switch control, see the "I/O Ports" chapter.

**Note**: Do not perform the function switching shown above when the application is under development, as the debug functions must be used. The debugging cannot be performed after the pin function is switched. The above processing must be added after the application development has completed and debugging is no longer necessary.

The DSIO pin should be pulled up with a 10 k $\Omega$  resistor when using the debug pin functions.

#### Noise Measures for Interrupt Input Pins

This product is able to generate a port input interrupt when the input signal changes. The interrupt is generated when an input signal edge is detected, therefore, an interrupt may occur if the signal changes due to extraneous noise. To prevent occurrence of unexpected interrupts due to extraneous noise, enable the chattering filter circuit when using the port input interrupt.

For details of the port input interrupt and chattering filter circuit, see the "I/O Ports" chapter.

### **Noise Measures for UART Pins**

This product includes a UART for asynchronous communications. The UART starts receive operation when it detects a low level input from the SIN*n* pin. Therefore, a receive operation may be started if the SIN*n* pin is set to low due to extraneous noise. In this case, a receive error will occur or invalid data will be received. To prevent the UART from malfunction caused by extraneous noise, take the following measures:

- Stop the UART operations while asynchronous communication is not performed.
- Execute the resending process via software after executing the receive error handler with a parity check.

For details of the pin functions and the function switch control, see the "I/O Ports" chapter. For the UART control and details of receive errors, see the "UART" chapter.

# Noise Measures for Input Pins Connected to Signal with High Driving Capability Such As Power Supply

There is a possibility of a large current flow into the pins that are directly connected to a power supply or an output of a device with high driving capability if noise is input to those pins. To prevent this, connect a 30  $\Omega$  or more pin protection resistor to the pins in series. The resistance value should be determined by evaluating it on the mounting board.

When connecting a power supply directly to the VREFA pin, insert a 100  $\Omega$  resistor in series. This resistance does not affect the A/D converter characteristics.

# **Appendix E** Initialization Routine

The following lists typical vector tables and initialization routines:

```
boot.s
```

```
.org
     0x8000
.section .rodata
                                                          ...(1)
; ______
    Vector table
;
; interrupt vector interrupt
                        : number
                                  offset source
.long BOOT
                        ; 0x00
                                  0x00
                                       reset
                                                          ...(2)
                       ; 0x01
.long unalign handler
                                  0x04 unalign
                       ; 0x02
.long nmi handler
                                  0x08 NMI
                       ; 0x03
.long int03 handler
                                  0x0c
                       ; 0x04
.long svd3 handler
                                   0x10
                                         SVD3
                       ; 0x05
; 0x06
.long pport handler
                                  0 \times 14
                                        PPORT
.long int06 handler
                                  0x18
                       ; 0x07
.long clg handler
                                 0x1c
                                       CLG
.long rtca handler
                       ; 0x08
                                 0x20 RTCA
                     ; 0x08
; 0x09
; 0x0a
                                        T16 ch0
.long t16_0_handler
                                  0x24
.long uart3_0_handler
                                  0x28
                                         UART3 ch0
                       ; 0x0b
.long t16 1 handler
                                         T16 ch1
                                  0x2c
                       ; 0x0c
; 0x0d
.long spia 0 handler
                                  0x30
                                        SPIA ch0
.long i2c handler
                                 0x34
                                        I2C
                       ; 0x0e
.long t16b 0 handler
                                 0x38 T16B ch0
.long t16b 1 handler
                       ; 0x0f
                                  0x3c T16B ch1
                       ; 0x10
                                  0x40
.long uart3 1 handler
                                        UART3 ch1
                       ; 0x11
.long snda_handler
                                   0x44
                                         SNDA
                       ; 0x12
.long remc3 handler
                                  0x48
                                         REMC3
                       ; 0x13
; 0x14
.long int13 handler
                                  0x4c
.long rfc 0 handler
                                 0x50
                                       RFC ch0
.long rfc 1 handler
                       ; 0x15
                                 0x54 RFC ch1
.long t16 2 handler
                     ; 0x16
; 0x17
                       ; 0x16
                                 0x58 T16 ch2
.long spia_1_handler
                                  0x5c SPIA ch1
                       ; 0x18
.long t16_3_handler
                                  0x60
                                         T16 ch3
                       ; 0x19
.long adc12a handler
                                  0x64
                                         ADC12A
                       ; 0x1a
; 0x1b
.long int1a handler
                                  0x68
.long int1b handler
                                  0x6c
                                         _
.long int1c handler
                       ; 0x1c
                                   0 \times 70
                                         _
.long int1d_handler
                       ; 0x1d
                                   0x74
                                         _
                       ; 0x1e
.long intle_handler
                                   0x78
                                         _
.long int1f handler
                        ; 0x1f
                                   0x7c
; _____
    Program code
...(3)
.text
.align 1
BOOT:
      ; ----- Stack pointer ------
      Xld.a %sp, 0x7c0
                                                          ...(4)
      ; ----- Memory controller ------
      Xld.a %r1, 0x41b0
                      ; FLASHC register address
      ; Flash read wait cycle
      Xld.a %r0, 0x00 ; 0x00 = No wait
                       ; [0x41b0] <= 0x00
      ld.b
            [%r1], %r0
                                                          ...(5)
      . . .
```

#### APPENDIX E INITIALIZATION ROUTINE

```
; ----- Address unalign ------
; ....
; ----- Address unalign ------
unalign_handler:
    ....
; ----- NMI ------
nmi_handler:
    ...
```

- (1) A".rodata" section is declared to locate the vector table in the ".vector" section.
- (2) Interrupt handler routine addresses are defined as vectors."intXX handler" can be used for software interrupts.
- (3) The program code is written in the ".text" section.
- (4) Sets the stack pointer.
- (5) Sets the number of Flash memory read cycles. (See the "Memory and Bus" chapter.)

# **Revision History**

Code No.	Page	Contents
413557000	All	New establishment
413557001	1-2 to 3	1.1 Features Modified Table 1.1.
		Power supply voltage: VoD operating voltage for Flash programming (When VPP is generated internally) 2.7 to 5.5 V → 2.4 to 5.5 V
		Shipping form: A JEITA name was added to the package name.
	3-3	3.3.3 List of debugger input/output pins Added a note. Notes: <u>• Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that</u>
	4-3	puts the CPU into DEBUG mode. 4.3.3 Flash Programming Corrected the note.
	9-2	Notes: • The Flash programming requires a 2.4 V or higher VDD voltage.         9.3.2 Theoretical Regulation Function         Corrected Step 1.         1. Measure fosc1 and calculate the frequency tolerance correction value         "m [ppm] = -{(fosc1 - 32,768 [Hz]) / 32,768 [Hz]} × 10 <sup>6</sup> ."         (Eq. 9.1) m: OSC1 frequency tolerance correction value [ppm]
	9-4	9.4.2 Real-Time Clock Counter Operations Corrective operation when a value out of the effective range is set Added a note. Note: Do not set the RTCMON.RTCMOL[3:0] bits to 0x0 if the RTCMON.RTCMOH bit = 0.
	9-11	9.6 Control Registers RTC Month/Day Register Bit 12 RTCMOH Bits 11–8 RTCMOL[3:0] Added a note. Notes: • Be sure to avoid setting the RTCMON.RTCMOH/RTCMOL[3:0] bits to 0x00.
	16-10	16.6 Control Registers SNDA Clock Control Register Modified Table 16.6.1. The IOSC and OSC3 division ratios were corrected.
	21-1	21.1 Absolute Maximum Ratings Modified the characteristics table. Vi: #RESET was added to the condition.
	21-1	21.2 Recommended Operating Conditions Modified the characteristics table. VDD: Min. = 2.7 $\rightarrow$ 2.4 V, For Flash programming (When VPP is generated internally) CVREFA: *3 and the note were deleted.
	21-4	21.4 System Reset Controller (SRC) Characteristics Reset hold circuit characteristics Modified the characteristics table. tRSTR: Max. = 0.9 ms
	22-1	22 Basic External Connection Diagram VDD for Flash programming $\rightarrow$ 2.4 V to 5.5 V
	23-1 to 3	23 Package TQFP12-48PIN: S1C17M20/M21 $\rightarrow$ S1C17M22/M25 A JEITA name was added to the package name.
	AP-D-2	Appendix D Measures Against Noise Added a description. Noise Measures for Input Pins Connected to Signal with High Driving Capability Such As Power Supply

# EPSON

# **International Sales Operations**

### America

#### Epson America, Inc.

Headquarter: 3840 Kilroy Airport Way Long Beach, California 90806-2452 USA Phone: +1-562-290-4677

San Jose Office: 214 Devcon Drive San Jose, CA 95112 USA Phone: +1-800-228-3964 or +1-408-922-0200

# Europe

#### **Epson Europe Electronics GmbH**

Riesstrasse 15, 80992 Munich, Germany Phone: +49-89-14005-0 Fax: +49-89-14005-110

#### Asia

#### Epson (China) Co., Ltd.

4th Floor, Tower 1 of China Central Place, 81 Jianguo Road, Chaoyang District, Beijing 100025, China Phone: +86-10-8522-1199 Fax: +86-10-8522-1120

#### Shanghai Branch

Room 1701 & 1704, 17 Floor, Greenland Center II, 562 Dong An Road, Xu Hui District, Shanghai, China Phone: +86-21-5330-4888 Fax: +86-21-5423-4677

#### Shenzhen Branch

Room 804-805, 8 Floor, Tower 2, Ali Center, No.3331 Keyuan South RD (Shenzhen bay), Nanshan District, Shenzhen 518054, China Phone: +86-10-3299-0588 Fax: +86-10-3299-0560

#### Epson Taiwan Technology & Trading Ltd.

15F, No.100, Songren Rd, Sinyi Dist, Taipei City 110, Taiwan Phone: +886-2-8786-6688

#### Epson Singapore Pte., Ltd.

1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633 Phone: +65-6586-5500 Fax: +65-6271-3182

#### Epson Korea Co., Ltd

10F Posco Tower Yeoksam, Teheranro 134 Gangnam-gu, Seoul, 06235, Korea Phone: +82-2-3420-6695

#### Seiko Epson Corp. Sales & Marketing Division

#### **Device Sales & Marketing Department**

29th Floor, JR Shinjuku Miraina Tower, 4-1-6 Shinjuku, Shinjuku-ku, Tokyo 160-8801, Japan

Document Code: 413557001 First issue October 2017 Revised May 2021 in JAPAN D