Evaluation board/kit and Development tool important notice

1. This evaluation board/kit or development tool is designed for use for engineering evaluation, demonstration, or development purposes only. Do not use it for other purposes. It is not intended to meet the requirements of design for finished products.

2. This evaluation board/kit or development tool is intended for use by an electronics engineer and is not a consumer product. The user should use it properly and in a safe manner. Seiko Epson does not assume any responsibility or liability of any kind of damage and/or fire caused by the use of it. The user should cease to use it when any abnormal issue occurs even during proper and safe use.

3. The part used for this evaluation board/kit or development tool may be changed without any notice.

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You are requested not to use, to resell, to export and/or to otherwise dispose of the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes.

ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. IAR Systems, IAR Embedded Workbench, C-SPY, I-jet, IAR, and the IAR Systems logotype are trademarks or registered trademarks owned by IAR Systems AB. All rights reserved. All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

“Reproduced with permission from ARM Limited. Copyright © ARM Limited”

©SEIKO EPSON CORPORATION 2018, All rights reserved.
Table of Contents

1. Overview ................................................................................................................................. 1
   1.1 Operating Environment ........................................................................................................ 1

2 Sample Software Operations .................................................................................................... 2
   2.1 Sample Software Components ............................................................................................ 2
   2.2 Preparation for Program Download and Execution ............................................................ 4
       2.2.1 Hardware Connections .................................................................................................. 4
       2.2.2 Connection with USB adapter for UART ...................................................................... 4
       2.2.3 Connection with I2C Serial EEPROM(24FC512) .......................................................... 6

2.3 IAR EWARM IDE Sample Software Procedures ................................................................. 7
   2.3.1 Software Setup ............................................................................................................... 7
   2.3.2 Workspace Open ............................................................................................................ 8
   2.3.3 Active Project Selecting .................................................................................................. 9
   2.3.4 Debug Probe Setting ....................................................................................................... 10
   2.3.5 Flash Loader Setting ...................................................................................................... 11
   2.3.6 Project Build ................................................................................................................ 12
   2.3.7 Project Download and Debug ........................................................................................ 14

2.4 KEIL MDK-ARM (uVision) Sample Software Procedures ................................................... 15
   2.4.1 Software Setup ............................................................................................................... 15
   2.4.2 Workspace Open ............................................................................................................ 16
   2.4.3 Active Project Selecting .................................................................................................. 17
   2.4.4 Debug Probe Setting ....................................................................................................... 18
   2.4.5 Flash Loader Setting ...................................................................................................... 20
   2.4.6 Project Build ................................................................................................................ 22
   2.4.7 Project Download and Debug ........................................................................................ 23

3 Details of Sample Software .................................................................................................... 24
   3.1 Clock Generator (CLG) ....................................................................................................... 24
   3.2 DMA Controller (DMAC) .................................................................................................... 25
   3.3 I2C (I2C) .......................................................................................................................... 28
   3.4 LCD Driver (LCD32B) ....................................................................................................... 29
   3.5 I/O Ports (PPORT) ............................................................................................................. 31
   3.6 Quad Synchronous Serial Interface (QSPI) ......................................................................... 32
   3.7 Quad Synchronous Serial Interface with DMA (QSPI_DMA) .............................................. 34
   3.8 Quad Synchronous Serial Interface Master (QSPI_MASTER) ............................................. 35
   3.9 Quad Synchronous Serial Interface Slave (QSPI_SLAVE) .................................................. 38
   3.10 IR Remote Controller (REMC2) ....................................................................................... 40
   3.11 R/F Converter (RFC) ......................................................................................................... 41
   3.12 Real Time Clock (RTCA) .................................................................................................. 42
   3.13 Sound Generator (SNDAA) .............................................................................................. 43
   3.14 Synchronous Serial Interface Master (SPIA_MASTER) ..................................................... 44
   3.15 Synchronous Serial Interface Slave (SPIA_SLAVE) ........................................................... 45
   3.16 Power Supply Voltage Detection Circuit (SVD2) ............................................................. 46
   3.17 16-Bit Timer (T16) ............................................................................................................ 47
3.18 16-bit PWM Timer (T16B) ................................................................. 48
3.19 UART (UART2) .................................................................................. 49
3.20 USB CDC Device (USB_CDC) .......................................................... 50
3.21 USB 2.0 FS Device Controller (USB_HID_S5U1C31W74T1) ............... 51
3.22 USB MSC Device (USB_MSC) .......................................................... 53
3.23 WatchDog Timer (WDT2) ............................................................... 54
3.24 Flash Programming ......................................................................... 55
3.25 EEPROM Emulation Library ............................................................ 56

Appendix. Use of Free Trial Version IDE ............................................. 58
Revision History .................................................................................. 59
1. Overview

This manual describes how to use the example software provided for the S1C31W74 Microcontroller and shows the expected output when running the example software.

The example software is included in the S1C31W74 Sample Software and Peripheral Drivers software package. It is intended to demonstrate how to use the various peripheral circuits in the S1C31W74 microcontroller.

For detailed information on the S1C31W74 Microcontroller, refer to the S1C31W74 Technical Manual.

The S1C31W74 Peripheral Circuit Sample Software Package includes:

- Peripheral Library modules
- Example Software
- Product-specific files such as the S1C31W74 hardware definition file
- System viewer description file
- Flash loader

The goal of the Peripheral Sample Software is to show how to use the Peripheral Library modules in order to control a S1C31W74 peripheral. Each Example demonstrates features of the selected peripheral and exercises various peripheral modes.

The S1C31W74 hardware definition file defines the hardware register addresses, access sizes, and access read-write types. The individual registers and their fields are accessed based on the described hardware file. The Peripheral Library also provides easy to use methods which perform complex peripheral functions. Those methods include functions such as peripheral initialization and peripheral feature management.

*1 Refer to this manual along with the “S1C31W74 Technical Manual” and the “S5U1C31W74T1 manual” available from Seiko Epson's website.

*2 This manual covers the sample software package of ver.3.00 or later.

1.1 Operating Environment

Before running the S1C31W74 sample software, prepare the following components:

- Evaluation Board
  - S5U1C31W74T1 evaluation board equipped with S1C31W74
  - S5U1C310001L1200 adapter board (Bridge Board Ver.2)
- Debug Probes *1
  - IAR Systems I-jet or SEGGER J-Link
- Integrated Development Environment
  - IAR Embedded Workbench for ARM® (IAR EWARM) or MDK-ARM®
- Other Devices (option)
  - An USB Adapter for UART
  - I2C Serial EEPROM (Microchip EEPROM 24FC512)

*1: I-jet is available only with IAR EWARM. J-Link is available for both IAR EWARM and MDK-ARM.
2 Sample Software Operations

2.1 Sample Software Components

The S1C31W74 Sample Software demonstrates how to call the Peripheral Library modules which interface hardware components on the microcontroller. Each peripheral module has an associated library module that consists of a source file (“xxx.c”) and an include file (“xxx.h”). The include file describes the constants, types, and functions for each library module.

The S1C31W74 Sample Software is organized in the “Examples” folder. In most cases, the peripheral module is presented in one corresponding example project. For example, the CLG (Clock Generator) project focuses on the CLG peripheral module. For more complex modules, several example projects may be available to feature different aspects of the module. An example of this is the QSPI module which is presented in a few projects (each project begins with the QSPI prefix). The relationship between different layers of the software is shown in Figure 2.1.1. The application layer can access peripheral hardware through the Peripheral library routines or directly using the structures defined in the “S1C31W74.h” hardware definition file.

<table>
<thead>
<tr>
<th>Example projects</th>
<th>CLG</th>
<th>I2C</th>
<th>LCD32B</th>
<th>PPORT</th>
<th>QSPI*</th>
<th>REMC2</th>
<th>RFC</th>
<th>RTCA</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>se_clg.c</td>
<td>se_i2c.c</td>
<td>se_lcd32b.c</td>
<td>se_pport.c</td>
<td>se_qspi.c</td>
<td>se_remc2.c</td>
<td>se_rfc.c</td>
<td>se_rtca.c</td>
</tr>
<tr>
<td></td>
<td>se_clg.h</td>
<td>se_i2c.h</td>
<td>se_lcd32b.h</td>
<td>se_pport.h</td>
<td>se_qspi.h</td>
<td>se_remc2.h</td>
<td>se_rfc.c</td>
<td>se_rtca.h</td>
</tr>
</tbody>
</table>

Figure 2.1.1 S1C31W74 Example Software Workspace

Notes:
- All example projects share the IAR/Keil startup files and IAR/Keil system files located in the “CMSIS/Device” folder.
- All example projects also share the board-related files in the “board” folder.
- The board.c file implements the boot-up system initialization procedure in the BoardInit function.
- The BoardInit function is called from the SystemInit function. The BoardInit function sets the CPU frequency, Sys Tick value, and priority, etc.
- The SystemInit function is called from the IAR/Keil startup file.
The settings.h file is where the default boot-up behavior is changed by selecting the appropriate defines. The meaning of each setting is described in Table 2.1.1.

### Table 2.1.1 S1C31W74 Board Defines

<table>
<thead>
<tr>
<th>Configuration Feature</th>
<th>Defined</th>
<th>Un-defined</th>
</tr>
</thead>
<tbody>
<tr>
<td>UART_PRINTF</td>
<td>The standard library printf function outputs to the UART console.</td>
<td>The semihosting library printf function outputs to the IAR IDE terminal window.</td>
</tr>
<tr>
<td>EXECUTE_ON_OSC3</td>
<td>The CPU switches to the higher accuracy clock in the BoardInit function.</td>
<td>The CPU uses the default clock.</td>
</tr>
<tr>
<td>IOSC_AUTOTRIMMING_ON</td>
<td>IOSC trimming is performed in the BoardInit() function to achieve higher CPU clock accuracy.</td>
<td>IOSC trimming is not performed. This results in a shorter boot time.</td>
</tr>
<tr>
<td>CACHE_ENABLED</td>
<td>The cache is enabled for the Flash targets. No importance for Debug targets.</td>
<td>The cache is not enabled for the Flash targets.</td>
</tr>
<tr>
<td>TICKLESS_ENABLED</td>
<td>SYSTICK interrupt is disabled.</td>
<td>SYSTICK interrupt is used to keep track of the elapsed CPU time since the last boot.</td>
</tr>
<tr>
<td>BOOT_LOADER</td>
<td>Executing code is a boot loader.</td>
<td>Executing code is an application.</td>
</tr>
<tr>
<td>QSPI_MODE_SINGLE</td>
<td>QSPI SINGLE mode is selected.</td>
<td>QSPI DUAL or QUAD modes are selected.</td>
</tr>
<tr>
<td>SPIA_DMA</td>
<td>Use DMA for SPIA_MASTER and SPIA_SLAVE projects.</td>
<td>Do not use DMA for SPIA_MASTER and SPIA_SLAVE projects.</td>
</tr>
</tbody>
</table>

**Notes:**

- By default, all board features are un-defined.
- To use the UART console for input/output, un-comment UART_PRINTF in the settings.h file.
- In cases where the CPU deep sleep function is used, un-comment TICKLESS_ENABLED in the settings.h file.
2.2 Preparation for Program Download and Execution

2.2.1 Hardware Connections

To use and debug the Sample Software the following hardware components are recommended.

- S5U1C31W74T1 evaluation board
- S5U1C31001L1200 adapter board (Bridge Board Ver.2)
- Debug probes (IAR Systems I-jet or SEGGER J-Link)

For details of the hardware connection, refer to the “S5U1C31W74T1 Manual”.

2.2.2 Connection with USB adapter for UART

USB adapter for UART is used in the sample program that uses UART. By connecting the S5U1C31W74T1 evaluation board to the PC using the USB adapter for UART, UART communication with the PC becomes possible. The picture in Figure 2.2.2.1 and the diagram in Figure 2.2.2.2 show the connection for an USB Adapter for UART to the S5U1C31W74T1 evaluation board.

To perform UART communication, it is necessary to build the sample program with the definition of UART_PRINTF in the settings.h file enabled (see Section 2.1 and Table 2.1.1). In addition, it is necessary to start the serial communication terminal software on the PC and set the serial port. Table 2.2.2.1 shows the serial port setting values.
Figure 2.2.1.4 USB UART Board Wiring to S5U1C31W74T1 Evaluation Board

Table 2.2.2.1 Serial Port Settings for Serial Communication Terminal Software

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Setting Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Baud rate</td>
<td>115200 bps</td>
</tr>
<tr>
<td>Data</td>
<td>8 bits</td>
</tr>
<tr>
<td>Stop bits</td>
<td>1 bits</td>
</tr>
<tr>
<td>Parity</td>
<td>None</td>
</tr>
</tbody>
</table>

For more information on S5U1C31W74T1 evaluation board, refer to the “S5U1C31W74T1 Manual”.

Notes: USB adapter for UART used in Figure 2.2.2.1 is a commercial product, not provided by Seiko Epson. Please purchase as necessary.
2.2.3 Connection with I2C Serial EEPROM(24FC512)

I2C serial EEPROM (24FC512) is used in the I2C sample program. The picture in Figure 2.2.3.1 and the diagram in Figure 2.2.3.2 show the connection for an I2C Serial EEPROM (24FC512).

Figure 2.2.3.1 I2C Serial EEPROM Connection to S5U1C31W74T1 Evaluation Board

Figure 2.2.3.2 I2C Serial EEPROM Wiring to S5U1C31W74T1 Evaluation Board
2.3 IAR EWARM IDE Sample Software Procedures

2.3.1 Software Setup

Before executing the sample software using the IAR EWARM, you need to set up the sample software. To set up the sample software, follow the procedure below.

(1) Download the sample software

Download the S1C31W74 Peripheral Circuit Sample Software Package (.exe) from Seiko Epson microcontroller web site.

(2) Install the Peripheral Circuit Sample Software Package

Close all other programs during this installation. Run downloaded Peripheral Circuit Sample Software Package executable file as administrator. Review the license terms before proceeding with installation. Select desired folder package to be installed into and select “Install”. After the software has been installed into the destination, a setup utility called “ToolchainSetup.exe” will automatically launch. Press “Next” on setup utility, and select your preferred versions of IAR EWARM identified by the checkboxes. [Note: The setup utility will copy some flashing binaries and device description files into your IAR folders]. Press “Next” to begin the setup, and when the “Done” message appears select “Finish” to complete.

(3) Launch the IAR EWARM

Once the software setup has completed successfully, launch the IAR EWARM.

For the version of IAR EWARM used to evaluate this sample software and more information on the setup utility, refer to the “README_IAR.txt” found in this sample software package.
2.3.2 Workspace Open

The sample software package has a collection of sample software projects in the “Examples” folder. All of the samples software projects build against the sePeripheralLibrary and some also need the seGraphicsLibrary.

To open a workspace which contains all the sample software projects, select the [File] > [Open] > [Workspace...] in the IAR EWARM menu, navigate to “Examples\WORKSPACE\S5U1C31W74T1\IAR” folder, and open the “Examples.eww” file.

Optionally, each sample software project subfolder has a “board\S5U1C31W74T1\IAR” subfolder which contains an IAR project file (.ewp) and an IAR workspace file (.eww). To open the workspace for an individual sample software project, select the [File] > [Open] > [Workspace] in the IAR EWARM menu, navigate to the project’s “board\S5U1C31W74T1\IAR” folder, and open the workspace file (.eww).

![Figure 2.3.2.1 Example of Multi-Project Workspace](image)
2.3.3 Active Project Selecting

To build the sample software project, right-click the target project to be built and executed in [Workspace] window on IAR EWARM and select the [Set as Active] in right-clicked menu (Figure 2.3.3.1). By using the drop-down list at the top of the [Workspace] window, the active project and build configuration can be selected at the same time (Figure 2.3.3.1).

As shown below, each sample software project contains three build configurations.

- Debug - Build configuration to execute code in internal RAM memory
  The optimization level is set to “low”.

- DebugFlash - Build configuration to execute code in internal flash memory
  The optimization level is set to “low”.

- ReleaseFlash - Build configuration to execute code in internal flash memory
  The optimization level is set to “high”.

![Figure 2.3.3.1 Active Project Setting](image-url)
2.3.4 Debug Probe Setting

Before debugging an active project using the target board connected to the debug probe, you need to select a driver for the debug probe, if necessary.

To select the debug probe driver, follow the procedure below.

1. Select the [Project] > [Option] in the IAR EWARM menu.
2. Select the [Debugger] in the [Category] list on the [Options for node “{project}”] dialog (Figure 2.3.4.1).
3. Select the [Setting] tab, and then select the debug probe in the [Driver] drop-down list as shown below (Figure 2.3.4.1).
   - When using the I-jet, select the “I-jet/JTAGjet”.
   - When using the J-Link, select the “J-Link/J-Trace”.

![Figure 2.3.4.1 Debug Probe Setting](image)
2.3.5 Flash Loader Setting

When the build configuration of the active project is “DebugFlash” or “ReleaseFlash”, it is necessary to set a flash loader to load the program in the internal flash memory. However, when the build configuration is “Debug”, it is necessary to unset a flash loader because the program is executed on the internal RAM.

To set the flash loader, follow the procedure below.

- When the build configuration is “Debug” (program execution in RAM)
  1. Select the [Project] > [Option] in the IAR EWARM menu.
  2. Select the [Debugger] in the [Category] list on the [Options for node “{project}”] dialog (Figure 2.3.5.1).
  3. Select the [Download] tab (Figure 2.3.5.1).
  4. Disable the [Use flash loader(s)] checkbox (Figure 2.3.5.1).

- When the build configuration is “DebugFlash” or “ReleaseFlash” (program execution in internal flash memory)
  1. Select the [Project] > [Option] in the IAR EWARM menu.
  2. Select the [Debugger] in the [Category] list on the [Options for node “{project}”] dialog (Figure 2.3.5.1).
  3. Select the [Download] tab (Figure 2.3.5.1).
  4. Enable the [Use flash loader(s)] checkbox (Figure 2.3.5.1).
  5. Enable the [Override default .board file] checkbox (Figure 2.3.5.1).
  6. Click the [...] button and select “S1C31W74_int.board” as a board file (Figure 2.3.5.1).

![Figure 2.3.5.1 Flash Loader Setting](image-url)

Select this option when executing the program in the flash memory.

When [Use flash loader(s)] is selected, select [Override default .board file] and select the .board file for the flash loader to be used by clicking the [...] button.
2.3.6 Project Build

To build an active project, select one of the build commands [Make] and [Rebuild All] from the [Project] in the IAR EWARM menu (Figure 2.3.6.1).

Note: If linker errors occur in the build, there is a possibility that the library projects “sePeriphLibrary” and “seGraphicsLibrary” are not built. Build these library projects with the same build configuration as the active project, and then build the active project again. For example, to build the active project “QSPI-Debug”, build "seGraphicsLibrary-Debug” and “sePeriphLibrary-Debug”.

Also, the batch build option to build all the projects included in the sample software at once is available. To use the batch build option, select the [Project] > [Batch build...] in the IAR EWARM menu (Figure 2.3.6.1). And then select the desired build configuration on the displayed dialog box and click the [Make] or [Rebuild All] button (Figure 2.3.6.2).

The batch build option is available to build the following build configurations.

- all_Debug - built debug targets to execute code in internal RAM memory
- all_DebugFlash - built debug targets to execute code in internal Flash memory
- all_ReleaseFlash - build release targets to execute code in internal Flash memory

Figure 2.3.6.1 Build Commands
Figure 2.3.6.2 Batch Build
### 2.3.7 Project Download and Debug

Following a successful build, download the program image of the active project to the target board. To download the program image, select the [Project] > [Download and Debug] in IAR EWARM menu (Figure 2.3.7.1).

When the active project is “Debug” build, the program image is loaded in the internal RAM and debugging is started. When the active project is “DebugFlash” build or “ReleaseFlash” build, the program image is loaded in the internal flash memory and debugging is started.

![Figure 2.3.7.1 Download and Debug](image.png)
2.4 KEIL MDK-ARM (uVision) Sample Software Procedures

2.4.1 Software Setup

Before executing the sample software using the MDK-ARM (uVision), you need to set up the sample software.
To set up the sample software, follow the procedure below.

(1) Download the sample software

Download the S1C31W74 Peripheral Circuit Sample Software Package (.exe) from Seiko Epson microcontroller web site.

(2) Install the Peripheral Circuit Sample Software Package

Close all other programs during this installation. Run downloaded Peripheral Circuit Sample Software Package executable file as administrator. Review the license terms before proceeding with installation. Select desired folder package to be installed into and select “Install”. After the software has been installed into the destination, a setup utility called “ToolchainSetup.exe” will automatically launch. Press “Next” on setup utility and select your preferred versions of uVision identified by the checkboxes. [Note: The setup utility will copy some flashing binaries into your uVision folders] Select preferred version of a debugger from the list of supported debug probes. [Note: The setup utility will copy debug configuration files into your work space] During installation workspace directory will be set automatically. Press “Next” to begin the setup, and when the “Done” message appears select “Finish” to complete.

(3) Launch the uVision

Once the software setup has completed successfully, launch the uVision.

For the version of IAR EWARM used to evaluate this sample software and more information on the setup utility, refer to the “README_KEIL.txt” found in this sample software package.
2.4.2 Workspace Open

The sample software package has a collection of sample software projects in the “Examples” folder. All of the sample software projects build against the sePeripheralLibrary and some also need the seGraphicsLibrary.

To open a workspace which contains all the sample software projects, select the [Project] > [Open Project...] in the uVision menu, navigate to “Examples\WORKSPACE\S5U1C31W74T1\ARM” folder, and open the “Examples.eww” file.

Optionally, each sample software project subfolder has a “board\S5U1C31W74T1\ARM” subfolder which contains a uVision project file (.uvprojx) and a uVision multi-project workspace file (.uvmpw). To open the workspace for an individual sample software project, select the [Project] > [Open Project...] in uVision menu, navigate to the project’s “board\S5U1C31W74T1\ARM” folder, and open the workspace file (.uvmpw).

Figure 2.4.2.1 Example of Multi-Project Workspace

Figure 2.4.2.2 Example of Individual Project Workspace
2.4.3 Active Project Selecting

To build the sample software project, select a target project to be built and executed. Right-click the target project in [Project] window on uVision and select the [Set as Active Project] in right-clicked menu (Figure 2.4.3.1). Next, select the build configuration listed in the drop-down list on the tool bar of uVision (Figure 2.4.3.2).

As shown below, each sample software project contains two build configurations.

- **Debug** - Build configuration to execute code in internal RAM memory
- **DebugFlash** - Build configuration to execute code in internal flash memory

![Figure 2.4.3.1 Active Project Setting](image1)

![Figure 2.4.3.2 Selection of Build Configuration](image2)
2.4.4 Debug Probe Setting

Before debugging an active project using the target board connected to the debug probe, you need to select a driver for the debug probe, if necessary.

To select the debug probe driver, follow the procedure below.

1. Select the [Project] > [Options for {project} - Target '{build configuration}'] in the uVision menu.
2. Switch the [Debug] tab in the [Options for Target '{build configuration}'] dialog (Figure 2.4.4.1).
3. Select the “J-Link/J-TRACE Cortex” from the drop-down list at the right side of [Use:] checkbox (Figure 2.4.4.1).
4. Click the [Settings] button at the right side of the above drop-down list (Figure 2.4.4.1).
5. Select the [SW] from the [Port:] drop-down list in the [Cortex JLink/JTrace Target Driver Setup] dialog box.
6. Click the all [OK] button to close all dialogs.

Notes:
- This setting needs to be done with J-Link connected to the PC.
- If “setup-debugger-jlink.bat” described in “2.4.1 Software Setup” has already been executed, the debug probe (J-Link) setting is applied to all projects in the sample software. However, if the debug probe does not recognize normally, follow the above procedure to check the settings.

![Figure 2.4.4.1 Debug Probe Selecting](image)
Figure 2.4.4.2 J-Link Driver Setup
2.4.5 Flash Loader Setting

When the build configuration of the active project is “DebugFlash”, it is necessary to set a flash loader to load the program in the internal flash memory. However, when the build configuration is “Debug”, it is necessary to unset a flash loader because the program is executed on the internal RAM.

To set the flash loader, follow the procedure below.

- When the build configuration is “Debug” (program execution on RAM)
  1. Select the [Project] > [Options for {project name} - Target '{build configuration}'] in the uVision menu.
  2. Switch the [Debug] tab in the [Options for Target '{build configuration}'] dialog.
  3. Click the […] button at the right side of the [Initialize File] edit box and select “debug.ini” file (Figure 2.4.5.1).
  4. Switch the [Utilities] tab in the [Options for Target '{build configuration}'] dialog and then click the [Settings] button in the [Configure Flash Menu Command] group box.
  5. Switch the [Flash Download] tab in the [Cortex JLink/JTrace Target Driver Setup] dialog.
  6. Delete all the flash loaders displayed in the [Programming Algorithm] list by clicking the [Remove] button.
  7. Enable the checkboxes, [Do not Erase] and [Reset and Run], in the [Download Function] group box, and disable other checkboxes (Figure 2.4.5.2).

- When the build configuration is “DebugFlash” (program execution on internal flash memory)
  1. Select the [Project] > [Options for {project name} - Target '{build configuration}'] in the uVision menu.
  2. Switch the [Debug] tab in the [Options for Target '{build configuration}'] dialog.
  3. Leave blank the [Initialize File] edit box.
  4. Switch the [Utilities] tab in the [Options for Target '{build configuration}'] dialog and then click the [Settings] button in the [Configure Flash Menu Command] group box.
  5. Switch the [Flash Download] tab in the [Cortex JLink/JTrace Target Driver Setup] dialog.
  6. Delete all the flash loaders displayed in the [Programming Algorithm] list by clicking the [Remove] button.
  7. Click the [Add] button to open the [Add Flash Programming Algorithm] dialog box.
  8. Select a flash loader “S1C31W74int 512kB Flash” in the list on [Add Flash Programming Algorithm] dialog box.
  9. Enable the checkboxes, [Erase Sectors], [Program] and [Verify], in the [Download Function] group box, and disable other checkboxes (Figure 2.4.5.3).

Note: When working with the “Debug” build, the internal flash memory will be not updated as the image will be loaded into internal RAM so an additional setting must be added via the [Initialization File] option to set the Program Counter and Stack registers that would normally be loaded from the Vector table in the internal flash memory. In the examples using “Debug” build, we use the “debug.ini” file to set those values correctly. In the example using “DebugFlash” build, the [Initialization File] field should be left blank.
Figure 2.4.5.1 “Initialize File” Option

Figure 2.4.5.2 Flash Loader Unsetting

Figure 2.4.5.3 Flash Loader Setting
2.4.6 Project Build

To build an active project, select one of the build commands [Build] and [Rebuild] from the [Project] in the uVision menu (Figure 2.4.6.1).

Note: If linker errors occur in the build, there is a possibility that the library projects “sePeriphLibrary” and “seGraphicsLibrary” are not built. Build these library projects, and then build the active project again.

The Batch Build option, found under [Project] > [Batch Build] in the uVision menu, can be used to build all the Examples and by default constructs both the Debug and DebugFlash builds for each of the appropriate projects. The projects in the list are ordered such that the libraries are built first (Figure 2.4.6.2).
2.4.7 Project Download and Debug

Following a successful build, download the program image of the active project to the target board. To download the program image, select the [Flash] > [Download] in uVision menu (Figure 2.4.7.1). When the active project is “Debug” build, the program image is loaded in the internal RAM. When the active project is “DebugFlash” build, the program image is loaded in the internal flash memory.

To debug the program image downloaded to the target board, select the [Debug] > [Start/Stop Debug Session] in uVision menu (Figure 2.4.7.2).
3 Details of Sample Software

Hardware setup is required for some examples. Refer to S5U1C31W74T1 manual for additional information.

3.1 Clock Generator (CLG)

CLG module is the clock generator that controls the clock sources and manages clock supply to the CPU and the peripheral circuits.

The example executes various CLG functions such as starting OSCs, setting Wake up clocks and sleep modes.

Operations

1. Initializes CLG.
2. Run auto-trimming of IOSC.
3. Verifies Sleep or Halt states running various clocks.
4. Verifies Wakeup states running various clocks.

Example of Output

-CPU clock- seCLG_IOSC (20000000)
CLG Initialization ok

CLG IOSC Auto-trimming ok

Halt (OSC3) -actual- seCLG_OSC3
Wake up (OSC3) -actual- seCLG_OSC3

Sleep (OSC1) -actual- seCLG_OSC1
Wake up (OSC3) -actual- seCLG_OSC3
Exit
3.2 **DMA Controller (DMAC)**

The DMAC module is used for data transfers between memory and peripheral devices.

This example shows:

- Using DMAC in a basic memory-to-memory data transfer
- Using DMAC from memory to a peripheral data transfer
- Using DMAC from a peripheral to memory data transfer
- Using DMAC concurrent peripheral to memory and memory to peripheral data transfer

For more examples of using DMAC for transfers see QSPI_DMA Example code.

**Hardware Setup**

To demonstrate UART DMA transfer, connect UART to PC by a USB Adapter.

**Operations**

**Example 1: Memory to Memory DMA transfer**

- DMAC Channel 0 is configured to transfer the contents of a data buffer stored in RAM to the reception buffer also in RAM. Access size is Byte.
- DMAC Channel 1 is configured to transfer the contents of a data buffer stored in RAM to the reception buffer in RAM. Access size is Half Word.
- DMAC Channel 2 is configured to transfer the contents of a data buffer stored in RAM to the reception buffer in RAM. Access size is Word.
- The start of transfer is triggered by software.

In this example:

1. The DMAC interrupts in NVIC are not enabled.
2. DMAC Channel transfer is enabled.
3. Source and destination addresses incrementing is enabled.
4. The transfer is started by setting the Software Request register bits.
5. At the end of the transfer, a Transfer Completion interrupt flag is generated.
6. Once interrupt flag is generated, the "number of transfers" is read which must be equal to 0.
7. The Transfer Complete Interrupt flag is then cleared.
8. A comparison between the source and destination buffers is done to check that all data have been correctly transferred.

**Example 2: Memory to Peripheral DMA transfer**

- DMAC Channel 0 is configured to transfer data from a buffer stored in RAM memory to SNDA data register.
- SNDA is configured to play melody.
- The start of transfer is triggered by SNDA.

In this example:

1. The DMAC interrupts in NVIC are not enabled.
2. DMAC Channel transfer is enabled.
3. DMAC Channel filtering is disabled for the selected DMAC Channel.
4. Source address incrementing is enabled.
5. Destination address incrementing is disabled.
6. The transfer is started by sound buffer empty.
7. At the end of the transfer, a Transfer Completion interrupt flag is generated.
8. Once interrupt flag is generated, the "number of transfers" is read which must be equal to 0.
9. The Transfer Complete Interrupt flag is then cleared.
10. Correctness of the transfer is verified by sound of the playing melody.

Example 3: Peripheral to Memory DMA transfer.
- DMAC Channel 0 is configured to transfer data from a UART data register to memory.
- UART is configured with baud rate 115200. DMA transfers are enabled for Receive buffer full event.
- The start of transfer is triggered by typing 8 characters in the PC window running a terminal program.

In this example:
1. The DMAC interrupts in NVIC are not enabled.
2. DMAC Channel transfer is enabled.
3. DMAC Channel filtering is disabled for the selected DMAC Channel.
4. Source address incrementing is disabled.
5. Destination address incrementing is enabled.
6. The transfer is started by an UART receive buffer becoming full.
7. At the end of the transfer, a DMAC Transfer Completion interrupt flag is generated.
8. Once interrupt flag is generated, the "transfer mode" is read which must be equal to 0(STOP mode).
9. The Transfer Complete Interrupt flag is then cleared.
10. The Memory to Peripheral transfer (ex2) is used to output characters back to the terminal window.
11. Correctness of the transfer is verified by seeing correct characters displayed in the terminal window.

Example 4: Concurrent Peripheral to Memory and Memory to Peripheral DMA transfers.
- T16B_0 sub-channel 0 is configured for compare mode.
- T16B_0 sub-channel 1 is configured for capture mode.
- DMAC Channel 0 is configured to transfer data from memory to the T16B sub-channel 0 data register.
- DMAC Channel 1 is configured to transfer data from the T16B sub-channel 1 data register to memory.

In this example:
1. The DMAC interrupts in NVIC are enabled.
2. DMAC Channel transfers are enabled for two channels.
3. DMAC Channel filtering is disabled for the selected DMAC channels.
4. The DMA transfer is started by a compare interrupt on the T16B sub-channel 0.
5. At the end of the transfer, a DMAC Transfer Completion interrupt flag is generated on the DMAC channel 0.
6. Once the DMAC interrupt is generated it sets a software completion flag by software in the DMAC interrupt service routine.
7. The Transfer Complete Interrupt flag is then cleared.
8. The Peripheral to Memory transfer is started by a capture interrupt on T16B sub-channel 1.
9. At the end of the transfer, a DMAC Transfer Completion interrupt flag is generated on the DMAC channel 1.
10. Once interrupt flag is generated it sets a software completion flag in the DMAC interrupt service routine.
11. The Transfer Complete Interrupt flag is then cleared.
12. Software detects both transfer completion.
Example of Output

- CPU clock - seCLG_IOSC (20000000)
DMA Initializing
DMA Test: Memory
DMA Test: SNDA
DMA Test: UART
- Type 8 characters...
12345678 - 8 characters have been sent back to UART
DMA Test: T16B

Exit
3.3 I2C (I2C)

This example provides a description of how to use an I2C module in the master mode with EEPROM 24FC512 Memory chip.

Hardware Setup
Connect the evaluation board where the I2C sample programs are installed. Connect each port as follows:

<table>
<thead>
<tr>
<th>S1C31W74</th>
<th>24FC512</th>
</tr>
</thead>
<tbody>
<tr>
<td>[master]</td>
<td>[slave]</td>
</tr>
<tr>
<td>P13</td>
<td>SDAn</td>
</tr>
<tr>
<td>P12</td>
<td>SCLn</td>
</tr>
</tbody>
</table>

Operations
This Example tests I2C_0 module with EEPROM at address 0x50. This test requires 24FC512 Memory chip.

1. Test configures I2C Master mode.
2. Test writes ascii string to the EEPROM memory.
3. Then it reads data back from EEPROM, compares data.

Example of Output

```
-CPU clock- seCLG_IOSC (20000000)
Testing I2C_0 module with EEPROM at 0x50
Write data: Test 0 1 2 4
Read data: Test 0 1 2 4
Status: OK
Exit
```
3.4 LCD Driver (LCD32B)

LCD32B is an LCD driver module which can drive a dot matrix LCD of up to 72 segment x 32 common lines. This example displays various patterns on a 72x32 LCD display.

Operations
1. Initializes LCD32B.
2. Shows different patterns on LCD display.
3. Demonstrates changing of the contrast.
4. Displays text using different fonts.
5. Detects frame buffer interrupt.

Example of Output

- CPU clock- seCLG_IOSC (20000000)
External voltage mode selected
Set panel contrast high (dark)
Show all zeros, area0
Show all ones, area0
Show both ones and zeros, area0
Show checkboard pattern, area0
Set display inverse state NORMAL
Hit '+' to increase and '-' to decrease contrast, 'q' to exit
Set panel contrast 0
Set panel contrast 1
Set panel contrast 2
Set panel contrast 3
Set panel contrast 4
Set panel contrast 5
Set panel contrast 6
Set panel contrast 7
Set panel contrast 8
Set panel contrast 9
Set panel contrast 10
Set panel contrast 11
Set panel contrast 10
Set panel contrast 9
Set panel contrast 8
Set panel contrast 7
Set panel contrast 6
Set panel contrast 5
Set panel contrast 4
Set panel contrast 3
Set panel contrast 2
Set panel contrast 1
Set panel contrast 0
Set panel contrast 1
Set panel contrast 2
Set panel contrast 3
Set panel contrast 4
Set panel contrast 5
Set panel contrast 6
LCD32B waiting for interrupt....
CLK -- 0x0150
CTL -- 0x0003
TIM1 -- 0x011f
TIM2 -- 0x0300
PWR -- 0x8615
DSP -- 0x0075
COMC0 -- 0xffff
COMC1 -- 0xffff
INTF -- 0x0001
INTE -- 0x0000
TEST -- 0x0000
Exit
3.5 I/O Ports (PPORT)

The PPORT module controls the general-purpose input/output (GPIO) pins of the S1C31W74.

This example configures pin P01 as an output connected to pin P02 configured as an input. It performs various tests to check the connectivity of P01 and P02.

**Hardware Setup**

For this example program, connect P01 to P02.

(TH2) P01--------->>---------P02  (TH3)

**Operations**

1. Start the OSC1 oscillation and switch the system clock from IOSC to OSC1. Then stop the IOSC.
2. Initialize the ports.
3. Set the P01 port to output and output a low level signal.
4. Set the P02 port to input and set it so that an interrupt occurs when the level changes from Low to High.
5. Output a high level signal from the P01 port.
6. Confirm that the P02 port is at high level after an interrupt occurred in the P02 port.
7. Set the P02 port so that an interrupt occurs when the level changes from High to Low.
8. Output low level signal from the P01 port.
9. Confirm that the P02 port is at low level after an interrupt in the P02 port.

**Example of Output**

- CPU clock: seCLG_IOSC (20000000)
  P01 output state: Low
  P02 input state: Low
  P02 input waits for RISING edge interrupt
  P01 output is going to HIGH...
  Interrupt on P02 occurred
  P01 output state: High
  P02 input state: High
  
P01 output state: High
  P02 input state: High
  P02 input waits for FALLING edge interrupt
  P01 output is going to LOW...
  Interrupt on P02 occurred
  P01 output state: Low
  P02 input state: Low

Exit
3.6 Quad Synchronous Serial Interface (QSPI)

QSPI module is a Quad Synchronous Serial Interface supporting both master and slave modes. This example provides a description of how to use a QSPI channel in the master mode to communicate with an external serial flash.

Hardware Setup

The micron flash on the evaluation board is used in this example.

Operations

1. The example code initializes the QSPI module in master mode as below:
   - Data length is 8bit
   - Data format is MSB first
   - Use 16-bit timer T16_2 for baud rate generator.
2. Then software sets bus speed to 10000000.
3. Example software starts QSPI in Single mode.
4. Then software checks if it can read External Flash mode register correctly.
5. Then it reads Flash ID.
6. If the flash operations succeed following flash actions are taken consecutively for three QSPI modes:
   - Quad mode Erase sector, Program Sector, Read and compare sector.
   - Dual mode Erase sector, Program Sector, Read and compare sector.
   - Single mode Erase sector, Program Sector, Read and Compare sector.

Example of Output

-CPU clock= seCLG_IOSC (20000000)
Get bus speed 77519
Set bus speed 10000000
Get bus speed 10000000
QSPI Start: OK
Read external flash register in SINGLE mode: OK
Manufacture ID: 20h, Device ID: ba18h

Set external flash in QUAD mode: OK
Set QSPI in QUAD mode.
Read external flash register in QUAD mode: OK
Erase flash sector in QUAD mode: OK
Program flash in QUAD mode: OK
Read flash in QUAD mode: OK
Compare R/W data in QUAD mode: OK

Set external flash in DUAL mode: OK
Set QSPI in DUAL mode.
Read external flash register in DUAL mode: OK
Erase flash sector in DUAL mode: OK
Program flash in DUAL mode: OK
Read flash in DUAL mode: OK
Compare R/W data in DUAL mode: OK

Set external flash in SINGLE mode: OK
Set QSPI in SINGLE mode.
Read external flash register in SINGLE mode: OK
Erase flash sector in SINGLE mode: OK
Program flash in SINGLE mode: OK
Read flash in SINGLE mode: OK
Compare R/W data in SINGLE mode: OK
Exit
3.7 Quad Synchronous Serial Interface with DMA (QSPI_DMA)

QSPI module is a Quad Synchronous Serial Interface supporting both master and slave modes.

This example provides a description of how to use a QSPI channel with DMA in the master mode to communicate with an external serial flash.

Hardware Setup

The micron flash on the evaluation board is used in this example.

Operations

1. The example code initializes the QSPI module in master mode as below:
   - Data length is 8bit
   - Data format is MSB first
   - Use 16-bit timer T16_2 for baud rate generator.
2. The example code sets bus speed to 10000000.
3. Then it configures DMA Controller descriptors and init DMA Controller.
4. Example software starts QSPI in the register access Single mode.
5. Then software checks if it can read the External Flash mode register correctly.
6. Then it reads Flash ID.
7. If the flash operations succeed software performing following flash actions:
   - Erase Sector
   - Program Sector using register access DMA transfers.
   - Read Sector using register access DMA transfers and compare with the programmed pattern.
8. The example software configures QSPI controller to Memory mapped mode.
9. At the end the example software reads a flash sector using memory mapped DMA transfers and compares it with the previously programmed pattern.

Example of Output

- CPU clock- seCLG_IOSC (20000000)
Set bus speed 10000000
QSPI Start: OK
Set external flash in SINGLE mode: OK
Erase flash sector in SINGLE mode: OK
Program flash using DMA in Register Access SINGLE mode: OK
Read flash using DMA in Register Access SINGLE mode: OK
Compare R/W data in Register Access SINGLE mode: OK
Set external flash in QUAD mode: OK
QSPI Start: OK
Read flash using DMA in Memory Mapped QUAD mode: OK
Compare R/W data using DMA in Memory Mapped QUAD mode: OK
Exit
### 3.8 Quad Synchronous Serial Interface Master (QSPI_MASTER)

QSPI module is a Quad Synchronous Serial Interface supporting both master and slave modes.

This example provides a description of how to use a QSPI in the master mode.

**Hardware Setup**

1. The S5U1C31W74T1 evaluation board has an onboard serial flash device attached to the QSPI interface. In order to run the QSPI master/slave sample programs, the serial flash on each board must be isolated from the QSPI interface by removing 0-ohm resistors R157, R158, R159, R160, R163, and R168.

   **NOTE:** Ensure that the 0-ohm connections for these resistors are restored after evaluating the QSPI master/slave sample programs.

2. Connect the evaluation boards where the QSPI master/slave sample programs are installed. Connect each port as follows:

   **DUAL or QUAD mode**

<table>
<thead>
<tr>
<th>[master]</th>
<th>[slave]</th>
</tr>
</thead>
<tbody>
<tr>
<td>TH14</td>
<td>QSDION3</td>
</tr>
<tr>
<td>TH13</td>
<td>QSDION2</td>
</tr>
<tr>
<td>TH12</td>
<td>QSDION1</td>
</tr>
<tr>
<td>TH11</td>
<td>QSDION0</td>
</tr>
<tr>
<td>TH10</td>
<td>QSPICLK</td>
</tr>
<tr>
<td>TH15</td>
<td>#QSPISS</td>
</tr>
<tr>
<td>TH1</td>
<td>P00</td>
</tr>
<tr>
<td>TH9</td>
<td>GND</td>
</tr>
</tbody>
</table>

   For definition of THx see S5U1C31W74T1 schematic in S5U1C31W74T1 manual.

   Please note that the connections are different for single mode.

   Uncomment out QSPI_MODE_SINGLE in settings.h for the single mode setup.
### Single Mode

<table>
<thead>
<tr>
<th>[Master]</th>
<th>[Slave]</th>
</tr>
</thead>
<tbody>
<tr>
<td>TH11</td>
<td>QSDION0</td>
</tr>
<tr>
<td>TH12</td>
<td>QSDION1</td>
</tr>
<tr>
<td>TH10</td>
<td>QSPICLK</td>
</tr>
<tr>
<td>TH15</td>
<td>#QSPISSn</td>
</tr>
<tr>
<td>TH1</td>
<td>P00</td>
</tr>
<tr>
<td>TH9</td>
<td>GND</td>
</tr>
</tbody>
</table>

For definition of THx see S5U1C31W74T1 schematic in S5U1C31W74T1 manual.

3. Launch the slave example program first, then the master program.

### Operations

1. Initialize the QSPI module in master mode as below:
   - Data length is 8bit
   - Data format is MSB first
   - Use 16-bit timer T16_CH2 for baud rate generator
2. Set bus speed to 100000.
3. Assign GPIO P00 as output to set Read/Write command to the slave.
4. Send the 'BUF_SIZE' bytes of random data to the slave.
5. Receive the 'BUF_SIZE' bytes of data from the slave.
6. Compare whether the received data is the same as the sent data and exit.

### Example of Output

**For Double/Quad Mode:**
- CPU clock: seCLG_IOSC (20000000)
Get bus speed 123456
Set bus speed 100000
Get bus speed 100000
Set QSPI_0 in DUAL mode.
  - OK(1), NG(0)
  - OK(2), NG(0)
  - OK(3), NG(0)
  - OK(4), NG(0)
  - OK(5), NG(0)
  - OK(6), NG(0)
  - OK(7), NG(0)
  - OK(8), NG(0)
  - OK(9), NG(0)
- OK(10), NG(0)

Set QSPI_0 in QUAD mode.
- OK(11), NG(0)
- OK(12), NG(0)
- OK(13), NG(0)
- OK(14), NG(0)
- OK(15), NG(0)
- OK(16), NG(0)
- OK(17), NG(0)
- OK(18), NG(0)
- OK(19), NG(0)
- OK(20), NG(0)

For Single Mode:
- CPU clock= seCLG_IOSC (20000000)
Get bus speed 123456
Set bus speed 100000
Get bus speed 100000
Set QSPI_0 in SINGLE mode.
- OK(1), NG(0)
- OK(2), NG(0)
- OK(3), NG(0)
- OK(4), NG(0)
- OK(5), NG(0)
- OK(6), NG(0)
- OK(7), NG(0)
- OK(8), NG(0)
- OK(9), NG(0)
- OK(10), NG(0)
3.9 Quad Synchronous Serial Interface Slave (QSPI_SLAVE)

QSPI module is a Quad Synchronous Serial Interface supporting both master and slave modes. 
This example provides a description of how to use a QSPI in the slave mode.

Hardware Setup

1. The S5U1C31W74T1 evaluation board has an onboard serial flash device attached to the QSPI interface. 
   In order to run the QSPI master/slave sample programs, the serial flash on each board must 
   be isolated from the QSPI interface by removing 0-ohm resistors R157, R158, R159, R160, 
   R163, and R168.

   NOTE: Ensure that the 0-ohm connections for these resistors are restored after 
   evaluating the QSPI master/slave sample programs.

2. Connect the evaluation boards where the QSPI master/slave sample programs are installed. Connect each 
   port as follows:

<table>
<thead>
<tr>
<th>DUAL or QUAD mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>[master]</td>
</tr>
<tr>
<td>TH14  QSDIOn3 -----------&lt;----------- QSDIOn3  TH14</td>
</tr>
<tr>
<td>TH13  QSDIOn2 -----------&lt;----------- QSDIOn2  TH13</td>
</tr>
<tr>
<td>TH12  QSDIOn1 -----------&lt;----------- QSDIOn1  TH12</td>
</tr>
<tr>
<td>TH11  QSDIOn0 -----------&lt;----------- QSDIOn0  TH11</td>
</tr>
<tr>
<td>TH10  QSPICLK0 --------&gt;---------- QSPICLK0  TH10</td>
</tr>
<tr>
<td>TH15  #QSPISSn --------&gt;---------- #QSPISSn  TH15</td>
</tr>
<tr>
<td>TH1   P00 -----------&lt;----------- P00  TH1</td>
</tr>
<tr>
<td>TH9   GND -----------&lt;----------- GND  TH9</td>
</tr>
</tbody>
</table>

For definition of THx see S5U1C31W74T1 schematic in S5U1C31W74T1 manual.
Please note that the connections are different for single mode.

<table>
<thead>
<tr>
<th>SINGLE mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>[master]</td>
</tr>
<tr>
<td>TH11</td>
</tr>
<tr>
<td>TH12</td>
</tr>
<tr>
<td>TH10</td>
</tr>
<tr>
<td>TH15</td>
</tr>
<tr>
<td>TH1</td>
</tr>
<tr>
<td>TH9</td>
</tr>
</tbody>
</table>

3. Launch the slave example program first, then the master program

**Operations**

1. Initialize the QSPI module in slave mode as below:
   - Data length is 8bit
   - Data format is MSB first
2. Assign GPIO P00 as input and enable interrupt on rising edge to detect a start of communication.
3. Receive the 'BUF_SIZE' bytes of random data from the master.
4. Send the 'BUF_SIZE' bytes of data back to the master.

**Example of Output**

Slave has no output.
3.10 IR Remote Controller (REMC2)

The REMC2 circuit generates infrared remote control output signals. This example programs the REMC2 to generate various IR pulses.

Hardware Setup

This sample program is for the S5U1C31W74T1 evaluation board. For information on a connection refer to the S5U1C31W74T1 manual.

Operations

This example software uses the NEC format for output.

1. REMC2 determines the data waveform using two parameters: APLEN (data signal duty) and DBLEN (data signal cycle). Each of APLEN and DBLEN defines the waveform with 34 frame signals and 2 repeat signals. APLEN and DBLEN pair allocates the leader, customer code, and repeat signals at initialization time. Those signals are common to different scenarios when switches SW100 to SW103 are pushed. Data may vary according to selection of the SW100 to SW103. Data is allocated when a switch interrupt occurs.

2. Further initialization consists of configuration of switches SW100 to SW103, allocation ports for REMO, and initialization of T16 Ch.0. Then CPU enters into the halt mode to wait for interrupts caused by pushing switches SW100 to SW103.

3. When an interrupt occurs allocate data's APLEN and DBLEN values. Since REMC2 uses a buffer mode, REMC2 should be activated after initialization. Also, activate T16 Ch.0 and generate a T16 Ch.0 interrupt after about 108ms.

4. When a compare DB interrupt occurs in REMC2, write the following APLEN and DBLEN data into register. When writing last but one data element, change REMC2 to a one-shot mode to prevent the whisker-like signal output. After last data element, stop the REMC2 operation.

5. When a T16 Ch.0 interrupt occurred, check whether the same switch SW100 to SW103 was pushed. If the same switch was pushed, set the register values of REMC2 so that a repeat waveform is generated, initialize REMC2 before activation, and activate REMC2. Otherwise, stop the T16 Ch.0 operation.
3.11 R/F Converter (RFC)

The S1C31W74 microcontroller includes an RFC, which is a CR oscillation type A/D converter (R/F converter). This shows an example of programming the RFC to take measurements.

Hardware Setup
Before the use of this sample program, ensure that the following components are in place on the J100 DIP socket:

SENA0 (P05)---------Resistive sensor (DC bias) -------------------RFIN0 (P07)
REF0 (P06)---------Reference resistor----------------------------RFIN0 (P07)
RFIN0 (P07)---------Reference resistor and Reference capacitor-----GND

Operations
1. Initializes RFC.
2. Runs RFC and gets measurement counter.
3. Displays conversion status and counter number.

Example of Output
- CPU clock- seCLG_IOSC (20000000)
Starting R/F Conversion operation...
R/F Converting operation finished with OK status, count = 253430
Exit
3.12 Real Time Clock (RTCA)

RTCA module is a real-time clock with a perpetual calendar function.

This example shows how to program and read the various functions of the real-time clock such as the time/date, stopwatch, alarm, and trimming.

Operations
1. Initializes RTCA.
2. Starts RTCA.
3. Calculates TRM.
4. Sets time and date, and reads it back.
5. Sets an alarm and CPU goes to sleep. Expects interrupt while sleeping.
6. Starts 1 second timer to perform trimming.
7. Checks stop watch operations.

Example of Output

-CPU clock- seCLG_IOSC (20000000)
RTCA TRM bits 0x43
RTCA Set hour 4 (PM), minute 17, second 0
RTCA Get hour 4 (PM), minute 17, second 0
RTCA Set year 15, month 2, day 5, Thursday
RTCA Get year, month, day. 2015, 2, 5, Thursday
RTCA Set Alarm hour 4 (PM), minute 17, second 5
RTCA waiting for alarm....
RTCA Alarm occurred : hour 4(PM), minute 17, second 5
RTCA Start Trimming
RTCA waiting for timer....
RTCA Trimming performed : hour 4(PM), minute 17, second 11
RTCA StopWatch (start) : hour 4(PM), minute 17, second 11
RTCA sleep 5 seconds waiting for Stop....
RTCA interrupts disabled for count reading
SysTick 5000
StopWatchHW: 5.14
Exit
3.13 Sound Generator (SNDA)

SNDA is a sound generator that generates melodies and buzzer signals. This example programs the SNDA to generate various tones and music.

Operations

1. Example starts OSC1 and initializes SNDA.
2. SNDA runs in normal buzzer mode for 5 sec.
3. SNDA runs in one-shot buzzer mode for 250msecs.
4. SNDA runs in melody mode.

Example of Output

- CPU clock- seCLG_IOSC (20000000)
Start SNDA in normal buzzer mode for 5 sec
Start SNDA in one-shot buzzer mode, 250ms
Start SNDA in melody mode
Start SNDA playing of 'Postoj Parovoz' music
Exit
3.14 Synchronous Serial Interface Master (SPIA_MASTER)

SPIA module is a synchronous serial interface supporting both master and slave modes. Only one SPIA channel is available in S1C31W74 microcontroller.

This example provides a description of how to use an SPIA channel in the master mode to transfer data buffer.

Hardware Setup

1. Connect the evaluation boards where the SPIA master/slave sample programs are installed. Connect each port as follows:

```
<table>
<thead>
<tr>
<th>[master]</th>
<th>[slave]</th>
</tr>
</thead>
<tbody>
<tr>
<td>TH1</td>
<td>SDIn</td>
</tr>
</tbody>
</table>
|          | -------<-<---|--| TH2
| TH2      | SDOn    |
|          | ------->-<---|--| SDIn
| TH3      | SPICLKn |
|          | -------->-<---|--| SPICLKn
| TH4      | P03     |
|          | -------->-<---|--| #SPISSn
| TH7      | P27     |
|          | -------->-<---|--| P27
| TH9      | GND     |
|          | -------->-<---|--| GND
```

2. Launch the slave example program first, then the master program

Operations

1. Initialize the SPIA module in master mode as below:
   - Data length is 8bit
   - Data format is MSB first
   - Use 16-bit timer T16 channel 1 for baud rate generator
2. Set bus speed to 1000000.
3. Assign GPIO P27 as output to set Read/Write command to the slave.
4. Send the 'BUF_SIZE' bytes of random data to the slave.
5. Receive the 'BUF_SIZE' bytes of data from the slave.
6. Compare whether the received data is the same as the sent data and exit.

Example of Output

```
-CPU clock- seCLG_IOSC (20000000)
Set bus speed 1000000
Get bus speed 1000000
OK(1), NG(0)
OK(2), NG(0)
OK(3), NG(0)
OK(4), NG(0)
OK(5), NG(0)
OK(6), NG(0)
```
3.15 Synchronous Serial Interface Slave (SPIA_SLAVE)

SPIA module is a synchronous serial interface supporting both master and slave modes. Only one SPIA channel is available in S1C31W74 microcontroller.

This example provides a description of how to use a SPIA channel in the slave mode to transfer data buffer.

Hardware Setup

1. Connect the evaluation boards where the SPIA master/slave sample programs are installed. Connect each port as follows:

<table>
<thead>
<tr>
<th>[master]</th>
<th>[slave]</th>
</tr>
</thead>
<tbody>
<tr>
<td>TH1</td>
<td>SDIn ------------&lt;&lt;----------- SDOn</td>
</tr>
<tr>
<td>TH2</td>
<td>SDOn ------------&gt;&gt;----------- SDIn</td>
</tr>
<tr>
<td>TH3</td>
<td>SPICLKn --------&gt;&gt;----------- SPICLKn</td>
</tr>
<tr>
<td>TH4</td>
<td>P03 ------------&gt;&gt;----------- #SPISSn</td>
</tr>
<tr>
<td>TH7</td>
<td>P27 ------------&gt;&gt;----------- P27</td>
</tr>
<tr>
<td>TH9</td>
<td>GND ------------&gt;&lt;----------- GND</td>
</tr>
</tbody>
</table>

2. Launch the slave example program first, then the master program

Operations

1. Initialize the SPIA module in slave mode as below:
   - Data length is 8bit
   - Data format is MSB first
2. Assign GPIO P27 as input to recognize Read/Write command from master.
3. Receive the 'BUF_SIZE' bytes of data from the master.
4. Send the 'BUF_SIZE' bytes of random data to the master.
3.16 Power Supply Voltage Detection Circuit (SVD2)

SVD2 is a supply voltage detector to monitor the power supply voltage on the VDD pin or the voltage applied to an external pin.

This example shows VDD voltage drop detection.

Hardware Setup

Example requires S5U1C31W74T1 evaluation board configured to power from the debug probe. The PC's USB port is connected to VDD on S5U1C31W74T1 evaluation board with a USB cable.

Operations

1. Software prepares to watch the VDD pin dropping the voltage below some limit.
2. USB cable is disconnected.
3. Software detects voltage drop and reports it on the terminal.

Example of Output

- CPU clock- seCLG_IOSC (20000000)
SVD is configured to detect the voltage drop.
Please disconnect USB cable.
Power voltage drop detected
Interrupt Low voltage occurred
IRQ handler called
Exit
3.17 16-Bit Timer (T16)

T16 module is a 16-bit timer.

This example programs the T16 channel 0 timer to interrupt periodically and counts the number of interrupts that occurred within a 5-second interval.

Operations

1. IOSC is selected as timer clock source. Example code does IOSC auto-trimming to provide clock accuracy for the timer clock.
2. Initializes T16 channel 0.
3. Configures T16 channel 0 interrupts.
4. Enables T16 interrupts.
5. Counts a number of interrupts happened during 5 second interval.

Example of Output

-CPU clock- seCLG_IOSC (20000000)
CLG IOSC Auto-trimming ok
IRQ interrupted: 1695 times during 5 sec
Exit
3.18 16-bit PWM Timer (T16B)

T16B module is a 16-bit PWM timer with comparator/capture functions.

This example exercises the various comparator/capture functions of the T16B.

Operations

1. Set the 16-bit PWM timer as follows and start the 16-bit PWM timer.
   - Mode: Repeat up-count mode
   - Maximum counter value: 0x5000
   - Comparator/capture circuit 0: Comparator mode (compare buffer: 0x2000)
   - Comparator/capture circuit 1: Number of capture interrupts in capture mode (trigger signal: LOW)

2. Start the 16-bit PWM timer and put CPU in a Halt state.

3. When an interrupt occurs in the 16-bit PWM timer, release CPU from the Halt state.

4. Each time an interrupt occurs in the 16-bit PWM timer, get the number of interrupts below.
   - Number of compare interrupts
   - Number of capture interrupts
   - Number of maximum-count interrupts
   - Number of count-zero interrupts

5. When a compare interrupt occurs, set the trigger signal for capture to HIGH.

6. When a maximum-count interrupt occurs, set the trigger signal for capture to LOW.

Example of Output

- CPU clock - seCLG_IOSC (20000000)
- Comparator Count = 0x2000
- Timer Count = 0x0010
- Max Count = 0x5000
- Interrupt Max Count = 10
- Interrupt Zero Count = 11
- Interrupt Comparator Count = 10
- Capture Count Data [0] = 0x2007
- Capture Count Data [1] = 0x0005
- Capture Count Data [2] = 0x2007
- Capture Count Data [3] = 0x0005
- Capture Count Data [4] = 0x2007
- Capture Count Data [5] = 0x0005
- Capture Count Data [6] = 0x2007
- Capture Count Data [7] = 0x0005
- Capture Count Data [8] = 0x2007
- Capture Count Data [9] = 0x0005
- Capture Count Data [10] = 0x2007
- Capture Count Data [11] = 0x0005
- Capture Count Data [12] = 0x2007
- Capture Count Data [13] = 0x0005
- Capture Count Data [14] = 0x2007
- Capture Count Data [15] = 0x0005
- Capture Count Data [16] = 0x2007
- Capture Count Data [17] = 0x0005
- Capture Count Data [18] = 0x2007
- Capture Count Data [19] = 0x0005
- Exit
3.19 UART (UART2)

The UART2 module provides an asynchronous serial interface. This example shows how to program the UART2 to send and receive characters when connected to a PC through a USB-to-UART adapter.

Hardware Setup

1. Connect S5U1C31W74T1 evaluation board to PC via USB Adapter for UART as it is explained in Section 2.2.1 and shown on the Figure 2.2.1.3 and on Figure 2.2.1.4.
2. Run a terminal program.
3. Configure terminal program for baud rate 115200, 8 data bits, 1 stop bit, no parity.

Operations

1. Example initializes UART2 as below:
   - Baud rate is 115200
   - Data length is 8bit
   - Stop bit length is 1bit
   - Parity is Non parity
2. ASCII characters are transmitted from UART2 and displayed in the terminal program window.
3. Then the Example program waits for the input of the 8 characters.
4. When typing of the 8 characters completed the characters are sent back to the terminal program window.

Example of Output

```
-CPU clock- seCLG_IOSC (20000000)
abcefgiabcefgi ... waiting for console input...
1234567812345678
Exit
```
3.20 USB CDC Device (USB_CDC)

USB module is a USB target device controller that supports FS mode based on the USB 2.0 standard. The Example code for USB module is a CDC ACM (COM PORT).

The example application echoes back the character received from the COM PORT.

**Hardware Setup**

Connect evaluation board to PC by USB cable.
3.21 USB 2.0 FS Device Controller (USB_HID_S5U1C31W74T1)

USB module is a USB target device controller that supports FS mode based on the USB 2.0 standard. The Example code for USB module is a Human Interface Device (HID) device. The open-source CMSIS USB stack is used for the HID example software.

HID devices must meet a few general requirements that are imposed to keep the HID interface standardized and efficient. All HID devices must have a control endpoint (Endpoint 0), and an interrupt IN endpoint. Many devices also use an interrupt OUT endpoint. In most cases, HID devices are not allowed to have more than one OUT and one IN endpoint. All data transferred must be formatted as reports whose structure is defined in the report descriptor. HID devices must respond to standard HID requests in addition to all standard USB requests.

Hardware Setup
Connect the evaluation board to PC by USB cable.

Operations
1. On the PC side, start the C31W74\Utility\HidClient.exe utility.
2. In the utilities window select EPSON CMSIS-HID
3. Click on outputs to observe bits on the S5U1C31W74T1 evaluation board display.
4. Push SW100, SW101 buttons on the board to observe inputs in the HidClient.exe utility window.
5. Verify Wakeup by PC. Set PC to sleep. Wake up PC. Observe HidClient.exe continues operation.
7. Wake up PC by pressing SW102.
8. Check snooze. Do sleep mode first, then trigger SNOOZE by pressing SW103.
Options for Outputs and Inputs:

- Click LED0-LED7 outputs and observe bits set on the S5U1C31W74T1 evaluation board display.
- Push SW100, SW101 buttons on the board to observe the “PRESSED” status in the utility’s window.
- Verify Remote Wakeup. Enable “Allow this device to wake up the computer” in the Power management tab of Device Manager. Refer to Windows documentation for details of Power management. Set PC to sleep. Wake up PC by pressing SW102.

**Note:** The Wakeup functions have only been tested under Windows 7.
3.22 USB MSC Device (USB_MSC)

USB module is a USB target device controller that supports FS mode based on the USB 2.0 standard. The Example code for USB module is an MSC device.

The example application presents a RAM disk drive with a README.txt file to the PC.

Hardware Setup

Connect the S5U1C31W74T1evaluation board to PC by USB cable.

Example of Output

- CPU clock: seCLG_IOSC (20000000)
  Reset
  Suspend
  Resume
  Reset
  Reset
  Configure
3.23 WatchDog Timer (WDT2)

WDT2 module restarts the system if a problem occurs.

This example shows how to program the WDT2 to generate an NMI interrupt and a reset.

Operations

1. Initializes WDT2.
2. OSC1 is set as WDT2's clock source. OSC1 is started and configured to operate in sleep mode.
3. Shows NMI interrupts due to comparator match.
4. Second scenario shows Reset after NMI mode when WDT2 is reset.
5. Third scenario shows Reset after NMI mode when WDT2 is not reset.

Example of Output

- CPU clock- seCLG_IOSC (20000000)
  WDT Clock source = (1)
  WDT Clock divider = (0)
  WDT CLK = 250 Hz. CMP count = 1023
  WDT 4 secs cycle is set
  NMI interrupts due to comparator match in NMI Mode.
  WDT NMI interrupts = 1

Watchdog timer was reset in Reset and NMI Mode.
Chip was alive after NMI
  WDT Clock source = (1)
  WDT Clock divider = (0)
  WDT CLK = 250 Hz. CMP count = 250
  WDT 1 secs cycle is set
  WDT NMI interrupts = 5

Watchdog timer was not reset in Reset and NMI Mode.
Chip was reset on next comparator match.
  WDT Clock source = (1)
  WDT Clock divider = (0)
  WDT CLK = 250 Hz. CMP count = 250
  WDT 1 secs cycle is set
3.24 Flash Programming

This example erases and programs the internal flash memory in the S1C31W74 using the seFlashLibrary. The seFlashLibrary is implemented based on the specification of the CMSIS-Driver Flash Interface.

Operations

1. Call the GetInfo() function to get the information on the internal flash memory.
2. Call the GetVersion() function to get the version of the flash driver.
3. Call the Initialize() function to initialize the flash driver.
4. Call the EraseSector() function to erase the sector specified by the argument.
5. Call the ProgramData() function to write the data to the sector specified in step 4.
6. Call the ReadData() function to read the data from the sector specified in step 4, and compare the read data with the data written in step 5.
7. Call the Uninitialize() function to make the flash driver uninitialized.

Usage Notes of seFlashLibrary

Please note the following points when using this library.

- Make sure to disable interrupts before calling functions provided in this library.
- When executing this library, do not destroy the area where the library is placed.
- When using this library, pay attention to the number of times Flash memory can be rewritten. For the specifications of flash memory, refer to "S1C31W74 Technical Manual".
- This library uses the 16-bit timer (T16) ch.0. Therefore, after executing this library, the register setting of the 16-bit timer (T16) ch.0 has been changed. Be careful when using this library with a program using the 16-bit timer (T16) ch.0.
- This library switches the system clock to IOSC and executes it. Therefore, after executing the library, the register setting of the clock generator (CLG) has been changed. If necessary, take countermeasures such as backing up register settings of CLG before library execution and restoring register setting of CLG after library execution.
3.25 EEPROM Emulation Library

This example writes data to the emulated EEPROM which uses the internal flash memory of the S1C31W74 using the seEepromLibrary, and then reads back and compares the data to expected values. Emulated EEPROM uses 256 bytes of internal Flash memory for each byte of EEPROM. The Flash area from 0x60000 to 0x7FFFF is used for EEPROM emulation and provides 512 bytes of EEPROM with 100,000 read/write cycles.

The seEepromLibrary is implemented based on the specification of the CMSIS-Driver Flash Interface. The header file for the emulated EEPROM routines is in CMSIS\Driver\Include\Driver_EEPROM.h.

Before using the emulated EEPROM, a one-time erase of the Flash area from 0x60000 to 0x7FFFF must be performed.

Parameter Settings

To change the starting address of the internal Flash area for the emulate EEPROM, edit the linker configuration file.

For IAR EWARM, the internal Flash area of the emulated EEPROM is located in the section “EEPROM1”. To change the starting address, redefine the memory region of “EEPROM1” in the “Examples/EEPROM/board/S5U1C31W74T1/IAR/config/S1C31W74_flash.icf”.

For MDK-ARM(uVision), the internal Flash area of the emulated EEPROM is located in the section “ER_IROM2”. To change the starting address, redefine the memory region of “LR_IROM2” and “ER_IROM2” in “Examples/EEPROM/board/S5U1C31W74T1/eeprom_flash.scf”.

To change the size of emulated EEPROM and the number of the retries, edit “Driver_EEPROM.h” to redefine the constants shown below.

```c
#define CONFIG_EEPROM_SIZE_MAX(512)
#define CONFIG_RETRY_COUNT(4)
```

The “CONFIG_EEPROM_SIZE_MAX” indicaates the size of the emulated EEPROM. This size can be selected one of 32/64/128/256/512.

The “CONFIG_RETRY_COUNT” indicates the number of write retries when a writing has failed. Increasing the number of write retries causes the processing time of the writing routine to increase and performance to decrease. So it should only be set to several times.

Operations

1. Call the GetInfo() function to get the information on the emulated EEPROM, if necessary.
2. Call the GetVersion() function to get the version of the emulated EEPROM driver, if necessary.
3. Call the ProgramData() function to write the data to emulated EEPROM.
4. Call the ReadData() function to read the data from emulated EEPROM.

Usage Notes of seEepromLibrary

Please note the following points when using this library.

- Make sure to disable interrupts before calling functions provided in this library.
- When executing this library, do not destroy the area where the library is placed.
- This library uses the 16-bit timer (T16) ch.0. Therefore, after executing this library, the register setting of the 16-bit timer (T16) ch.0 has been changed. Be careful when using this library with a program using the 16-bit timer (T16) ch.0.
- This library switches the system clock to IOSC and executes it. Therefore, after executing the library, the register setting of the clock generator (CLG) has been changed. If necessary, take countermeasures such as backing up register settings of CLG before library execution and restoring register setting of CLG after library execution.
3.26 Boot Loader (BootLoader)

This example loads a program transmitted from the outside by UART communication.

For details of this example, refer to "S1C31W74 Boot Loader Manual" on the separate document.
Appendix. Use of Free Trial Version IDE

You can build the example projects in this sample software using the free trial version of IDEs, for example, IAR EWARM or MDK-ARM(uVision). For the free trial version, you can select the version of “time-limited with fully functional” or the version of “size-limited without any time limit”. However, when selecting the version of “size-limited without any time limit”, some example projects may not be built due to the code-size limitation. Below is the list of example projects which can be built using the size-limited version.

Table A.1 Available Example Projects

<table>
<thead>
<tr>
<th>Example Project Name</th>
<th>IAR EWARM</th>
<th>MDK-ARM (uVision)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLG</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>DMAC</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>Flash</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>I2C</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>LCD32B</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>PPORT</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>QSPI</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>QSPI_DMA</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>QSPI_MASTER</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>QSPI_SLAVE</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>REMC2</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>RFC</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>RTCA</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>SNDA</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>SPIA_MASTER</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>SPIA_SLAVE</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>SVD2</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>T16</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>T16B</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>UART2</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>USB_CDC</td>
<td>Available</td>
<td>Available</td>
</tr>
<tr>
<td>USB_HID_S5U1C31W74T1</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>USB_MSC</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>WDT2</td>
<td>Available</td>
<td>Available</td>
</tr>
</tbody>
</table>

Note: Depending on the version of the free trial version IDE, example projects may not be built. Also, the above table is not intended to guarantee the operation of example projects to be built using the free trial version IDE.
## Revision History

<table>
<thead>
<tr>
<th>Rev. No.</th>
<th>Date</th>
<th>Page</th>
<th>Category</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rev.1.00</td>
<td>04/25/2017</td>
<td>All</td>
<td>New</td>
<td>New establishment</td>
</tr>
<tr>
<td>Rev.2.00</td>
<td>08/03/2017</td>
<td>1, 4-25</td>
<td>Modify</td>
<td>Modified sections 1.1, 2.2, 2.3, 2.4 to support ENVPP pin and Bridge Board Ver.2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4-25</td>
<td>Change</td>
<td>Changed sections 2.2, 2.3 and 2.4 significantly to clarify procedures regarding the sample software operations and support ENVPP pin and Bridge Board Ver.2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>58</td>
<td>Add</td>
<td>Added section 3.26 to support the sample software package Ver.2.0.</td>
</tr>
<tr>
<td>Rev.2.10</td>
<td>05/31/2018</td>
<td>9, 17</td>
<td>Change</td>
<td>Changed to Sample Software installer and setup utility executables</td>
</tr>
<tr>
<td></td>
<td></td>
<td>59</td>
<td>Add</td>
<td>Added “Appendix”.</td>
</tr>
<tr>
<td>Last</td>
<td></td>
<td></td>
<td>Change</td>
<td>Updated contact information</td>
</tr>
<tr>
<td>Rev.3.00</td>
<td>02/26/2019</td>
<td>4, 7,11, 15, 20</td>
<td>Modify</td>
<td>Modified section 2.2.1, 2.3.1, 2.3.5, 2.4.1 and 2.4.5.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Delete</td>
<td>Deleted section 2.2.4.</td>
</tr>
</tbody>
</table>
International Sales Operations

America
Epson America, Inc.

Headquarter:
3840 Kilroy Airport Way
Long Beach, California 90806-2452 USA
Phone: +1-562-290-4677

San Jose Office:
214 Devcon Drive
San Jose, CA 95112 USA
Phone: +1-800-228-3964 or +1-408-922-0200

Europe
Epson Europe Electronics GmbH
Reesstrasse 15, 80992 Munich, Germany
Phone: +49-89-14005-0 FAX: +49-89-14005-110

Asia
Epson (China) Co., Ltd.
4th Floor, Tower 1 of China Central Place, 81 Jianguo Road, Chaoyang District, Beijing 100025 China
Phone: +86-10-8522-1199 FAX: +86-10-8522-1120

Shanghai Branch
Room 1701 & 1704, 17 Floor, Greenland Center II, 562 Dong An Road, Xu Hu District, Shanghai, China
Phone: +86-21-5330-4888 FAX: +86-21-5423-4677

Shenzhen Branch
Room 804-805, 8 Floor, Tower 2, All Center,No.3331, Keyuan South RD(Shenzhen bay), Nanshan District, Shenzhen 518054, China
Phone: +86-10-3299-0588 FAX: +86-10-3299-0560

Epson Taiwan Technology & Trading Ltd.
15F, No.100, Songren Rd, Sinyi Dist, Taipei City 110, Taiwan
Phone: +886-2-8786-6688

Epson Singapore Pte., Ltd.
1 HarbourFront Place,
#03-02 HarbourFront Tower One, Singapore 098633
Phone: +65-6586-5500 FAX: +65-6271-3182

Seiko Epson Corp.
Korea Office
19F, KLI 63 Bldg, 60 Yoido-dong, Youngdeungpo-Ku, Seoul 150-763, Korea
Phone: +82-2-784-6027 FAX: +82-2-767-3677

Seiko Epson Corp.
Sales & Marketing Division
Device Sales & Marketing Department
421-8, Hino, Hino-shi, Tokyo 191-8501, Japan
Phone: +81-42-587-5816 FAX: +81-42-587-5116

Document Code: 413276203
First Issue April 2017
Revised February 2019 in Japan