

CMOS 16-BIT SINGLE CHIP MICROCONTROLLER

S1C17M01 Technical Manual

Evaluation board/kit and Development tool important notice

- 1. This evaluation board/kit or development tool is designed for use for engineering evaluation, demonstration, or development purposes only. Do not use it for other purposes. It is not intended to meet the requirements of design for finished products.
- 2. This evaluation board/kit or development tool is intended for use by an electronics engineer and is not a consumer product. The user should use it properly and in a safe manner. Seiko Epson dose not assume any responsibility or liability of any kind of damage and/or fire coursed by the use of it. The user should cease to use it when any abnormal issue occurs even during proper and safe use.
- 3. The part used for this evaluation board/kit or development tool may be changed without any notice.

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You are requested not to use, to resell, to export and/or to otherwise dispose of the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes.

All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

i

Preface

This is a technical manual for designers and programmers who develop a product using the S1C17M01. This document describes the functions of the IC, embedded peripheral circuit operations, and their control methods.

For the CPU functions and instructions, refer to the "S1C17 Family S1C17 Core Manual." For the functions and operations of the debugging tools, refer to the respective tool manuals. (Our "Products: Document Downloads" website provides the downloadable manuals.)

Notational conventions and symbols in this manual

Register address

Peripheral circuit chapters do not provide control register addresses. Refer to "Peripheral Circuit Area" in the "Memory and Bus" chapter or "List of Peripheral Circuit Control Registers" in the Appendix.

Register and control bit names

In this manual, the register and control bit names are described as shown below to distinguish from signal and pin names.

XXX register: Represents a register including its all bits.

Represents the one control bit YYY in the XXX register. XXX.YYY bit:

XXX.ZZZ[1:0] bits: Represents the two control bits ZZZ1 and ZZZ0 in the XXX register.

Register table contents and symbols

Initial: Value set at initialization

Reset: Initialization condition. The initialization condition depends on the reset group (H0, H1, or S0). For more information on the reset groups, refer to "Initialization Conditions (Reset Groups)" in the "Power Supply, Reset, and Clocks" chapter.

R/W: R =Read only bit W =

Write only bit

WP = Write only bit with a write protection using the MSCPROT.PROT[15:0] bits

R/W = Read/write bit

R/WP = Read/write bit with a write protection using the MSCPROT.PROT[15:0] bits

Control bit read/write values

This manual describes control bit values in a hexadecimal notation except for one-bit values (and except when decimal or binary notation is required in terms of explanation). The values are described as shown below according to the control bit width.

1 bit 0 or 1 2 to 4 bits: 0x0 to 0xf 5 to 8 bits: 0x00 to 0xff9 to 12 bits: 0x000 to 0xfff 13 to 16 bits: 0x0000 to 0xffff

0 to 9999... Decimal:

Binary: 0b0000... to 0b1111...

Channel number

Multiple channels may be implemented in some peripheral circuits (e.g., 16-bit timer, etc.). The peripheral circuit chapters use 'n' as the value that represents the channel number in the register and pin names regardless of the number of channel actually implemented. Normally, the descriptions are applied to all channels. If there is a channel that has different functions from others, the channel number is specified clearly.

Example) T16_nCTL register of the 16-bit timer

If one channel is implemented (Ch.0 only): $T16_nCTL = T16_0CTL$ only If two channels are implemented (Ch.0 and Ch.1): T16_nCTL = T16_0CTL and T16_1CTL

For the number of channels implemented in the peripheral circuits of this IC, refer to "Features" in the "Overview" chapter.

- Contents -

	Not	ational co	onventions and symbols in this manual	i
1	Overvi	ew		1-1
	1.1	Features	S	1-1
	1.2	Block Di	agram	1-3
	1.3	Pins		1-4
		1.3.1	Pin Configuration Diagram (TQFP13-64PIN)	1-4
		1.3.2	Pad Configuration Diagram (Chip)	1-5
		1.3.3	Pin Descriptions	1-6
2	Power	Supply,	Reset, and Clocks	2-1
	2.1	Power G	Generator (PWG)	2-1
		2.1.1	Overview	2-1
		2.1.2	Pins	2-1
		2.1.3	V _{D1} Regulator Operation Mode	2-1
	2.2	System	Reset Controller (SRC)	2-2
		2.2.1	Overview	2-2
		2.2.2	Input Pin	2-2
			Reset Sources	
			Initialization Conditions (Reset Groups)	
	2.3		enerator (CLG)	
			Overview	
			Input/Output Pins	
			Clock Sources	
	0.4		Operations	
	2.4	-	ng Mode	
			Initial Boot Sequence.	
	0.5		Transition between Operating Modes	
		•	ts	
	2.6		Registers	
			System Clock Control Register	
			Oscillation Control Register	
			IOSC Control Register	
		CLG	OSC1 Control Register	2-15
			Interrupt Flag Register	2-16
			Interrupt Enable Register	
			FOUT Control Register	
3	CPU a	nd Debu	ugger	3-1
	3.1	Overviev	N	3-1
	3.2	CPU Co	re	3-2
		3.2.1	CPU Registers	3-2
			Instruction Set	
			Reading PSR	
			I/O Area Reserved for the S1C17 Core	
	3.3		er	
			Debugging Functions	
			Resource Requirements and Debugging Tools	
			List of debugger input/output pins	
		3.3.4	External Connection	3-3

3.4	•	
	MISC PSR Register	
	Debug RAM Base Register	3-4
Memor	y and Bus	4-1
	-	
	•	
	4.3.1 Flash Memory Pin	
	4.3.2 Flash Bus Access Cycle Setting	4-2
	4.3.3 Flash Programming	
	4.3.4 Flash Security Function	4-3
4.5	Display Data RAM	4-4
4.6		
	4.6.1 System-Protect Function	
4.7		
	MISC System Protect Register	
	<u> </u>	
5.2		
5.4		
	·	
	·	
5.8	•	
1/0 5		
6.2		
	· · · · · · · · · · · · · · · · · · ·	
6.3		
0.0		
	0.3.2 GIOCK SUDDIV IN SLEEP IVIOGE	6-3
	6.3.2 Clock Supply in SLEEP Mode	
6.4	6.3.3 Clock Supply in DEBUG Mode	6-3
6.4		6-3 6-3
6.4	6.3.3 Clock Supply in DEBUG Mode Operations	6-3 6-3 6-3
	Memor 4.1 4.2 4.3 4.4 4.5 4.6 4.7 Interru 5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.8 I/O Por 6.1 6.2	Memory and Bus

	6.6	Control Registers	
		Px Port Data Register	
		Px Port Enable Register	
		Px Port Pull-up/down Control Register	
		Px Port Interrupt Flag Register	
		Px Port Interrupt Control Register	
		Px Port Chattering Filter Enable Register Px Port Mode Select Register	
		Px Port Function Select Register	
		P Port Clock Control Register	
		P Port Interrupt Flag Group Register	
	6.7	Control Register and Port Function Configuration of this IC	
	• • • • • • • • • • • • • • • • • • • •	6.7.1 P0 Port Group	
		6.7.2 P1 Port Group	
		6.7.3 P2 Port Group	
		6.7.4 P3 Port Group	
		·	
		6.7.5 P4 Port Group	
		6.7.6 P5 Port Group	
		6.7.7 Pd Port Group	
		6.7.8 Common Registers between Port Groups	
7	Watch	dog Timer (WDT)	7-1
	7.1	Overview	7-1
	7.2	Clock Settings	7-1
		7.2.1 WDT Operating Clock	7-1
		7.2.2 Clock Supply in DEBUG Mode	
	7.3	Operations	
	7.0	7.3.1 WDT Control	
		7.3.2 Operations in HALT and SLEEP Modes	
	7.4		
	7.4	Control Registers	
		WDT Clock Control Register	
		WDT Control Register	
8	Real-T	ime Clock (RTCA)	8-1
	8.1	Overview	8-1
	8.2	Output Pin and External Connection	8-1
		8.2.1 Output Pin	8-1
	8.3	Clock Settings	8-2
		8.3.1 RTCA Operating Clock	
		8.3.2 Theoretical Regulation Function	
	8.4	Operations	
	0.4	8.4.1 RTCA Control	
		8.4.2 Real-Time Clock Counter Operations	
		8.4.3 Stopwatch Control	
		·	
		8.4.4 Stopwatch Count-up Pattern	
		Interrupts	
	8.6	Control Registers	
		RTC Control Register	
		RTC Second Alarm Register	
		RTC Hour/Minute Alarm Register	
		RTC Stopwatch Control Register	
		RTC Second/1Hz Register	
		RTC Hour/Minute Register	
		RTC Month/Day Register RTC Year/Week Register	

		RTC Interrupt Flag Register	
		RTC Interrupt Enable Register	8-13
9 5	vlaguS	Voltage Detector (SVD)	.9-1
		Overview	
	9.2	Input Pin and External Connection	
		9.2.1 Input Pin	
	9.3	Clock Settings	
		9.3.1 SVD Operating Clock	
		9.3.2 Clock Supply in SLEEP Mode	
		9.3.3 Clock Supply in DEBUG Mode	
	9.4 (Operations	
		9.4.1 SVD Control	
		9.4.2 SVD Operations	. 9-4
	9.5	SVD Interrupt and Reset	9-4
		9.5.1 SVD Interrupt	9-4
		9.5.2 SVD Reset	9-5
	9.6	Control Registers	. 9-5
		SVD Clock Control Register	
		SVD Control Register	. 9-6
		SVD Status and Interrupt Flag Register	
		SVD Interrupt Enable Register	. 9-8
10	16-bit	Timers (T16)	10-1
		Overview	
		Input Pin	
	10.3	Clock Settings	
		10.3.1 T16 Operating Clock	
		10.3.2 Clock Supply in SLEEP Mode	
		10.3.3 Clock Supply in DEBUG Mode	
		10.3.4 Event Counter Clock	
	10.4	Operations	10-2
		10.4.1 Initialization	10-2
		10.4.2 Counter Underflow	10-3
		10.4.3 Operations in Repeat Mode	10-3
		10.4.4 Operations in One-shot Mode	10-3
		10.4.5 Counter Value Read	10-4
	10.5	Interrupt	10-4
	10.6	Control Registers	10-4
		T16 Ch.n Clock Control Register	
		T16 Ch.n Mode Register	10-5
		T16 Ch.n Control Register	10-5
		T16 Ch.n Reload Data Register	
		T16 Ch.n Counter Data Register	
		T16 Ch.n Interrupt Flag Register	
		T16 Ch.n Interrupt Enable Register	10-7
11	UART	(UART)	11-1
		Overview	
		Input/Output Pins and External Connections	
	11.2	11.2.1 List of Input/Output Pins	
		11.2.2 External Connections	
		11.2.3 Input Pin Pull-Up Function	
_		11.2.4 Output Pin Open-Drain Output Function	11-2
	17M01 TE(/. 1.2)	CHNICAL MANUAL Seiko Epson Corporation	

	11.3	Clock Settings	
		11.3.1 UART Operating Clock	
		11.3.2 Clock Supply in SLEEP Mode	11-2
		11.3.3 Clock Supply in DEBUG Mode	11-3
		11.3.4 Baud Rate Generator	11-3
	11.4	Data Format	11-3
	11.5	Operations	11-4
		11.5.1 Initialization	
		11.5.2 Data Transmission	
		11.5.3 Data Reception	
		11.5.4 IrDA Interface	
	11.6	Receive Errors	
		11.6.1 Framing Error	
		11.6.2 Parity Error	
		11.6.3 Overrun Error	
	11 7	Interrupts	
		·	
	11.0	Control Registers	
		UART Ch.n Mode Register	
		UART Ch.n Baud-Rate Register	
		UART Ch.n Control Register	
		UART Ch.n Transmit Data Register	
		UART Ch.n Receive Data Register	
		UART Ch.n Status and Interrupt Flag Register	
		UART Ch.n Interrupt Enable Register	
12 S	mchi	onous Serial Interface (SPIA)	12-1
12 0		Overview	
	12.2	Input/Output Pins and External Connections	
		12.2.1 List of input/Output Piris	
		12.2.3 Pin Functions in Master Mode and Slave Mode	
		12.2.4 Input Pin Pull-Up/Pull-Down Function	
	100		
	12.3	Clock Settings	
		12.3.1 SPIA Operating Clock	
		12.3.2 Clock Supply in DEBUG Mode	
		12.3.3 SPI Clock (SPICLKn) Phase and Polarity	
		Data Format	
	12.5	Operations	
		12.5.1 Initialization	
		12.5.2 Data Transmission in Master Mode	
		12.5.3 Data Reception in Master Mode	
		12.5.4 Terminating Data Transfer in Master Mode	
		12.5.5 Data Transfer in Slave Mode	
		12.5.6 Terminating Data Transfer in Slave Mode	12-10
	12.6	Interrupts	12-10
	12.7	Control Registers	12-11
		SPIA Ch.n Mode Register	
		SPIA Ch.n Control Register	
		SPIA Ch.n Transmit Data Register	
		SPIA Cha Interrupt Flag Register	
		SPIA Ch.n Interrupt Flag Register	
		OF 17 COLLIT INTO TUPE ENGOIS FROM THE STATE OF THE STATE	14

13	I ² C (I20	D)	.13-1
	13.1	Overview	13-1
	13.2	Input/Output Pins and External Connections	13-2
		13.2.1 List of Input/Output Pins	
		13.2.2 External Connections	
	13.3	Clock Settings	
		13.3.1 I2C Operating Clock	
		13.3.2 Clock Supply in DEBUG Mode	
		13.3.3 Baud Rate Generator	
	13.4	Operations	
		13.4.1 Initialization	
		13.4.2 Data Transmission in Master Mode	
		13.4.3 Data Reception in Master Mode	
		13.4.4 10-bit Addressing in Master Mode	
		13.4.5 Data Transmission in Slave Mode	
		13.4.6 Data Reception in Slave Mode	13-12
		13.4.7 Slave Operations in 10-bit Address Mode	13-14
		13.4.8 Automatic Bus Clearing Operation	13-14
		13.4.9 Error Detection	13-15
	13.5	Interrupts	13-16
	13.6	Control Registers	13-17
		I2C Ch.n Clock Control Register	13-17
		I2C Ch.n Mode Register	13-18
		I2C Ch.n Baud-Rate Register	
		I2C Ch.n Own Address Register	
		I2C Ch.n Control Register	
		I2C Ch.n Receive Data Register	
		I2C Ch.n Status and Interrupt Flag Register	
		I2C Ch.n Interrupt Enable Register	
14	I CD D	river (LCD8A)	14-1
• •		Overview	
	14.2	Output Pins and External Connections	
		14.2.1 List of Output Pins	
	110		
	14.3	Clock Settings	
		14.3.1 Clock Supply in SLEEP Mode	
		14.3.3 Clock Supply in DEBUG Mode	
		14.3.4 Frame Frequency	
	111		
	14.4	LCD Power Supply	
		14.4.2 External Voltage Application Mode 1	
		14.4.3 External Voltage Application Mode 2	
		14.4.4 LCD Voltage Regulator Settings	
		14.4.5 LCD Voltage Booster Setting	
		14.4.6 LCD Contrast Adjustment	
	1/15	Operations	
	14.5	14.5.1 Initialization	
		14.5.2 Display On/Off	
		14.5.3 Inverted Display	
		14.5.4 Drive Duty Switching	
		14.5.5 Drive Waveforms	

		14.5.6 Partial Common Output Drive	
		14.5.7 n-Segment-Line Inverse AC Drive	14-9
	14.6	Display Data RAM	14-9
		14.6.1 Display Area Selection	14-9
		14.6.2 Segment Pin Assignment	
		14.6.3 Common Pin Assignment	14-10
	14.7	Interrupt	14-11
	14.8	Control Registers	
		LCD8A Clock Control Register	
		LCD8A Control Register	
		LCD8A Timing Control Register	
		LCD8A Power Control RegisterLCD8A Display Control Register	
		LCD8A Interrupt Flag Register	
		LCD8A Interrupt Enable Register	
15	B/F Co	onverter (RFC)	
13		Overview	
		Input/Output Pins and External Connections	
	15.2	15.2.1 List of Input/Output Pins	
		15.2.2 External Connections	
	15.0		
	15.3	Clock Settings	
		15.3.1 RFC Operating Clock	
		15.3.3 Clock Supply in DEBUG Mode	
	15 /	Operations	
	15.4	15.4.1 Initialization	
		15.4.2 Operating Modes	
		15.4.3 RFC Counters	
		15.4.4 Converting Operations and Control Procedure	
		15.4.5 CR Oscillation Frequency Monitoring Function	
	15.5	Interrupts	
		Control Registers	
	13.0	RFC Ch.n Clock Control Register	
		RFC Ch.n Control Register	
		RFC Ch.n Oscillation Trigger Register	
		RFC Ch.n Measurement Counter Low and High Registers	
		RFC Ch.n Time Base Counter Low and High Registers	
		RFC Ch.n Interrupt Flag Register	
		RFC Ch.n Interrupt Enable Register	
16		nsor Controller (AMRC)	
	16.1	Overview	16-1
	16.2	Input/Output Pins and External Connections	
		16.2.1 List of Input/Output Pins	
		16.2.2 External Connections	
	16.3	Clock Settings	
		16.3.1 AMRC Operating Clock	
		16.3.2 Clock Supply in SLEEP Mode	
		16.3.3 Clock Supply in DEBUG Mode	
	16.4	Operations	
		16.4.1 Initialization	
		16.4.2 Measurement Control and Operations	
		16.4.3 Pulse Output Function	16-6

16.4.4 Hystere	sis Control Function	16-7
16.5 Interrupts		16-7
· · · · · · · · · · · · · · · · · · ·	S	
•	ontrol Register	
	trol Register	
AMRC Pulse Co	ontrol Register	16-9
	Register	
	Rotation Counter Register	
	Stop Counter Register	
	ounter Ch.x Register	
	Inter Compare Setting Register	
	egister	
	Flag Register	
	Enable Register	
17 Electrical Characteris	tics	17-1
17.1 Absolute Maximu	um Ratings	17-1
17.2 Recommended (Operating Conditions	17-1
	otion	
	ontroller (SRC) Characteristics	
	(CLG) Characteristics	
	naracteristics	
	t (PPORT) Characteristics	
17.8 Supply Voltage D	Petector (SVD) Characteristics	17-6
17.9 UART (UART) Ch	aracteristics	17-7
17.10 Synchronous Se	erial Interface (SPIA) Characteristics	17-7
17.11 I ² C (I2C) Charac	cteristics	17-8
	D8A) Characteristics	
•	RFC) Characteristics	
	stroller (AMRC) Characteristics	
	ction Diagram	
	-	
•		
	heral Circuit Control Registers	
0x4000–0x4008	3 Misc Registers (MISC)	
0x4020	Power Generator (PWG)	
	e Clock Generator (CLG)	
	e Interrupt Controller (ITC)	
	2 Watchdog Timer (WDT)	
	Real-time Clock (RTCA)	
	S Supply Voltage Detector (SVD)	
	16-bit Timer (T16) Ch.0	
0x41b0	Flash Controller (FLASHC)	
	2 I/O Ports (PPORT)	
	UART (UART)	
	16-bit Timer (T16) Ch.1	
	a Synchronous Serial Interface (SPIA) Ch.0	
	2 I ² C (I2C)	
	16-bit Timer (T16) Ch.2	
	: 16-bit Timer (T16) Ch.3	
0x5260-0x5260	: 16-bit Timer (T16) Ch.4	AP-A-14
	Synchronous Serial Interface (SPIA) Ch 1	

	0x5400-0x540	Oc LCD Driver (LCD8A)	AP-A-15
	0x5440-0x545	50 R/F Converter (RFC)	AP-A-16
	0x5480-0x549	e MR Sensor Controller (AMRC)	AP-A-17
	0xffff90	Debugger (DBG)	AP-A-18
Apper	ndix B Power Savi	ng	AP-B-1
	B.1 Operating Status	S Configuration Examples for Power Saving	AP-B-1
	B.2 Other Power Sav	ving Methods	AP-B-2
Apper	ndix C Mounting F	Precautions	AP-C-1
Apper	ndix D Measures A	Against Noise	AP-D-1
Apper	ndix E Initializatio	n Routine	AP-E-1
Revisi	on History		

1 Overview

The S1C17M01 is an ultra low-power MCU equipped with an MR (magnetoresistive) sensor controller that allows an MR sensor array optimized for flow measurement (recommended sensor: KG1205-61 manufactured by KOHDEN Co., Ltd.) to be connected directly. This IC includes an LCD driver to display the flow count and the readouts on the indicator, and the synchronous serial interface, UART, and I²C interface for wireless communication with a remote meter reading system. This IC allows measurement of various environmental conditions such as a temperature and humidity measurement using the R/F converter, and a supply voltage measurement using the supply voltage detector.

1.1 Features

Table 1.1.1 Features

	Table 1.1.1 Teatures				
Model	S1C17M01				
CPU					
CPU core	Seiko Epson original 16-bit RISC CPU core S1C17				
Other	On-chip debugger				
Embedded Flash memory					
Capacity	32K bytes (for both instructions and data)				
Erase/program count	50 times (min.) * Programming by the debugging tool ICDmini				
Other	Security function to protect from reading/programming by ICDmini				
	On-board programming function using ICDmini				
Embedded RAM					
Capacity	4K bytes				
Embedded display RAM					
Capacity	32 bytes				
Clock generator (CLG)					
System clock source	3 sources (IOSC/OSC1/EXOSC)				
System clock frequency (operating fre-	16.3 MHz (max.)				
quency)					
IOSC oscillator circuit (boot clock source)	7.37 MHz (typ.) embedded oscillator				
	5 μs (max.) starting time (time from cancelation of SLEEP state to vector table read b				
	the CPU)				
OSC1 oscillator circuit	32.768 kHz (typ.) crystal oscillator				
	Oscillation stop detection circuit included				
EXOSC clock input	16.3 MHz (max.) square or sine wave input				
Other	Configurable system clock division ratio				
	Configurable system clock used at wake up from SLEEP state				
	Operating clock frequency for the CPU and all peripheral circuits is selectable.				
I/O port (PPORT)					
Number of general-purpose I/O ports	19 bits (max.) (Pins are shared with the peripheral I/O.)				
Number of input interrupt ports	8 bits				
Timers					
Watchdog timer (WDT)	Generates watchdog timer reset.				
Real-time clock (RTCA)	128-1 Hz counter, second/minute/hour/day/day of the week/month/year counters				
	Theoretical regulation function for 1-second correction				
	Alarm and stopwatch functions				
16-bit timer (T16)	5 channels				
,	2 channels can generate the SPIA master clock.				
Supply voltage detector (SVD)	J				
Detection level	20 levels (1.8 to 3.7 V)				
Other	Intermittent operation mode				
	Generates an interrupt or reset according to the detection level evaluation.				
Serial interfaces	2.5 2.5 And the second of the decoder for ordination.				
UART (UART)	1 channel				
	Baud-rate generator included, IrDA1.0 supported				
Synchronous Serial Interface (SPIA)	2 channels				
Synomichous Genarintenace (of IA)	The 16-bit timer (T16) can be used for the baud-rate generator in master mode.				
I ² C (I2C)	1 channel				
O (120)	Baud-rate generator included				
	Dadu-rate generator included				

1 OVERVIEW

LCD driver (LCD8A)	
LCD output	32 SEG × 1 to 4 COM (max.), 28 SEG × 5 to 8 COM (max.)
LCD contrast	16 levels (2.55 to 3.44 V)
Other	1/3 bias power supply included, external voltage can be applied.
R/F converter (RFC)	
Conversion method	CR oscillation type with 24-bit counters
Number of conversion channels	1 channel (Up to two sensors can be connected.)
Supported sensors	DC-bias resistive sensors and AC-bias resistive sensors
MR sensor controller (AMRC)	
MR sensor interface	MR sensor is directly connectable.
Measurement functions	Evaluates normal rotation, reverse rotation, stop, and phase dropout by inputting
	analog rotation phase signals from an MR sensor.
External interface	Pulse output function
	External hysteresis resistor control function
Reset	,
#RESET pin	Reset when the reset pin is set to low.
Watchdog timer reset	Reset when the watchdog timer overflows (can be enabled/disabled using a register).
Supply voltage detector reset	Reset when the supply voltage detector detects the set voltage level (can be enabled/
	disabled using a register).
Interrupt	1
Non-maskable interrupt	4 systems (Reset, address misaligned interrupt, debug, NMI)
Programmable interrupt	External interrupt: 1 system (8 levels)
	Internal interrupt: 15 systems (8 levels)
Power supply voltage	
V _{DD} operating voltage	1.8 to 5.5 V
VDD operating voltage when AMRC is active	2.0 to 5.5 V
	1.8 to 5.5 V (VPP = 7.5 V external power supply is required.)
Operating temperature	The to the Title To To Marina points supply to require any
Operating temperature range	-40 to 85 °C
Current consumption	1 40 10 00 0
SLEEP mode	0.35 µA
OLLET MODE	IOSC = OFF, OSC1 = OFF, VDD = 3.6 V
HALT mode	0.8 µA
	IOSC = OFF, OSC1 = 32 kHz, RTC = ON, VDD = 3.6 V
	1.3 µA
	IOSC = OFF, OSC1 = 32 kHz, RTC = ON, CPU = OSC1, LCD = ON (no panel load, Vc2
	reference)
RUN mode	12.5 µA
	IOSC = OFF, OSC1 = 32 kHz, RTC = ON, CPU = OSC1, LCD = ON (no panel load, Vc2
	reference)
	2.5 mA @ 1/1 divided clock
	IOSC = ON, OSC1 = 32 kHz, RTC = ON, CPU = IOSC, LCD = OFF (no panel load)
	500 μA @ 1/8 divided clock
	IOSC = ON, OSC1 = 32 kHz, RTC = ON, CPU = IOSC, LCD = OFF (no panel load)
Shipping form	
1 *1	QFP13-64PIN (P-LQFP064-1010-0.50, 10 × 10 mm, t = 1.7 mm, 0.5 mm pitch)
2	Die form (Pad pitch: 100 μm)

^{*1} Shown in parentheses is a JEITA package name.

1.2 Block Diagram




Figure 1.2.1 S1C17M01 Block Diagram

1.3 Pins

1.3.1 Pin Configuration Diagram (TQFP13-64PIN)




Figure 1.3.1.1 S1C17M01 Pin Configuration Diagram (TQFP13-64PIN)

1.3.2 Pad Configuration Diagram (Chip)




Figure 1.3.2.1 S1C17M01 Pad Configuration Diagram (Chip)

Pad opening No. 1–16, 33–48: $X = 76 \mu m$, $Y = 90 \mu m$

No. 17–32, 49–64: $X = 90 \mu m$, $Y = 76 \mu m$

Chip thickness 400 µm

Table 1.3.2.1 Pad Coordinates

No.	Xμm	Υμm	No.	Xμm	Υμm	No.	Xμm	Υμm	No.	Xμm	Υμm
1	-755.0	-1,322.3	17	1,132.3	-945.0	33	755.0	1,322.3	49	-1,132.3	945.0
2	-655.0	-1,322.3	18	1,132.3	-845.0	34	655.0	1,322.3	50	-1,132.3	845.0
3	-555.0	-1,322.3	19	1,132.3	-745.0	35	555.0	1,322.3	51	-1,132.3	745.0
4	-455.0	-1,322.3	20	1,132.3	-545.0	36	455.0	1,322.3	52	-1,132.3	645.0
5	-355.0	-1,322.3	21	1,132.3	-445.0	37	355.0	1,322.3	53	-1,132.3	545.0
6	-245.0	-1,322.3	22	1,132.3	-345.0	38	255.0	1,322.3	54	-1,132.3	445.0
7	-145.0	-1,322.3	23	1,132.3	-245.0	39	155.0	1,322.3	55	-1,132.3	345.0
8	-45.0	-1,322.3	24	1,132.3	-145.0	40	55.0	1,322.3	56	-1,132.3	245.0
9	55.0	-1,322.3	25	1,132.3	-45.0	41	-55.0	1,322.3	57	-1,132.3	145.0
10	155.0	-1,322.3	26	1,132.3	55.0	42	-155.0	1,322.3	58	-1,132.3	45.0
11	255.0	-1,322.3	27	1,132.3	445.0	43	-255.0	1,322.3	59	-1,132.3	-55.0
12	355.0	-1,322.3	28	1,132.3	545.0	44	-355.0	1,322.3	60	-1,132.3	-545.0
13	455.0	-1,322.3	29	1,132.3	645.0	45	-455.0	1,322.3	61	-1,132.3	-645.0
14	555.0	-1,322.3	30	1,132.3	745.0	46	-555.0	1,322.3	62	-1,132.3	-745.0
15	655.0	-1,322.3	31	1,132.3	845.0	47	-655.0	1,322.3	63	-1,132.3	-845.0
16	755.0	-1,322.3	32	1,132.3	945.0	48	-755.0	1,322.3	64	-1,132.3	-945.0

1.3.3 Pin Descriptions

Symbol meanings

Assigned signal: The signal listed at the top of each pin is assigned in the initial state. The pin function must be switched via software to assign another signal (see the "I/O Ports" chapter).

I/O:

I = Input
O = Output
I/O = Input/output
P = Power supply
A = Analog signal

Hi-Z = High impedance state

Initial state: I (Pull-up) = Input with pulled up

I (Pull-down) = Input with pulled down
Hi-Z = High impedance state
O (H) = High level output
O (L) = Low level output

Table 1.3.3.1 Pin description

Pin/pad	Assigned	ssigned Tolerant fail-safe		Tolerant fail-safe			
name	signal	I/O	Initial state	structure	Function		
V _{DD}	V _{DD}	Р	-	_	Power supply (+)		
Vss	Vss	Р	-	-	GND		
VPP	VPP	Р	-	-	Power supply for Flash programming		
V _{D1}	V _{D1}	Α	-	-	Embedded regulator output		
V _{C1}	V _{C1}	Р	-	-	LCD panel drive power		
V _{C2}	Vc2	Р	-	-	LCD panel drive power		
Vcз	Vсз	Р	-	_	LCD panel drive power		
C _{P1}	C _{P1}	Α	-	-	LCD voltage boost capacitor connect pin		
C _{P2}	CP2	Α	-	-	LCD voltage boost capacitor connect pin		
#RESET	#RESET	ı	I (Pull-up)	-	Reset input		
P00	P00	I/O	Hi-Z	✓	I/O port		
	EXOSC	ı			Clock generator external clock input		
	RFCLKO0	0			R/F converter Ch.0 clock monitor output		
	SEG0	0			LCD segment output		
P01	P01	I/O	Hi-Z	✓	I/O port		
	LFRO	0			LCD frame signal monitor output		
	USIN0	ı			UART Ch.0 data input		
	SEG1	0			LCD segment output		
P02	P02	I/O	Hi-Z	✓	I/O port		
	RTC1S	0			Real-time clock 1-second cycle pulse output		
	USOUT0	0			UART Ch.0 data output		
	SEG2	0			LCD segment output		
P03	P03	I/O	Hi-Z	-	I/O port		
	SCL0	I/O			I ² C Ch.0 clock input/output		
	SENB0	Α			R/F converter Ch.0 sensor B oscillator pin		
P04	P04	I/O	Hi-Z	_	I/O port		
	SDA0	I/O			I ² C Ch.0 data input/output		
	SENA0	Α			R/F converter Ch.0 sensor A oscillator pin		
P05	P05	I/O	Hi-Z	_	I/O port		
	SDI0	ı			Synchronous serial interface Ch.0 data input		
	REF0	Α			R/F converter Ch.0 reference oscillator pin		
P06	P06	I/O	Hi-Z	_	I/O port		
	SDO0	0			Synchronous serial interface Ch.0 data output		
	RFIN0	Α			R/F converter Ch.0 oscillation input		
P07	P07	I/O	Hi-Z	-	I/O port		
	SPICLK0	I/O			Synchronous serial interface Ch.0 clock input/output		
	EVPLS	0			MR sensor controller pulse output		
	EXSVD	Α			External power supply voltage detection input		

Pin/pad	Assigned	1/0	Initial state	Tolerant fail-safe	Function
name	signal	1/0	IIIIIai State	structure	FullCtion
P10	_	Hi-Z	Hi-Z	1	_
	SDI0	- 1			Synchronous serial interface Ch.0 data input
	SCL0	I/O			I ² C Ch.0 clock input/output
	SEG3	Α			LCD segment output
P11	_	Hi-Z	Hi-Z	✓	-
	SDO0	0			Synchronous serial interface Ch.0 data output
	SDA0	I/O			I ² C Ch.0 data input/output
	SEG4	Α			LCD segment output
P12	_	Hi-Z	Hi-Z	1	_
	SPICLK0	1/0			Synchronous serial interface Ch.0 clock input/output
	EXHYS1	0			MR sensor controller external hysteresis control output
					Ch.1
	SEG5	Α			LCD segment output
P13	_	Hi-Z	Hi-Z	/	_
	#SPISS0	1			Synchronous serial interface Ch.0 slave-select input
	EXHYS0	0			MR sensor controller external hysteresis control output Ch.0
	SEG6	A			LCD segment output
P14	P14	1/0	Hi-Z	_	I/O port
	#SPISS0	1			Synchronous serial interface Ch.0 slave-select input
P15	P15	1/0	Hi-Z	_	I/O port
1 13	CMPIN1P	A	1112		MR sensor controller comparator Ch.1 input +
P16	P16	1/0	Hi-Z	_	I/O port
F 10	CMPIN1N	A	111-2	_	MR sensor controller comparator Ch.1 input –
P17	P17	1/0	Hi-Z		I/O port
PII			⊓I-Z	_	<u>'</u>
DOO	CMPIN0N	A	11: 7		MR sensor controller comparator Ch.0 input –
P20	P20	1/0	Hi-Z	_	I/O port
	USIN0	I			UART Ch.0 data input
	CMPIN0P	A			MR sensor controller comparator Ch.0 input +
P21	P21	1/0	Hi-Z	✓	I/O port
	USOUT0	0			UART Ch.0 data output
	SENSEN	0			MR sensor controller magnetic sensor enable output
	SEG7	Α		_	LCD segment output
P22	_	Hi-Z	Hi-Z	✓	-
	SEG8	Α			LCD segment output
P23	_	Hi-Z	Hi-Z	✓	_
	SEG9	Α			LCD segment output
P24	_	Hi-Z	Hi-Z	✓	_
	SEG10	Α			LCD segment output
P25	_	Hi-Z	Hi-Z	✓	_
	SEG11	Α			LCD segment output
P26	_	Hi-Z	Hi-Z	✓	_
	SEG12	Α			LCD segment output
P27	_	Hi-Z	Hi-Z	1	_
	SEG13	Α			LCD segment output
P30	_	Hi-Z	Hi-Z	1	_
	EXCL0	I			16-bit timer Ch.2 external clock input
	SEG14	Α			LCD segment output
P31	_	Hi-Z	Hi-Z	1	_
	EXCL1	I			16-bit timer Ch.3 external clock input
	SEG15	Α			LCD segment output
P32	_	Hi-Z	Hi-Z	1	-
	FOUT	0			Clock external output
	SEG16	A			LCD segment output
P33	-	Hi-Z	Hi-Z	/	-
	SDI1	1			Synchronous serial interface Ch.1 data input
	SEG17	A			LCD segment output
	125011	_ , ,		I	

1 OVERVIEW

Pin/pad name	Assigned signal	I/O	Initial state	Tolerant fail-safe structure	Function
P34	_	Hi-Z	Hi-Z	1	_
	SDO1	0			Synchronous serial interface Ch.1 data output
	SEG18	Α			LCD segment output
P35	_	Hi-Z	Hi-Z	/	-
	SPICLK1	I/O			Synchronous serial interface Ch.1 clock input/output
	SEG19	A			LCD segment output
P36	_	Hi-Z	Hi-Z	1	_
	#SPISS1	1		·	Synchronous serial interface Ch.1 slave-select input
	SEG20	A			LCD segment output
P37	OLGZO	Hi-Z	Hi-Z	/	LOD Segment output
1 37	SEG21	A	111-2		LCD accoment output
D40	SEG21		11: 7	,	LCD segment output
P40	-	Hi-Z	Hi-Z	/	-
- · ·	SEG22	A			LCD segment output
P41	_	Hi-Z	Hi-Z	✓	-
	SEG23	A			LCD segment output
P42		Hi-Z	Hi-Z	✓	
	SEG24	Α			LCD segment output
P43	_	Hi-Z	Hi-Z	✓	_
	SEG25	Α			LCD segment output
P44	_	Hi-Z	Hi-Z	1	_
	SEG26	Α			LCD segment output
P45	_	Hi-Z	Hi-Z	1	_
	SEG27	Α			LCD segment output
P46	_	Hi-Z	Hi-Z	/	_
	COM7	A			LCD common output
	SEG28	A			LCD segment output
P47	OLGZO	Hi-Z	Hi-Z	1	LOD Segment output
F47	COM6	A	111-2		LCD common output
	SEG29	A			LCD segment output
P50	3EG29	Hi-Z	Hi-Z	,	LCD segment output
P50	-		∏I-Z	/	I CD
	COM5	A			LCD common output
DE4	SEG30	A 7	111 7		LCD segment output
P51	_	Hi-Z	Hi-Z	✓	-
	COM4	Α			LCD common output
	SEG31	Α			LCD segment output
P52	_	Hi-Z	Hi-Z	✓	_
	COM3	Α			LCD common output
P53	_	Hi-Z	Hi-Z	/	_
	COM2	Α			LCD common output
P54	_	Hi-Z	Hi-Z	1	_
	COM1	Α			LCD common output
P55	-	Hi-Z	Hi-Z	1	-
	COM0	Α	1		LCD common output
P56	P56	1/0	Hi-Z	/	I/O port
P57	P57	1/0	Hi-Z	1	I/O port
PD0	DST2	0	O (L)	/	On-chip debugger status output
. 50	PD0	1/0	, (L)		I/O port
PD1	DSIO	1/0	I (pull-up)	/	On-chip debugger data input/output
יטין	PD1	1/0	i (puii-up)	"	I/O port
DDa			0 (1)	,	
PD2	DCLK	0	O (H)	/	On-chip debugger clock output
000:	PD2	0			Output port
OSC1	OSC1	Α	_	_	OSC1 oscillator circuit input
OSC2	OSC2	A	_	_	OSC1 oscillator circuit output

Note: In the peripheral circuit descriptions, the assigned signal name is used as the pin name.

2 Power Supply, Reset, and Clocks

The power supply, reset, and clocks in this IC are managed by the embedded power generator, system reset controller, and clock generator, respectively.

2.1 Power Generator (PWG)

2.1.1 Overview

PWG is the power generator that controls the internal power supply system to drive this IC with stability and low power. The main features of PWG are outlined below.

- Embedded VD1 regulator
 - The VDI regulator generates the VDI voltage to drive internal circuits, this makes it possible to keep current consumption constant independent of the VDD voltage level.
 - The VDI regulator supports two operation modes, normal mode and economy mode, and setting the VDI regulator into economy mode at light loads helps achieve low-power operations.

Figure 2.1.1.1 shows the PWG configuration.




Figure 2.1.1.1 PWG Configuration

2.1.2 Pins

Table 2.1.2.1 lists the PWG pins.

Table 2.1.2.1 List of PWG Pins

Pin name	I/O	Initial status	Function	
VDD	Р	_	Power supply (+)	
Vss	Р	-	GND	
V _{D1}	Α	-	Embedded regulator output pin	

For the VDD operating voltage range and recommended external parts, refer to "Recommended Operating Conditions, Power supply voltage VDD" in the "Electrical Characteristics" chapter and the "Basic External Connection Diagram" chapter, respectively.

2.1.3 V_{D1} Regulator Operation Mode

The V_{D1} regulator supports two operation modes, normal mode and economy mode. Setting the V_{D1} regulator into economy mode at light loads helps achieve low-power operations. Table 2.1.3.1 lists examples of light load conditions in which economy mode can be set.

Table 2.1.3.1 Examples of Light Load Conditions in which Economy Mode Can be Set

Light load condition	Exceptions
SLEEP mode (when all oscillators are stopped, or OSC1 only is active)	When a clock source except for
HALT mode (when OSC1 only is active)	OSC1 is active
RUN mode (when OSC1 only is active)	

The VDI regulator also supports automatic mode in which the hardware detects a light load condition and automatically switches between normal mode and economy mode. Use the VDI regulator in automatic mode when no special control is required.

2.2 System Reset Controller (SRC)

2.2.1 Overview

SRC is the system reset controller that resets the internal circuits according to the requests from the reset sources to archive steady IC operations. The main features of SRC are outlined below.

- Embedded reset hold circuit maintains reset state to boot the system safely while the internal power supply is unstable after power on or the oscillation frequency is unstable after the clock source is initiated.
- Supports reset requests from multiple reset sources.
 - #RESET pin
 - Watchdog timer reset
 - Supply voltage detector reset
 - Peripheral circuit software reset (supports some peripheral circuits only)
- The CPU registers and peripheral circuit control bits will be reset with an appropriate initialization condition according to changes in status.

Figure 2.2.1.1 shows the SRC configuration.




Figure 2.2.1.1 SRC Configuration

2.2.2 Input Pin

Table 2.2.2.1 shows the SRC pin.

Table 2.2.2.1 SRC Pin

Pin name	I/O	Initial status	Function
#RESET	1	I (Pull-up)	Reset input

The #RESET pin is connected to the noise filter that removes pulses not conforming to the requirements. An internal pull-up resistor is connected to the #RESET pin, so the pin can be left open. For the #RESET pin characteristics, refer to "#RESET pin characteristics" in the "Electrical Characteristics" chapter.

2.2.3 Reset Sources

The reset source refers to causes that request system initialization. The following shows the reset sources.

#RESET pin

Inputting a reset signal with a certain low level period to the #RESET pin issues a reset request.

Furthermore, a power-on-reset function can be implemented by connecting an external capacitor to the #RE-SET pin.

Watchdog timer reset

The watchdog timer issues a reset request when the counter overflows. This helps return the runaway CPU to a normal operating state. For more information, refer to the "Watchdog timer" chapter.

Supply voltage detector reset

By enabling the low power supply voltage detection reset function, the supply voltage detector will issue a reset request when a drop in the power supply voltage is detected. This makes it possible to put the system into reset state if the IC must be stopped under a low voltage condition. For more information, refer to the "Supply Voltage Detector" chapter.

Peripheral circuit software reset

Some peripheral circuits provide a control bit for software reset (MODEN or SFTRST). Setting this bit initializes the peripheral circuit control bits. Note, however, that the software reset operations depend on the peripheral circuit. For more information, refer to "Control Registers" in each peripheral circuit chapter.

Note: The MODEN bit of some peripheral circuits does not issue software reset.

2.2.4 Initialization Conditions (Reset Groups)

A different initialization condition is set for the CPU registers and peripheral circuit control bits, individually. The reset group refers to an initialization condition. Initialization is performed when a reset source included in a reset group issues a reset request. Table 2.2.4.1 lists the reset groups. For the reset group to initialize the registers and control bits, refer to the "CPU and Debugger" chapter or "Control Registers" in each peripheral circuit chapter.

Reset group	Reset source	Reset cancelation timing
H0	#RESET pin	Reset state is maintained for the reset
	Supply voltage detector reset	hold time trestr after the reset request is
	Watchdog timer reset	canceled.
H1	#RESET pin	
S0		Reset state is canceled immediately after the reset request is canceled.

Table 2.2.4.1 List of Reset Groups

2.3 Clock Generator (CLG)

2.3.1 Overview

CLG is the clock generator that controls the clock sources and manages clock supply to the CPU and the peripheral circuits. The main features of CLG are outlined below.

- · Supports multiple clock sources.
 - IOSC oscillator circuit that oscillates with a fast startup and no external parts required
 - High-precision and low-power OSC1 oscillator circuit that uses a 32.768 kHz crystal resonator
 - EXOSC clock input circuit that allows input of square wave and sine wave clock signals
- The system clock (SYSCLK), which is used as the operating clock for the CPU and bus, and the peripheral circuit operating clocks can be configured individually by selecting the suitable clock source and division ratio.
- IOSCCLK output from the IOSC oscillator circuit is used as the boot clock for fast booting.

- Controls the oscillator and clock input circuits to enable/disable according to the operating mode, RUN or SLEEP mode.
- Provides a flexible system clock switching function at SLEEP mode cancelation.
 - The clock sources to be stopped in SLEEP mode can be selected.
 - SYSCLK to be used at SLEEP mode cancelation can be selected from all clock sources.
 - The oscillator and clock input circuit on/off state can be maintained or changed at SLEEP mode cancelation.
- Provides the FOUT function to output an internal clock for driving external ICs or for monitoring the internal state.

Figure 2.3.1.1 shows the CLG configuration.




Figure 2.3.1.1 CLG Configuration

2.3.2 Input/Output Pins

Table 2.3.2.1 lists the CLG pins.

Table 2.3.2.1 List of CLG Pins

Pin name	I/O*	Initial status*	Function	
OSC1	Α	_	OSC1 oscillator circuit input	
OSC2	Α	-	OSC1 oscillator circuit output	
EXOSC	I	I	EXOSC clock input	
FOUT	0	O (L)	FOUT clock output	

* Indicates the status when the pin is configured for CLG.

If the port is shared with the CLG input/output function and other functions, the CLG function must be assigned to the port. For more information, refer to the "I/O Ports" chapter.

2.3.3 Clock Sources

IOSC oscillator circuit

The IOSC oscillator circuit features a fast startup and no external parts are required for oscillating. Figure 2.3.3.1 shows the configuration of the IOSC oscillator circuit.




Figure 2.3.3.1 IOSC Oscillator Circuit Configuration

The IOSC oscillator circuit output clock IOSCCLK is used as SYSCLK at booting. The IOSC oscillator circuit is equipped with an auto-trimming function that automatically adjusts the frequency. This helps reduce frequency deviation due to unevenness in manufacturing quality, temperature, and changes in voltage. For more information on the auto-trimming function and the oscillation characteristics, refer to "IOSC oscillation auto-trimming function" in this chapter and "IOSC oscillator circuit characteristics" in the "Electrical Characteristics" chapter, respectively.

OSC1 oscillator circuit

The OSC1 oscillator circuit is a high-precision and low-power oscillator circuit that uses a 32.768 kHz crystal resonator. Figure 2.3.3.2 shows the configuration of the OSC1 oscillator circuit.




Figure 2.3.3.2 OSC1 Oscillator Circuit Configuration

This oscillator circuit includes a gain-controlled oscillation inverter and a variable gate capacitor allowing use of various crystal resonators with ranges from cylinder type through surface-mount type.

The oscillator circuit also includes a feedback resistor and a drain resistor, so no external parts are required except for a crystal resonator. The embedded oscillation stop detector, which detects oscillation stop and restarts the oscillator, allows the system to operate in safety under adverse environments that may stop the oscillation. The oscillation startup control circuit operates for a set period of time after the oscillation is enabled to assist the oscillator in initiating, this makes it possible to use a low-power resonator that is difficult to start up. For the recommended parts and the oscillation characteristics, refer to the "Basic External Connection Diagram" chapter and "OSC1 oscillator circuit characteristics" in the "Electrical Characteristics" chapter, respectively.

Note: Depending on the circuit board or the crystal resonator type used, an external gate capacitor C_{G1} and a drain capacitor C_{D1} may be required.

EXOSC clock input

EXOSC is an external clock input circuit that supports square wave and sine wave clocks. Figure 2.3.3.3 shows the configuration of the EXOSC clock input circuit.




Figure 2.3.3.3 EXOSC Clock Input Circuit

EXOSC has no oscillation stabilization waiting circuit included, therefore, it must be enabled when a stabilized clock is being supplied. For the input clock characteristics, refer to "EXOSC external clock input characteristics" in the "Electrical Characteristics" chapter.

2.3.4 Operations

Oscillation start time and oscillation stabilization waiting time

The oscillation start time refers to the time after the oscillator circuit is enabled until the oscillation signal is actually sent to the internal circuits. The oscillation stabilization waiting time refers to the time it takes the clock to stabilize after the oscillation starts. To avoid malfunctions of the internal circuits due to an unstable clock during this period, the oscillator circuit includes an oscillation stabilization waiting circuit that can disable supplying the clock to the system until the designated time has elapsed. Figure 2.3.4.1 shows the relationship between the oscillation start time and the oscillation stabilization waiting time.




Figure 2.3.4.1 Oscillation Start Time and Oscillation Stabilization Waiting Time

The oscillation stabilization waiting time for the OSC1 oscillator circuit can be set using the CLGOSC1.OS-C1WT[1:0] bits. Allow an ample margin for the setting value according to the resonator type used. To check whether the oscillation stabilization waiting time is set properly and the clock is stabilized immediately after the oscillation starts or not, monitor the oscillation clock using the FOUT output function. The oscillation stabilization waiting time for the IOSC oscillator circuit is fixed at 16 IOSCCLK clocks. The oscillation stabilization waiting time for the OSC1 oscillator circuit should be set to 16,384 OSC1CLK clocks or more.

When the oscillation stabilization waiting operation has completed, the oscillator circuit sets the oscillation stabilization waiting completion flag and starts clock supply to the internal circuits.

Note: The oscillation stabilization waiting time is always expended at start of oscillation even if the oscillation stabilization waiting completion flag has not be cleared to 0.

When the oscillation startup control circuit in the OSC1 oscillator circuit is enabled by setting the CLGOSC1.OS-C1BUP bit to 1, it uses the high-gain oscillation inverter for a set period of time (startup boosting operation) after the oscillator circuit is enabled (by setting the CLGOSC.OSC1EN bit to 1) to reduce oscillation start time. Note, however, that the oscillation operation may become unstable if there is a large gain differential between normal operation and startup boosting operation. Furthermore, the oscillation start time being actually reduced depends on the characteristics of the resonator used. Figure 2.3.4.2 shows an operation example when the oscillation startup control circuit is used.




Figure 2.3.4.2 Operation Example when the Oscillation Startup Control Circuit is Used

Oscillation start procedure for the IOSC oscillator circuit

Follow the procedure shown below to start oscillation of the IOSC oscillator circuit.

1. Write 1 to the CLGINTF.IOSCSTAIF bit. (Clear interrupt flag) 2. Write 1 to the CLGINTE JOSCSTAIE bit. (Enable interrupt) 3. Write 1 to the CLGOSC JOSCEN bit. (Start oscillation)

4. IOSCCLK can be used if the CLGINTF.IOSCSTAIF bit = 1 after an interrupt occurs.

Oscillation start procedure for the OSC1 oscillator circuit

Follow the procedure shown below to start oscillation of the OSC1 oscillator circuit.

1. Write 1 to the CLGINTF.OSC1STAIF bit. (Clear interrupt flag) 2. Write 1 to the CLGINTE.OSC1STAIE bit. (Enable interrupt)

3. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)

4. Configure the following CLGOSC1 register bits according to the resonator used: - CLGOSC1.INV1N[1:0] bits (Set oscillation inverter gain) - CLGOSC1.CGI1[2:0] bits (Set internal gate capacitor)

- CLGOSC1.OSC1WT[1:0] bits (Set oscillation stabilization waiting time)

In addition to the above, configure the following bits when using the oscillation startup control circuit (see Figure 2.3.4.2):

- CLGOSC1.INV1B[1:0] bits (Set oscillation inverter gain for startup boosting period)

- Set the CLGOSC1.OSC1BUP bit to 1. (Enable oscillation startup control circuit)

5. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits.(Set system protection)

6. Write 1 to the CLGOSC.OSC1EN bit. (Start oscillation)

7. OSC1CLK can be used if the CLGINTF.OSC1STAIF bit = 1 after an interrupt occurs.

The setting values of the CLGOSC1.INV1N[1:0], CLGOSC1.CGI1[2:0], CLGOSC1.OSC1WT[1:0], and CLGOSC1.INV1B[1:0] bits should be determined after performing evaluation using the populated circuit board.

System clock switching

The CPU boots using IOSCCLK as SYSCLK. After booting, the clock source of SYSCLK can be switched according to the processing speed required. The SYSCLK frequency can also be set by selecting the clock source division ratio, this makes it possible to run the CPU at the most suitable performance for the process to be executed. The CLGSCLK.CLKSRC[1:0] and CLGSCLK.CLKDIV[1:0] bits are used for this control. The CLGSCLK register bits are protected against writings by the system protect function, therefore, the system protection must be removed by writing 0x0096 to the MSCPROT.PROT[15:0] bits before the register setting can be altered. For the transition between the operating modes including the system clock switching, refer to "Operating Mode."

Clock control in SLEEP mode

The CPU enters SLEEP mode when it executes the slp instruction. Whether the clock sources being operated are stopped or not at this point can be selected in each source individually. This allows the CPU to fast switch between SLEEP mode and RUN mode, and the peripheral circuits to continue operating without disabling the clock in SLEEP mode. The CLGOSC.IOSCSLPC, CLGOSC.OSC1SLPC, and CLGOSC.EXOSCSLPC bits are used for this control. Figure 2.3.4.3 shows a control example.




Figure 2.3.4.3 Clock Control Example in SLEEP Mode

The SYSCLK condition (clock source and division ratio) at wake-up from SLEEP mode to RUN mode can also be configured. This allows flexible clock control according to the wake-up process. Configure the clock using the CLGSCLK.WUPSRC[1:0] and CLGSCLK.WUPDIV[1:0] bits, and write 1 to the CLGSCLK.WUPMD bit to enable this function.




Figure 2.3.4.4 Clock Control Example at SLEEP Cancelation

Clock external output (FOUT)

The FOUT pin can output the clock generated by a clock source or its divided clock to outside the IC. This allows monitoring the oscillation frequency of the oscillator circuit or supplying an operating clock to external ICs. Follow the procedure shown below to start clock external output.

- 1. Assign the FOUT function to the port. (Refer to the "I/O Ports" chapter.)
- 2. Configure the following CLGFOUT register bits:

CLGFOUT.FOUTSRC[1:0] bits
 CLGFOUT.FOUTDIV[2:0] bits
 Set the CLGFOUT.FOUTEN bit to 1.
 (Select clock source)
 (Set clock division ratio)
 (Enable clock external output)

IOSC oscillation auto-trimming function

The auto-trimming function adjusts the IOSCCLK clock frequency by trimming the clock with reference to the high precision OSC1CLK clock generated by the OSC1 oscillator circuit. Follow the procedure shown below to enable the auto-trimming function.

- 1. After enabling the OSC1 oscillation, check if the stabilized clock is supplied (CLGINTF.OSC1STAIF bit = 1).
- 2. After enabling the IOSC oscillation, check if the stabilized clock is supplied (CLGINTF.IOSCSTAIF bit = 1).
- 3. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- If the SYSCLK clock source is IOSC, set the CLGSCLK.CLKSRC[1:0] bits to a value other than 0x0 (IOSC).

5. Write 1 to the CLGINTF.IOSCTEDIF bit. (Clear interrupt flag)6. Write 1 to the CLGINTE.IOSCTEDIE bit. (Enable interrupt)

7. Write 1 to the CLGIOSC.IOSCSTM bit. (Enable IOSC oscillation auto-trimming)
8. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

9. The trimmed IOSCCLK can be used if the CLGINTF.IOSCTEDIF bit = 1 after an interrupt occurs.

After the trimming operation has completed, the CLGIOSC.IOSCSTM bit automatically reverts to 0. Although the triming time depends on the temperature, an average of several 10 ms is required. When IOSCCLK is being used as the system clock or a peripheral circuit clock, do not use the auto-trimming function.

OSC1 oscillation stop detection function

The oscillation stop detection function restarts the OSC1 oscillator circuit when it detects oscillation stop under adverse environments that may stop the oscillation. Follow the procedure shown below to enable the oscillation stop detection function.

 After enabling the OSC1 oscillation, check if the stabilized clock is supplied (CLGINTF.OSC1STAIF bit = 1).

Write 1 to the CLGINTF.OSC1STPIF bit. (Clear interrupt flag)
 Write 1 to the CLGINTE.OSC1STPIE bit. (Enable interrupt)

4. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)

5. Set the following CLGOSC1 register bits:

- Set the CLGOSC1.OSDRB bit to 1. (Enable OSC1 restart function)

- Set the CLGOSC1.OSDEN bit to 1. (Enable oscillation stop detection function)

- 6. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits.(Set system protection)
- 7. The OSC1 oscillation stops if the CLGINTF.OSC1STPIF bit = 1 after an interrupt occurs. If the CLGOSC1.OSDRB bit = 1, the hardware restarts the OSC1 oscillator circuit.

Note: Enabling the oscillation stop detection function increase the oscillation stop detector current (losp1).

2.4 Operating Mode

2.4.1 Initial Boot Sequence

Figure 2.4.1.1 shows the initial boot sequence after power is turned on.




Figure 2.4.1.1 Initial Boot Sequence

Note: The reset cancelation time at power-on varies according to the power rise time and reset request cancelation time.

For the reset hold time trstr, refer to "Reset hold circuit characteristics" in the "Electrical Characteristics" chapter.

2.4.2 Transition between Operating Modes

State transitions between operating modes shown in Figure 2.4.2.1 take place in this IC.

RUN mode

RUN mode refers to the state in which the CPU is executing the program. A transition to this mode takes place when the system reset request from the system reset controller is canceled. RUN mode is classified into "IOSC RUN," "OSC1 RUN," and "EXOSC RUN" by the SYSCLK clock source.

HALT mode

When the CPU executes the halt instruction, it suspends program execution and stops operating. This state is HALT mode. In this mode, the clock sources and peripheral circuits keep operating. This mode can be set while no software processing is required and it reduces power consumption as compared with RUN mode. HALT mode is classified into "IOSC HALT," "OSC1 HALT," and "EXOSC HALT" by the SYSCLK clock source.

SLEEP mode

When the CPU executes the slp instruction, it suspends program execution and stops operating. This state is SLEEP mode. In this mode, the clock sources stop operating as well. However, the clock source in which the CLGOSC.IOSCSLPC/OSC1SLPC/EXOSCSLPC bit is set to 0 keeps operating, so the peripheral circuits with the clock being supplied can also operate. By setting this mode when no software processing and peripheral circuit operations are required, power consumption can be less than HALT mode.

Note: The current consumption when a clock source is active in SLEEP mode by setting the CLGOSC. IOSCSLPC/OSC1SLPC/EXOSCSLPC bit to 0 is equivalent to the value in HALT mode with the same clock source condition (refer to "Current Consumption, Current consumption in HALT mode IHALT1 and IHALT2" in the "Electrical Characteristics" chapter).

DEBUG mode

When a debug interrupt occurs, the CPU enters DEBUG mode. DEBUG mode is canceled when the retd instruction is executed. For more information on DEBUG mode, refer to "Debugger" in the "CPU and Debugger" chapter.




Figure 2.4.2.1 Operating Mode-to-Mode State Transition Diagram

Canceling HALT or SLEEP mode

The conditions listed below generate the HALT/SLEEP cancelation signal to cancel HALT or SLEEP mode and put the CPU into RUN mode. This transition is executed even if the CPU does not accept the interrupt request.

- Interrupt request from a peripheral circuit
- NMI
- · Debug interrupt
- · Reset request

2.5 Interrupts

CLG has a function to generate the interrupts shown in Table 2.5.1.

Table 2.5.1 CLG Interrupt Function

Interrupt	Interrupt flag	Set condition	Clear condition
IOSC oscillation stabilization	CLGINTF.IOSCSTAIF	When the IOSC oscillation stabilization waiting	Writing 1
waiting completion		operation has completed after the oscillation	
		starts	
OSC1 oscillation stabilization	CLGINTF.OSC1STAIF	When the OSC1 oscillation stabilization waiting	Writing 1
waiting completion		operation has completed after the oscillation	
		starts	
OSC1 oscillation stop	CLGINTF.OSC1STPIF	When OSC1CLK is stopped, or when the	Writing 1
		CLGOSC.OSC1EN or CLGOSC1.OSDEN bit	
		setting is altered from 1 to 0.	
IOSC oscillation auto-trim-	CLGINTF.IOSCTEDIF	When the IOSC oscillation auto-trimming op-	Writing 1
ming completion		eration has completed	

CLG provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

2.6 Control Registers

PWG V_{D1} Regulator Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PWGVD1CTL	15–8	_	0x00	_	R	_
	7–2	_	0x00	-	R	
	1–0	REGMODE[1:0]	0x0	H0	R/WP	

Bits 15-2 Reserved

Bits 1-0 REGMODE[1:0]

These bits control the internal regulator operating mode.

Table 2.6.1 Internal Regulator Operating Mode

PWGVD1CTL.REGMODE[1:0] bits	Operating mode		
0x3	Economy mode		
0x2	Normal mode		
0x1	Reserved		
0x0	Automatic mode		

CLG System Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
CLGSCLK	15	WUPMD	0	H0	R/WP	_
	14	_	0	-	R	
	13–12	WUPDIV[1:0]	0x0	H0	R/WP	
	11–10	-	0x0	-	R	
	9–8	WUPSRC[1:0]	0x0	H0	R/WP	
	7–6	_	0x0	-	R	
	5–4	CLKDIV[1:0]	0x0	H0	R/WP	
	3–2	_	0x0	_	R	
	1–0	CLKSRC[1:0]	0x0	H0	R/WP	

Bit 15 WUPMD

This bit enables the SYSCLK switching function at wake-up.

1 (R/WP): Enable 0 (R/WP): Disable

When the CLGSCLK.WUPMD bit = 1, setting values of the CLGSCLK.WUPSRC[1:0] bits and the CLGSCLK.WUPDIV[1:0] bits are loaded to the CLGSCLK.CLKSRC[1:0] bits and the CLGSCLK. CLKDIV[1:0] bits, respectively, at wake-up from SLEEP mode to switch SYSCLK. When the CLG-SCLK.WUPMD bit = 0, the CLGSCLK.CLKSRC[1:0] and CLGSCLK.CLKDIV[1:0] bits are not altered at wake-up.

- Notes: When the CLGSCLK.WUPMD bit = 1, the clock source enable bits (CLGOSC.EXOSCEN, CLGOSC.OSC1EN, CLGOSC.OSC3BEN) except for the SYSCLK source selected by the CLGSCLK.CLKSRC[1:0] bits will be cleared to 0 to stop the clocks after a system wakeup. However, the enable bit of the clock source being operated during SLEEP mode by setting the CLGOSC.****SLPC bit retains 1 after a wake-up.
 - When the CLKSCLK.WUPMD bit = 1, be sure to avoid setting both the CLGSCLK.WUP-SRC[1:0] bits and the CLGSCLK.WUPDIV[1:0] bits to the same values as the CLGSCLK. CLKSRC[1:0] bits and the CLGSCLK.CLKDIV[1:0] bits, respectively. If the same clock source and division ratio as those that are configured before placing the IC into SLEEP mode are used at wake-up, set the CLKSCLK.WUPMD bit to 0.

Bit 14 Reserved

Bits 13-12 WUPDIV[1:0]

These bits select the SYSCLK division ratio for resetting the CLGSCLK.CLKDIV[1:0] bits at wake-up. This setting is ineffective when the CLGSCLK.WUPMD bit = 0.

Bits 11-10 Reserved

Bits 9-8 WUPSRC[1:0]

These bits select the SYSCLK clock source for resetting the CLGSCLK.CLKSRC[1:0] bits at wake-up. However, this setting is ineffective when the CLGSCLK.WUPMD bit = 0.

Note: Do not select a clock source that has stopped. When selecting it, set the clock source enable bit to 1 before executing the slp instruction.

Table 2.6.2 SYSCLK Clock Source and Division Ratio Settings at Wake-up

CLGSCLK.	CLGSCLK.WUPSRC[1:0] bits						
	0x0 0x1		0x2	0x3			
WUPDIV[1:0] bits	IOSCCLK	OSC1CLK	-	EXOSCCLK			
0x3	1/8	Reserved	Reserved	Reserved			
0x2	1/4	Reserved	Reserved	Reserved			
0x1	1/2	1/2	Reserved	Reserved			
0x0	1/1	1/1	Reserved	1/1			

Bits 7-6 Reserved

Bits 5-4 CLKDIV[1:0]

These bits set the division ratio of the clock source to determine the SYSCLK frequency.

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the SYSCLK clock source.

When a currently stopped clock source is selected, it will automatically start oscillating or clock input.

Table 2.6.3 SYSCLK Clock Source and Division Ratio Settings

CLGSCLK.	CLGSCLK.CLKSRC[1:0] bits					
	0x0	0x0 0x1		0x3		
CLKDIV[1:0] bits	IOSCCLK	OSC1CLK	-	EXOSCCLK		
0x3	1/8	Reserved	Reserved	Reserved		
0x2	1/4	Reserved	Reserved	Reserved		
0x1	1/2	1/2	Reserved	Reserved		
0x0	1/1	1/1	Reserved	1/1		

CLG Oscillation Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
CLGOSC	15–12	_	0x0	-	R	_
	11	EXOSCSLPC	1	H0	R/W	
	10	-	1	-	R	
	9	OSC1SLPC	1	H0	R/W	
	8	IOSCSLPC	1	H0	R/W	
	7–4	_	0x0	_	R	
	3	EXOSCEN	0	H0	R/W	
	2	_	0	-	R	
	1	OSC1EN	0	H0	R/W	
	0	IOSCEN	1	H0	R/W	

Bits 15-12 Reserved

2 POWER SUPPLY, RESET, AND CLOCKS

Bit 11 EXOSCSLPC Bit 9 OSC1SLPC Bit 8 IOSCSLPC

These bits control the clock source operations in SLEEP mode.

1 (R/W): Stop clock source in SLEEP mode 0 (R/W): Continue operation state before SLEEP Each bit corresponds to the clock source as follows:

CLGOSC.EXOSCSLPC bit: EXOSC clock input CLGOSC.OSC1SLPC bit: OSC1 oscillator circuit CLGOSC.IOSCSLPC bit: IOSC oscillator circuit

Bit 10 Reserved

Bits 7-4 Reserved

Bit 3 EXOSCEN Bit 1 OSC1EN Bit 0 IOSCEN

These bits control the clock source operation. 1(R/W): Start oscillating or clock input 0(R/W): Stop oscillating or clock input

Each bit corresponds to the clock source as follows:
CLGOSC.EXOSCEN bit: EXOSC clock input
CLGOSC.OSC1EN bit: OSC1 oscillator circuit
CLGOSC.IOSCEN bit: IOSC oscillator circuit

Bit 2 Reserved

CLG IOSC Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
CLGIOSC	15–8	_	0x00	_	R	_
	7–5	-	0x0	-	R	
	4	IOSCSTM	0	H0	R/WP	
	3–0	_	0x0	_	R	

Bits 15-5 Reserved

Bit 4 IOSCSTM

This bit controls the IOSCCLK auto-trimming function.

1 (WP): Start trimming
0 (WP): Stop trimming
1 (P): Trimming is avacuting

1 (R): Trimming is executing.

0 (R): Trimming has finished. (Trimming operation inactivated.)

This bit is automatically cleared to 0 when trimming has finished.

Notes: • Do not use IOSCCLK as the system clock or peripheral circuit clocks while the CLGIOSC. IOSCSTM bit = 1.

 The auto-trimming function does not work if the OSC1 oscillator circuit is stopped. Make sure the CLGINTF.OSC1STAIF bit is set to 1 before starting the trimming operation.

Bits 3-0 Reserved

CLG OSC1 Control Register

						
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
CLGOSC1	15	_	0	_	R	_
	14	OSDRB	0	H0	R/WP	
	13	OSDEN	0	H0	R/WP	
	12	OSC1BUP	0	H0	R/WP	
	11	_	0	-	R	
	10–8	CGI1[2:0]	0x0	H0	R/WP	
	7–6	INV1B[1:0]	0x3	H0	R/WP	
	5–4	INV1N[1:0]	0x1	H0	R/WP	
	3–2	_	0x0	_	R	
	1–0	OSC1WT[1:0]	0x2	H0	R/WP	

Bit 15 Reserved

Bit 14 OSDRB

This bit enables the OSC1 oscillator circuit restart function by the oscillation stop detector when OSC1 oscillation stop is detected.

1 (R/WP): Enable (Restart the OSC1 oscillator circuit when oscillation stop is detected.)

0 (R/WP): Disable

Bit 13 OSDEN

This bit controls the oscillation stop detector in the OSC1 oscillator circuit.

1 (R/WP): OSC1 oscillation stop detector on

0 (R/WP): OSC1 oscillation stop detector off

Note: Do not write 1 to the CLGOSC1.OSDEN bit before stabilized OSC1CLK is supplied. Furthermore, the CLGOSC1.OSDEN bit should be set to 0 when the CLGOSC.OSC1EN bit is set to 0.

Bit 12 OSC1BUP

This bit enables the oscillation startup control circuit in the OSC1 oscillator circuit.

1 (R/WP): Enable (Activate booster operation at startup.)

0 (R/WP): Disable

Bit 11 Reserved

Bits 10-8 CGI1[2:0]

These bits set the internal gate capacitance in the OSC1 oscillator circuit.

Table 2.6.4 OSC1 Internal Gate Capacitance Setting

CLGOSC1.CGI1[2:0] bits	Capacitance
0x7	Max.
0x6	↑
0x5	
0x4	
0x3	
0x2	
0x1	↓
0x0	Min.

For more information, refer to "OSC1 oscillator circuit characteristics, Internal gate capacitance Cgii" in the "Electrical Characteristics" chapter.

Bits 7-6 INV1B[1:0]

These bits set the oscillation inverter gain that will be applied at boost startup of the OSC1 oscillator circuit.

Table 2.6.5 Setting Oscillation Inverter Gain at OSC1 Boost Startup

CLGOSC1.INV1B[1:0] bits	Inverter gain
0x3	Max.
0x2	↑
0x1	↓
0x0	Min.

Note: The CLGOSC1.INV1B[1:0] bits must be set to a value equal to or larger than the CLGOSC1. INV1N[1:0] bits.

Bits 5-4 INV1N[1:0]

These bits set the oscillation inverter gain applied at normal operation of the OSC1 oscillator circuit.

Table 2.6.6 Setting Oscillation Inverter Gain at OSC1 Normal Operation

CLGOSC1.INV1N[1:0] bits	Inverter gain
0x3	Max.
0x2	↑
0x1	↓
0x0	Min.

Bits 3-2 Reserved

Bits 1-0 OSC1WT[1:0]

These bits set the oscillation stabilization waiting time for the OSC1 oscillator circuit.

Table 2.6.7 OSC1 Oscillation Stabilization Waiting Time Setting

CLGOSC1.OSC1WT[1:0] bits	Oscillation stabilization waiting time
0x3	65,536 clocks
0x2	16,384 clocks
0x1	4,096 clocks
0x0	Reserved

CLG Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
CLGINTF	15–8	_	0x00	_	R	_
	7–6	-	0x0	-	R	
	5	OSC1STPIF	0	H0	R/W	Cleared by writing 1.
	4	IOSCTEDIF	0	H0	R/W	
	3–2	-	0x0	-	R	_
	1	OSC1STAIF	0	H0	R/W	Cleared by writing 1.
	0	IOSCSTAIF	0	H0	R/W	

Bits 15-6 Reserved

Bit 5 OSC1STPIF Bit 4 IOSCTEDIF

These bits indicate the OSC1 oscillation stop and IOSC oscillation auto-trimming completion interrupt cause occurrence statuses.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

Each bit corresponds to the interrupt as follows:

CLGINTF.OSC1STPIF bit: OSC1 oscillation stop interrupt

CLGINTF.IOSCTEDIF bit: IOSC oscillation auto-trimming completion interrupt

Bits 3-2 Reserved

Bit 1 OSC1STAIF Bit 0 IOSCSTAIF

These bits indicate the oscillation stabilization waiting completion interrupt cause occurrence status in each clock source.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

Each bit corresponds to the clock source as follows: CLGINTF.OSC1STAIF bit: OSC1 oscillator circuit CLGINTF.IOSCSTAIF bit: IOSC oscillator circuit

Note: The CLGINTF.IOSCSTAIF bit is 0 after system reset is canceled, but IOSCCLK has already been stabilized.

CLG Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
CLGINTE	15–8	_	0x00	_	R	_
	7–6	_	0x0	-	R	
	5	OSC1STPIE	0	H0	R/W	
	4	IOSCTEDIE	0	H0	R/W	
	3–2	_	0x0	_	R	
	1	OSC1STAIE	0	H0	R/W	
	0	IOSCSTAIE	0	H0	R/W	

Bits 15-6 Reserved

Bit 5 OSC1STPIE Bit 4 IOSCTEDIE

These bits enable the OSC1 oscillation stop and IOSC oscillation auto-trimming completion interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

Each bit corresponds to the interrupt as follows:

CLGINTE.OSC1STPIE bit: OSC1 oscillation stop interrupt

CLGINTE.IOSCTEDIE bit: IOSC oscillation auto-trimming completion interrupt

Bits 3-2 Reserved

Bit 1 OSC1STAIE Bit 0 IOSCSTAIE

These bits enable the oscillation stabilization waiting completion interrupt of each clock source.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

Each bit corresponds to the clock source as follows: CLGINTE.OSC1STAIE bit: OSC1 oscillator circuit CLGINTE.IOSCSTAIE bit: IOSC oscillator circuit

CLG FOUT Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
CLGFOUT	15–8	_	0x00	-	R	_
	7	-	0	-	R	
	6–4	FOUTDIV[2:0]	0x0	H0	R/W	
	3–2	FOUTSRC[1:0]	0x0	H0	R/W	
	1	-	0	-	R	
	0	FOUTEN	0	H0	R/W	

Bits 15-7 Reserved

Bits 6-4 FOUTDIV[2:0]

These bits set the FOUT clock division ratio.

Bits 3-2 FOUTSRC[1:0]

These bits select the FOUT clock source.

Table 2.6.8 FOUT Clock Source and Division Ratio Settings

CLGFOUT.	CLGFOUT.FOUTSRC[1:0] bits							
FOUTDIV[2:0] bits	0x0	0x1	0x2	0x3				
רטטוטוען2:טן טונג	IOSCCLK	OSC1CLK	-	SYSCLK				
0x7	1/128	1/32,768	Reserved	Reserved				
0x6	1/64	1/4,096	Reserved	Reserved				
0x5	1/32	1/1,024	Reserved	Reserved				
0x4	1/16	1/256	Reserved	Reserved				
0x3	1/8	1/8	Reserved	Reserved				
0x2	1/4	1/4	Reserved	Reserved				
0x1	1/2	1/2	Reserved	Reserved				
0x0	1/1	1/1	Reserved	1/1				

Note: When the CLGFOUT.FOUTSRC[1:0] bits are set to 0x3, the FOUT output will be stopped in SLEEP/HALT mode as SYSCLK is stopped.

Bit 1 Reserved

Bit 0 FOUTEN

This bit controls the FOUT clock external output.

1 (R/W): Enable external output 0 (R/W): Disable external output

Note: Since the FOUT signal generated is out of sync with writings to the CLGFOUT.FOUTEN bit, a glitch may occur when the FOUT output is enabled or disabled.

3 CPU and Debugger

3.1 Overview

This IC incorporates the Seiko Epson original 16-bit CPU core (S1C17) with a debugger. The main features of the CPU core are listed below.

- · Seiko Epson original 16-bit RISC processor
 - 24-bit general-purpose registers: 8
 24-bit special registers: 2
 8-bit special register: 1
 - Up to 16M bytes of memory space (24-bit address)
 - Harvard architecture using separated instruction bus and data bus
- Compact and fast instruction set optimized for development in C language
 - Code length: 16-bit fixed length
 - Number of instructions:
 Execution cycle:
 Extended immediate instructions:
 Immediate data can be extended up to 24 bits.
- Supports reset, NMI, address misaligned, debug, and external interrupts.
 - Reads a vector from the vector table and branches to the interrupt handler routine directly.
 - Can generate software interrupts with a vector number specified (all vector numbers specifiable).
- HALT mode (halt instruction) and SLEEP mode (slp instruction) are provided as the standby function.
- Incorporates a debugger with three-wire communication interface to assist in software development.




Figure 3.1.1 S1C17 Configuration

3.2 CPU Core

3.2.1 CPU Registers

The CPU includes eight general-purpose registers and three special registers (Table 3.2.1.1).

Table 3.2.1.1 Initialization of CPU Registers

	CPU register name		Initial	Reset
General-purpose registers		R0 to R7	0x000000	H0
Special	Program counter	PC	The reset vector is automatically loaded.	H0
registers	Stack pointer	SP	0x000000	H0
	Processor status register	PSR	0x00	H0

For details on the CPU registers, refer to the "S1C17 Family S1C17 Core Manual." For more information on the reset vector, refer to the "Interrupt Controller" chapter.

3.2.2 Instruction Set

The CPU instruction codes are all fixed to 16 bits in length which, combined with pipelined processing, allows the most important instructions to be executed in one cycle. For details on the instructions, refer to the "S1C17 Family S1C17 Core Manual."

3.2.3 Reading PSR

The PSR contents can be read through the MSCPSR register. Note, however, that data cannot be written to PSR through the MSCPSR register.

3.2.4 I/O Area Reserved for the S1C17 Core

The address range from 0xfffc00 to 0xfffffff is the I/O area reserved for the S1C17 core. Do not access this area except when it is required.

3.3 Debugger

3.3.1 Debugging Functions

The debugger provides the following functions:

- Instruction break: A debug interrupt is generated immediately before the set instruction address is executed. An instruction break can be set at up to four addresses.
- Single step: A debug interrupt is generated after each instruction has been executed.
- Forcible break: A debug interrupt is generated using an external input signal.
- Software break: A debug interrupt is generated when the brk instruction is executed.

When a debug interrupt occurs, the CPU enters DEBUG mode. The peripheral circuit operations in DEBUG mode depend on the setting of the DBRUN bit provided in the clock control register of each peripheral circuit. For more information on the DBRUN bit, refer to "Clock Supply in DEBUG Mode" in each peripheral circuit chapter. DEBUG mode continues until a cancel command is sent from the personal computer or the CPU executes the retd instruction. Neither hardware interrupts nor NMI are accepted during DEBUG mode.

3.3.2 Resource Requirements and Debugging Tools

Debugging work area

Debugging requires a 64-byte debugging work area. For more information on the work area location, refer to the "Memory and Bus" chapter. The start address of this debugging work area can be read from the DBRAM register.

Debugging tools

To perform debugging, connect ICDmini (S5U1C17001H) to the input/output pin for the debugger embedded in this IC and control it from the personal computer. This requires the tools shown below.

- S1C17 Family In-Circuit Debugger ICDmini (S5U1C17001H)
- S1C17 Family C Compiler Package (e.g., S5U1C17001C)

3.3.3 List of debugger input/output pins

Table 3.3.3.1 lists the debug pins.

Table 3.3.3.1 List of Debug Pins

Pin name	I/O	Initial state	Function	
DCLK	0	0	On-chip debugger clock output pin	
			Outputs a clock to the ICDmini (S5U1C17001H).	
DSIO	I/O	I	On-chip debugger data input/output pin	
			Used to input/output debugging data and input the break signal.	
DST2	0	0	On-chip debugger status output pin	
			Outputs the processor status during debugging.	

The debugger input/output pins are shared with general-purpose I/O ports and are initially set as the debug pins. If the debugging function is not used, these pins can be switched to general-purpose I/O port pins. For details, refer to the "I/O Ports" chapter.

Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on.

Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that
puts the CPU into DEBUG mode.

3.3.4 External Connection

Figure 3.3.4.1 shows a connection example between this IC and ICDmini when performing debugging.




Figure 3.3.4.1 External Connection

For the recommended pull-up resistor value, refer to "Recommended Operating Conditions, DSIO pull-up resistor RDBG" in the "Electrical Characteristics" chapter. RDBG is not required when using the DSIO pin as a general-purpose I/O port pin.

3.4 Control Register

MISC PSR Register

	J					
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
MSCPSR	15–8	-	0x00	_	R	_
	7–5	PSRIL[2:0]	0x0	H0	R	
	4	PSRIE	0	H0	R	
	3	PSRC	0	H0	R	
	2	PSRV	0	H0	R	
	1	PSRZ	0	H0	R	
	0	PSRN	0	H0	R	

Bits 15-8 Reserved

Bits 7-5 PSRIL[2:0]

The value (0 to 7) of the PSR IL[2:0] (interrupt level) bits can be read out with these bits.

Bit 4 PSRIE

The value (0 or 1) of the PSR IE (interrupt enable) bit can be read out with this bit.

Bit 3 PSRC

The value (0 or 1) of the PSR C (carry) flag can be read out with this bit.

Bit 2 PSRV

The value (0 or 1) of the PSR V (overflow) flag can be read out with this bit.

Bit 1 PSRZ

The value (0 or 1) of the PSR Z (zero) flag can be read out with this bit.

Bit 0 PSRN

The value (0 or 1) of the PSR N (negative) flag can be read out with this bit.

Debug RAM Base Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
DBRAM	31–24	_	0x00	_	R	_
	23-0	DBRAM[23:0]	*1	H0	R	

^{*1} Debugging work area start address

Bits 31-24 Reserved

Bits 23-0 DBRAM[23:0]

The start address of the debugging work area (64 bytes) can be read out with these bits.

4 Memory and Bus

4.1 Overview

This IC supports up to 16M bytes of accessible memory space for both instructions and data. The features are listed below.

- Embedded Flash memory that supports on-board programming
- Almost all memory and control registers are accessible in 16-bit width and one cycle.
- Write-protect function to protect system control registers

Figure 4.1.1 shows the memory map.




Figure 4.1.1 Memory Map

4.2 Bus Access Cycle

The CPU uses the system clock for bus access operations. First, "Bus access cycle," "Device size," and "Access size" are defined as follows:

- Bus access cycle: One system clock period = 1 cycle
- Device size: Bit width of the memory and peripheral circuits that can be accessed in one cycle
- Access size: Access size designated by the CPU instructions (e.g., ld %rd, [%rb] → 16-bit data transfer)

Table 4.2.1 lists numbers of bus access cycles by different device size and access size. The peripheral circuits can be accessed with an 8-bit, 16-bit, or 32-bit instruction.

Device size	Access size	Number of bus access cycles					
8 bits	8 bits	1					
	16 bits	2					
	32 bits	4					
16 bits	8 bits	1					

Table 4.2.1 Number of Bus Access Cycles

16 bits

32 bits

8 bits

16 bits

32 bits

32 bits

1

2

1

1

Note: When data is transferred to a memory in 32-bit access, the eight high-order bits are written to the memory as 0x00 since the bit width of the S1C17 core general-purpose registers is 24 bits. Conversely when sending from a memory to a register, the eight high-order bits are ignored. The CPU performs 32-bit access for stack operations in an interrupt handling. In this case, the CPU read/write 32-bit data that consists of the PSR value as the eight high-order bits and the return address as the 24 low-order bits. For more information, refer to the "S1C17 Family S1C17 Core Manual."

The CPU adopts Harvard architecture that allows simultaneous processing of an instruction fetch and a data access. However, they are not performed simultaneously under one of the conditions listed below. This prolongs the instruction fetch cycle for the number of data area bus cycles.

- · When the CPU executes an instruction stored in the Flash area and accesses data in the Flash area
- When the CPU executes an instruction stored in the Flash area and accesses data in the display data RAM area
- When the CPU executes an instruction stored in the internal RAM/display data RAM area and accesses data in the internal RAM/display data RAM area

4.3 Flash Memory

The Flash memory is used to store application programs and data. Address 0x8000 in the Flash area is defined as the vector table base address by default, therefore a vector table must be located beginning from this address. For more information on the vector table, refer to "Vector Table" in the "Interrupt Controller" chapter.

4.3.1 Flash Memory Pin

Table 4.3.1.1 shows the Flash memory pin.

Table 4.3.1.1 Flash Memory Pin

Pin name	I/O	Initial status	Function
VPP	Р	_	Flash programming power supply

For the VPP voltage, refer to "Recommended Operating Conditions, Flash programming voltage VPP" in the "Electrical Characteristics" chapter.

Note: Always leave the VPP pin open except when programming the Flash memory.

4.3.2 Flash Bus Access Cycle Setting

There is a limit of frequency to access the Flash memory with no wait cycle, therefore, the number of bus access cycles for reading must be changed according to the system clock frequency. The number of bus access cycles for reading can be configured using the FLASHCWAIT.RDWAIT[1:0] bits. Select a setting for higher frequency than the system clock.

4.3.3 Flash Programming

The Flash memory supports on-board programming, so it can be programmed with the ROM data by using the debugger through an ICDmini. Figure 4.3.3.1 shows a connection diagram for on-board programming.




Figure 4.3.3.1 External Connection

The VPP pin must be left open except when programming the Flash memory. However, it is not necessary to disconnect the wire when using ICDmini to supply the VPP power source, as ICDmini controls the power supply so that it will be supplied during Flash programming only. When supplying the VPP power source, be sure to connect CVPP for stabilizing the VPP voltage.

For detailed information on ROM data programming method, refer to the "(S1C17 Family C Compiler Package) S5U1C17001C Manual." The IC can also be shipped after being programmed in the factory with the ROM data developed. Should you desire to ship the IC with ROM data programmed from the factory, please contact our customer support.

4.3.4 Flash Security Function

This IC provides a security function to protect the internal Flash memory from unauthorized reading and tampering by using the debugger through ICDmini. Figure 4.3.4.1 shows a Flash security function setting flow.




Figure 4.3.4.1 Shipment of IC with ROM Data Programmed and Flash Security Function Setting Flow

The following shows the status of the IC with protected Flash:

- The Flash memory data is undefined if it is read from the debugger.
- An error occurs if an attempt is made to program the Flash memory through ICDmini.

However, the Flash security function can be disabled by entering the unprotecting password predefined to GNU17 IDE (the security function will take effect again after a reset). For setting the password, refer to the "(S1C17 Family C Compiler Package) S5U1C17001C Manual."

Note: Disable the Flash security function before debugging an IC with protected Flash via ICDmini. The debugging functions may not run normally if the Flash security function is enabled.

4.4 RAM

The RAM can be used to execute the instruction codes copied from another memory as well as storing variables or other data. This allows higher speed processing and lower power consumption than Flash memory.

Note: The 64 bytes at the end of the RAM is reserved as the debug RAM area. When using the debug functions under application development, do not access this area from the application program. This area can be used for applications of mass-produced devices that do not need debugging.

The RAM size used by the application can be configured to equal or less than the implemented size using the MSCIRAMSZ.IRAMSZ[2:0] bits. For example, this function can be used to prevent creating programs that seek to access areas outside the RAM area of the target model when developing an application for a model in which the RAM size is smaller than this IC. After the limitation is applied, accessing an address outside the RAM area results in the same operation (undefined value is read out) as when a reserved area is accessed.

4.5 Display Data RAM

The embedded display data RAM is used to store display data for the LCD driver. Areas unused for display data in the display data RAM can be used as a general-purpose RAM. For specific information on the display data RAM, refer to "Display Data RAM" in the "LCD Driver" chapter.

4.6 Peripheral Circuit Control Registers

The control registers for the peripheral circuits are located in the 8K-byte area beginning with address 0x4000. Table 4.6.1 shows the control register map. For details of each control register, refer to "List of Peripheral Circuit Registers" in the appendix or "Control Registers" in each peripheral circuit chapter.

Table 4.6.1 Peripheral Circuit Control Register Map

Positive and attention to			
Peripheral circuit	Address		Register name
MISC registers (MISC)		MSCPROT	MISC System Protect Register
		MSCIRAMSZ	MISC IRAM Size Register
		MSCTTBRL	MISC Vector Table Address Low Register
		MSCTTBRH	MISC Vector Table Address High Register
		MSCPSR	MISC PSR Register
Power generator (PWG)	0x4020	PWGVD1CTL	PWG V _{D1} Regulator Control Register
Clock generator (CLG)	0x4040	CLGSCLK	CLG System Clock Control Register
	0x4042	CLGOSC	CLG Oscillation Control Register
	0x4044	CLGIOSC	CLG IOSC Control Register
	0x4046	CLGOSC1	CLG OSC1 Control Register
	0x404a	CLGINTF	CLG Interrupt Flag Register
	0x404c	CLGINTE	CLG Interrupt Enable Register
	0x404e	CLGFOUT	CLG FOUT Control Register
Interrupt controller (ITC)	0x4080	ITCLV0	ITC Interrupt Level Setup Register 0
	0x4082	ITCLV1	ITC Interrupt Level Setup Register 1
	0x4084	ITCLV2	ITC Interrupt Level Setup Register 2
	0x4086	ITCLV3	ITC Interrupt Level Setup Register 3
	0x4088	ITCLV4	ITC Interrupt Level Setup Register 4
	0x408a	ITCLV5	ITC Interrupt Level Setup Register 5
	0x408c	ITCLV6	ITC Interrupt Level Setup Register 6
	0x408e		ITC Interrupt Level Setup Register 7
Watchdog timer (WDT)	0x40a0	WDTCLK	WDT Clock Control Register
,	0x40a2	WDTCTL	WDT Control Register
Real-time clock (RTCA)	0x40c0	RTCCTL	RTC Control Register
,		RTCALM1	RTC Second Alarm Register
	0x40c4	RTCALM2	RTC Hour/Minute Alarm Register
	0x40c6	RTCSWCTL	RTC Stopwatch Control Register
	0x40c8	RTCSEC	RTC Second/1Hz Register
	0x40ca	RTCHUR	RTC Hour/Minute Register
	0x40cc	RTCMON	RTC Month/Day Register
		RTCYAR	RTC Year/Week Register
		RTCINTF	RTC Interrupt Flag Register
		RTCINTE	RTC Interrupt Enable Register
Supply voltage detector (SVD)		SVDCLK	SVD Clock Control Register
		SVDCTL	SVD Control Register
		SVDINTF	SVD Status and Interrupt Flag Register
		SVDINTE	SVD Interrupt Enable Register
16-bit timer (T16) Ch.0	_	T16_0CLK	T16 Ch.0 Clock Control Register
		T16 0MOD	T16 Ch.0 Mode Register
	0.4102	o_oiviOD	1. To only Mode Hegistel

Peripheral circuit	Address		Register name
16-bit timer (T16) Ch.0		T16_0CTL	T16 Ch.0 Control Register
, ,	0x4166	T16_0TR	T16 Ch.0 Reload Data Register
	0x4168	T16_0TC	T16 Ch.0 Counter Data Register
	0x416a	T16_0INTF	T16 Ch.0 Interrupt Flag Register
	0x416c	T16_0INTE	T16 Ch.0 Interrupt Enable Register
Flash controller (FLASHC)	0x41b0	FLASHCWAIT	FLASHC Flash Read Cycle Register
I/O ports (PPORT)	0x4200		P0 Port Data Register
, ,	0x4202	POIOEN	P0 Port Enable Register
	0x4204	P0RCTL	P0 Port Pull-up/down Control Register
		POINTF	P0 Port Interrupt Flag Register
		POINTCTL	P0 Port Interrupt Control Register
		P0CHATEN	P0 Port Chattering Filter Enable Register
		POMODSEL	P0 Port Mode Select Register
		P0FNCSEL	P0 Port Function Select Register
	0x4210		P1 Port Data Register
		P1IOEN	P1 Port Enable Register
		P1RCTL	P1 Port Pull-up/down Control Register
		P1MODSEL	P1 Port Mode Select Register
		P1FNCSEL	P1 Port Function Select Register
	0x4220		P2 Port Data Register
		P2IOEN	P2 Port Enable Register
		P2RCTL	P2 Port Pull-up/down Control Register
		P2MODSEL	P2 Port Mode Select Register
		P2FNCSEL	P2 Port Function Select Register
		P3CHATEN	P3 Port Chattering Filter Enable Register
		P3MODSEL	P3 Port Mode Select Register
		P3FNCSEL	P3 Port Function Select Register
		P4MODSEL	P4 Port Mode Select Register
		P4FNCSEL	P4 Port Function Select Register
	0x4250		P5 Port Data Register
		P5IOEN	P5 Port Enable Register
		P5RCTL	P5 Port Pull-up/down Control Register
		P5INTF	P5 Port Interrupt Flag Register
		P5INTCTL	P5 Port Interrupt Control Register
		P5CHATEN	P5 Port Chattering Filter Enable Register
		P5MODSEL	P5 Port Mode Select Register
		P5FNCSEL	P5 Port Function Select Register
	0x42d0	<u> </u>	
		PDIOEN	Pd Port Data Register
			Pd Port Enable Register
		PDRCTL PDMODSEL	Pd Port Pull-up/down Control Register Pd Port Mode Select Register
		PDFNCSEL	Pd Port Function Select Register
	0x42de 0x42e0		P Port Clock Control Register
			P Port Interrupt Flag Group Register
LIADT (LIADT)		PINTFGRP	
UART (UART)		UA0CLK	UART Ch.0 Clock Control Register
		UAOMOD	UART Ch.0 Mode Register
	0x4384	UA0BR	UART Ch.0 Baud-Rate Register
	0x4386	UA0CTL	UART Ch.0 Control Register
	0x4388		UART Ch.0 Transmit Data Register
	0x438a	UA0RXD	UART Ch.0 Receive Data Register
	0x438c	 	UART Ch.0 Status and Interrupt Flag Register
40.1.11.1		UAOINTE	UART Ch.0 Interrupt Enable Register
16-bit timer (T16) Ch.1	0x43a0		T16 Ch.1 Clock Control Register
	0x43a2	T16_1MOD	T16 Ch.1 Mode Register
	0x43a4	T16_1CTL	T16 Ch.1 Control Register
	0x43a6	T16_1TR	T16 Ch.1 Reload Data Register
	0x43a8	T16_1TC	T16 Ch.1 Counter Data Register
	0x43aa	T16_1INTF	T16 Ch.1 Interrupt Flag Register
	0x43ac	T16_1INTE	T16 Ch.1 Interrupt Enable Register

4 MEMORY AND BUS

Peripheral circuit	Address		Register name
Synchronous Serial Interface (SPIA)		SPIOMOD	SPIA Ch.0 Mode Register
Ch.0		SPI0CTL	SPIA Ch.0 Control Register
		SPIOTXD	SPIA Ch.0 Transmit Data Register
		SPIORXD	SPIA Ch.0 Receive Data Register
		SPIOINTF	SPIA Ch.0 Interrupt Flag Register
		SPIOINTE	SPIA Ch.0 Interrupt Enable Register
I ² C (I2C)		I2C0CLK	I2C Ch.0 Clock Control Register
1 0 (120)		I2C0MOD	I2C Ch.0 Mode Register
		I2C0BR	I2C Ch.0 Baud-Rate Register
		I2C0OADR	I2C Ch.0 Own Address Register
		I2C0CTL	I2C Ch.0 Control Register
		I2C0TXD	I2C Ch.0 Transmit Data Register
		I2C0RXD	I2C Ch.0 Receive Data Register
		I2C0INTF	I2C Ch.0 Status and Interrupt Flag Register
		I2C0INTE	I2C Ch.0 Interrupt Enable Register
16-bit timer (T16) Ch.2		T16_2CLK	T16 Ch.2 Clock Control Register
10 bit timer (110) chi.2		T16_2MOD	T16 Ch.2 Mode Register
	0x5104	T16_2CTL	T16 Ch.2 Control Register
		T16_2TR	T16 Ch.2 Reload Data Register
		T16_2TC	T16 Ch.2 Counter Data Register
		T16_2INTF	T16 Ch.2 Interrupt Flag Register
		T16_2INTE	T16 Ch.2 Interrupt Enable Register
16-bit timer (T16) Ch.3		T16 3CLK	T16 Ch.3 Clock Control Register
(1.10)		T16_3MOD	T16 Ch.3 Mode Register
		T16 3CTL	T16 Ch.3 Control Register
		T16_3TR	T16 Ch.3 Reload Data Register
		T16_3TC	T16 Ch.3 Counter Data Register
		T16_3INTF	T16 Ch.3 Interrupt Flag Register
		T16_3INTE	T16 Ch.3 Interrupt Enable Register
16-bit timer (T16) Ch.4		T16_4CLK	T16 Ch.4 Clock Control Register
, ,	0x5262	T16_4MOD	T16 Ch.4 Mode Register
	0x5264	T16_4CTL	T16 Ch.4 Control Register
	0x5266	T16_4TR	T16 Ch.4 Reload Data Register
	0x5268	T16_4TC	T16 Ch.4 Counter Data Register
	0x526a	T16_4INTF	T16 Ch.4 Interrupt Flag Register
	0x526c	T16_4INTE	T16 Ch.4 Interrupt Enable Register
Synchronous Serial Interface (SPIA)	0x5270	SPI1MOD	SPIA Ch.1 Mode Register
Ch.1	0x5272	SPI1CTL	SPIA Ch.1 Control Register
	0x5274	SPI1TXD	SPIA Ch.1 Transmit Data Register
	0x5276	SPI1RXD	SPIA Ch.1 Receive Data Register
	0x5278	SPI1INTF	SPIA Ch.1 Interrupt Flag Register
	0x527a	SPI1INTE	SPIA Ch.1 Interrupt Enable Register
LCD driver (LCD8A)		LCD8CLK	LCD8A Clock Control Register
	0x5402	LCD8CTL	LCD8A Control Register
	0x5404	LCD8TIM	LCD8A Timing Control Register
	0x5406	LCD8PWR	LCD8A Power Control Register
	0x5408	LCD8DSP	LCD8A Display Control Register
	0x540a	LCD8INTF	LCD8A Interrupt Flag Register
	0x540c	LCD8INTE	LCD8A Interrupt Enable Register
R/F converter (RFC)	0x5440	RFC0CLK	RFC Ch.0 Clock Control Register
	0x5442	RFC0CTL	RFC Ch.0 Control Register
	0x5444	RFC0TRG	RFC Ch.0 Oscillation Trigger Register
	0x5446	RFC0MCL	RFC Ch.0 Measurement Counter Low Register
	0x5448	RFC0MCH	RFC Ch.0 Measurement Counter High Register
		RFC0TCL	RFC Ch.0 Time Base Counter Low Register
		RFC0TCH	RFC Ch.0 Time Base Counter High Register
		RFC0INTF	RFC Ch.0 Interrupt Flag Register
	0x5450	RFC0INTE	RFC Ch.0 Interrupt Enable Register

Peripheral circuit	Address		Register name
MR sensor controller (AMRC)	0x5480	AMRCCLK	AMRC Clock Control Register
	0x5482	AMRCACTL	AMRC AFE Control Register
	0x5484	AMRCEVPLS	AMRC Pulse Control Register
	0x5486	AMRCCTL	AMRC Control Register
	0x5488	AMRCNMLCNT	AMRC Normal Rotation Counter Register
	0x548a	AMRCREVSTPCNT	AMRC Reverse/Stop Counter Register
	0x548c	AMRCECNT0	AMRC Event Counter Ch.0 Register
	0x548e	AMRCECNT1	AMRC Event Counter Ch.1 Register
	0x5490	AMRCECNT2	AMRC Event Counter Ch.2 Register
	0x5492	AMRCUCMP	AMRC Unit Counter Compare Setting Register
	0x5494	AMRCUCNT	AMRC Unit Counter Register
	0x549a	AMRCSTAT	AMRC Status Register
	0x549c	AMRCINTF	AMRC Interrupt Flag Register
	0x549e	AMRCINTE	AMRC Interrupt Enable Register

4.6.1 System-Protect Function

The system-protect function protects control registers and bits from writings. They cannot be rewritten unless write protection is removed by writing 0x0096 to the MSCPROT.PROT[15:0] bits. This function is provided to prevent deadlock that may occur when a system-related register is altered by a runaway CPU. See "Control Registers" in each peripheral circuit to identify the registers and bits with write protection.

Note: Once write protection is removed using the MSCPROT.PROT[15:0] bits, write enabled status is maintained until write protection is applied again. After the registers/bits required have been altered, apply write protection.

4.7 Control Registers

MISC System Protect Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
MSCPROT	15–0	PROT[15:0]	0x0000	H0	R/W	_

Bits 15-0 PROT[15:0]

These bits protect the control registers related to the system against writings.

0x0096 (R/W): Disable system protection Other than 0x0096 (R/W): Enable system protection

While the system protection is enabled, any data will not be written to the affected control bits (bits with "WP" or "R/WP" appearing in the R/W column).

MISC IRAM Size Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
MSCIRAMSZ	15–9	_	0x00	_	R	_
	8	(reserved)	0	H0	R/WP	Always set to 0.
	7	-	0	-	R	_
	6–4	(reserved)	0x3	-	R	
	3	_	0	_	R	
	2-0	IRAMSZ[2:0]	0x3	H0	R/WP	

Bits 15-3 Reserved

Bits 2-0 IRAMSZ[2:0]

These bits set the internal RAM size that can be used.

Table 4.7.1 Internal RAM Size Selections

MSCIRAMSZ.IRAMSZ[2:0] bits	Internal RAM size
0x7	Reserved
0x6	(16KB)*
0x5	(12KB)*
0x4	(8KB)*
0x3	4KB
0x2	2KB
0x1	1KB
0x0	512B

^{*} Setting prohibited in this IC

FLASHC Flash Read Cycle Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
FLASHCWAIT	15–8	-	0x00	_	R	_
	7	XBUSY	0	H0	R	
	6–2	_	0x00	-	R	
	1-0	RDWAIT[1:0]	0x0	H0	R/WP	

Bits 15-8 Reserved

Bit 7 XBUSY

This bit indicates whether the Flash memory can be accessed or not.

1 (R): Flash memory ready to access

0 (R): Flash access prohibited

The Flash memory can always be accessed during normal operation.

Bits 6-2 Reserved

Bits 1-0 RDWAIT[1:0]

These bits set the number of bus access cycles for reading from the Flash memory.

Table 4.7.2 Setting Number of Bus Access Cycles for Flash Read

FLASHCWAIT.RDWAIT[1:0] bits	Number of bus Access cycles	System clock frequency
0x3	4	16.3 MHz (max.)
0x2	3	16.3 MHz (max.)
0x1	2	16.3 MHz (max.)
0x0	1	8.2 MHz (max.)

Note: Be sure to set the FLASHCWAIT.RDWAIT[1:0] bits before the system clock is configured.

5 Interrupt Controller (ITC)

5.1 Overview

The features of the ITC are listed below.

- Honors interrupt requests from the peripheral circuits and outputs the interrupt request, interrupt level and vector number signals to the CPU.
- The interrupt level of each interrupt source is selectable from among eight levels.
- Priorities of the simultaneously generated interrupts are established from the interrupt level.
- Handles the simultaneously generated interrupts with the same interrupt level as smaller vector number has higher priority.

Figure 5.1.1 shows the configuration of the ITC.




Figure 5.1.1 ITC Configuration

5.2 Vector Table

The vector table contains the vectors to the interrupt handler routines (handler routine start address) that will be read by the CPU to execute the handler when an interrupt occurs.

Table 5.2.1 shows the vector table.

Table 5.2.1 Vector Table

TTBR initial value = 0x8000

Vector number/ Software interrupt number	Vector address	Hardware interrupt name	Cause of hardware interrupt	Priority
0 (0x00)	TTBR + 0x00	Reset	Low input to the #RESET pin	1
			Watchdog timer overflow	
			Supply voltage detector reset	
1 (0x01)	TTBR + 0x04	Address misaligned interrupt	Memory access instruction	2
-	(0xfffc00)	Debugging interrupt	brk instruction, etc.	3
2 (0x02)	TTBR + 0x08	NMI	-	4
3 (0x03)	TTBR + 0x0c	Reserved for C compiler	-	-

Vector number/				
Software interrupt	Vector address	Hardware interrupt name	Hardware interrupt flag	Priority
number		_		
4 (0x04)	TTBR + 0x10	Supply voltage detector interrupt	Low power supply voltage detection	High * ¹
5 (0x05)	TTBR + 0x14	Port interrupt	Port input	'
6 (0x06)	TTBR + 0x18	Clock generator interrupt	IOSC oscillation stabilization waiting completion OSC1 oscillation stabilization waiting completion OSC1 oscillation stop	
			IOSC oscillation auto-trimming completion	
7 (0x07)	TTBR + 0x1c	Real-time clock interrupt	1-day, 1-hour, 1-minute, and 1-second 1/32-second, 1/8-second, 1/4-second, and 1/2-second Stopwatch 1 Hz, 10 Hz, and 100 Hz Alarm Theoretical regulation completion	
8 (0x08)	TTBR + 0x20	16-bit timer Ch.0 interrupt	Underflow	
9 (0x09)	TTBR + 0x24	UART interrupt	End of transmission Framing error Parity error Overrun error Receive buffer two bytes full Receive buffer one byte full Transmit buffer empty	
10 (0x0a)	TTBR + 0x28	16-bit timer Ch.1 interrupt	Underflow	
11 (0x0b)	TTBR + 0x2c	Synchronous serial interface Ch.0 interrupt	End of transmission Receive buffer full Transmit buffer empty Overrun error	
12 (0x0c)	TTBR + 0x30	I ² C interrupt	End of data transfer General call address reception NACK reception STOP condition START condition Error detection Receive buffer full Transmit buffer empty	
13 (0x0d)	TTBR + 0x34	16-bit timer Ch.2 interrupt	Underflow	
14 (0x0e)	TTBR + 0x38	16-bit timer Ch.3 interrupt	Underflow	
15 (0x0f)	TTBR + 0x3c	16-bit timer Ch.4 interrupt	Underflow	
16 (0x10)	TTBR + 0x40	Synchronous serial interface Ch.1 interrupt	End of transmission Receive buffer full Transmit buffer empty Overrun error	
17 (0x11)	TTBR + 0x44	LCD driver interrupt	Frame	
18 (0x12)	TTBR + 0x48	R/F converter interrupt	Reference oscillation completion Sensor A oscillation completion Sensor B oscillation completion Measurement counter overflow error Time base counter overflow error	
19 (0x13)	TTBR + 0x4c	MR sensor controller interrupt	Unit counter compare match Event counter Ch.0/1/2 underflow Comparator Ch.0/1 change Phase dropout Stop Reverse rotation Normal rotation	
20 (0x14)	TTBR + 0x50	reserved	-	1
: 31 (0x1f)	: TTBR + 0x7c	: reserved	: _	↓ Low *1

^{*1} When the same interrupt level is set

5.2.1 Vector Table Base Address (TTBR)

The MSCTTBRL and MSCTTBRH registers are provided to set the base (start) address of the vector table in which interrupt vectors are programmed. "TTBR" described in Table 5.2.1 means the value set to these registers. After an initial reset, the MSCTTBRL and MSCTTBRH registers are set to address 0x8000. Therefore, even when the vector table location is changed, it is necessary that at least the reset vector be written to the above address. Bits 7 to 0 in the MSCTTBRL register are fixed at 0, so the vector table always begins from a 256-byte boundary address.

5.3 Initialization

The following shows an example of the initial setting procedure related to interrupts:

- 1. Execute the di instruction to set the CPU into interrupt disabled state.
- 2. If the vector table start address is different from the default address, set it to the MSCTTBRL and MSCTTBRH registers after removing system protection by writing 0x0096 to the MSCPROT.PROT[15:0] bits. Then, write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits to set system protection.
- 3. Set the interrupt enable bit of the peripheral circuit to 0 (interrupt disabled).
- 4. Set the interrupt level for the peripheral circuit using the ITCLVx.ILVx[2:0] bits in the ITC.
- 5. Configure the peripheral circuit and start its operation.
- 6. Clear the interrupt factor flag of the peripheral circuit.
- 7. Set the interrupt enable bit of the peripheral circuit to 1 (interrupt enabled).
- 8. Execute the ei instruction to set the CPU into interrupt enabled state.

5.4 Maskable Interrupt Control and Operations

5.4.1 Peripheral Circuit Interrupt Control

The peripheral circuit that generates interrupts includes an interrupt enable bit and an interrupt flag for each interrupt cause.

Interrupt flag: The flag is set to 1 when the interrupt cause occurs. The clear condition depends on the periph-

eral circuit.

Interrupt enable bit: By setting this bit to 1 (interrupt enabled), an interrupt request will be sent to the ITC when the

interrupt flag is set to 1. When this bit is set to 0 (interrupt disabled), no interrupt request will be sent to the ITC even if the interrupt flag is set to 1. An interrupt request is also sent to the

ITC if the status is changed to interrupt enabled when the interrupt flag is 1.

For specific information on causes of interrupts, interrupt flags, and interrupt enable bits, refer to the respective peripheral circuit descriptions.

Note: To prevent occurrence of unnecessary interrupts, the corresponding interrupt flag should be cleared before setting the interrupt enable bit to 1 (interrupt enabled) and before terminating the interrupt handler routine.

5.4.2 ITC Interrupt Request Processing

On receiving an interrupt signal from a peripheral circuit, the ITC sends an interrupt request, the interrupt level, and the vector number to the CPU. Vector numbers are determined by the ITC internal hardware for each interrupt cause, as shown in Table 5.2.1. The interrupt level is a value to configure the priority, and it can be set to between 0 (low) and 7 (high) using the ITCLVx.ILVx[2:0] bits provided for each interrupt source. The default ITC settings are level 0 for all maskable interrupts. Interrupt requests are not accepted by the CPU if the level is 0.

The ITC outputs the interrupt request with the highest priority to the CPU in accordance with the following conditions if interrupt requests are input to the ITC simultaneously from two or more peripheral circuits.

- The interrupt with the highest interrupt level takes precedence.
- If multiple interrupt requests are input with the same interrupt level, the interrupt with the lowest vector number takes precedence.

The other interrupts occurring at the same time are held until all interrupts with higher priority levels have been accepted by the CPU.

If an interrupt cause with higher priority occurs while the ITC is outputting an interrupt request signal to the CPU (before being accepted by the CPU), the ITC alters the vector number and interrupt level signals to the setting information on the more recent interrupt. The previously occurring interrupt is held. The held interrupt is canceled and no interrupt is generated if the interrupt flag in the peripheral circuit is cleared via software.

Note: Before changing the interrupt level, make sure that no interrupt of which the level is changed can be generated (the interrupt enable bit of the peripheral circuit is set to 0 or the peripheral circuit is deactivated).

5.4.3 Conditions to Accept Interrupt Requests by the CPU

The CPU accepts an interrupt request sent from the ITC when all of the following conditions are met:

- The IE (Interrupt Enable) bit of the PSR has been set to 1.
- The interrupt request that has occurred has a higher interrupt level than the value set in the IL[2:0] (Interrupt Level) bits of the PSR.
- No other interrupt request having higher priority, such as NMI, has occurred.

5.5 NMI

This IC cannot generate non-maskable interrupts (NMI).

5.6 Software Interrupts

The CPU provides the "int imm5" and "intl imm5, imm3" instructions allowing the software to generate any interrupts. The operand imm5 specifies a vector number (0–31) in the vector table. In addition to this, the intl instruction has the operand imm3 to specify the interrupt level (0–7) to be set to the IL[2:0] bits in the PSR. The software interrupt cannot be disabled (non-maskable interrupt). The processor performs the same interrupt processing operation as that of the hardware interrupt.

5.7 Interrupt Processing by the CPU

The CPU samples interrupt requests for each cycle. On accepting an interrupt request, the CPU switches to interrupt processing immediately after execution of the current instruction has been completed.

Interrupt processing involves the following steps:

- 1. The PSR and current program counter (PC) values are saved to the stack.
- 2. The PSR IE bit is cleared to 0 (disabling subsequent maskable interrupts).
- 3. The PSR IL[2:0] bits are set to the received interrupt level. (The NMI does not affect the IL bits.)
- 4. The vector for the interrupt occurred is loaded to the PC to execute the interrupt handler routine.

When an interrupt is accepted, Step 2 prevents subsequent maskable interrupts. Setting the IE bit to 1 in the interrupt handler routine allows handling of multiple interrupts. In this case, since the IL[2:0] bits are changed by Step 3, only an interrupt with a higher level than that of the currently processed interrupt will be accepted.

Ending interrupt handler routines using the reti instruction returns the PSR to the state before the interrupt occurred. The program resumes processing following the instruction being executed at the time the interrupt occurred.

Note: When HALT or SLEEP mode is canceled, the CPU jumps to the interrupt handler routine after executing one instruction. To execute the interrupt handler routine immediately after wake-up, place the nop instruction at just behind the halt/slp instruction.

5.8 Control Registers

MISC Vector Table Address Low Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
MSCTTBRL	15–8	TTBR[15:8]	0x80	H0	R/WP	_
	7–0	TTBR[7:0]	0x00	H0	R	

Bits 15-0 TTBR[15:0]

These bits set the vector table base address (16 low-order bits).

MISC Vector Table Address High Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
MSCTTBRH	15–8	_	0x00	_	R	_
	7–0	TTBR[23:16]	0x00	H0	R/WP	

Bits 15-8 Reserved

Bits 7-0 TTBR[23:16]

These bits set the vector table base address (eight high-order bits).

ITC Interrupt Level Setup Register x

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
ITCLVx	15–11	_	0x00	_	R	_
	10–8	ILVy1[2:0]	0x0	H0	R/W	
	7–3	-	0x00	-	R	
	2–0	ILVyo[2:0]	0x0	H0	R/W	

Bits 15-11 Reserved

Bits 7-3 Reserved

Bits 10–8 ILV y_1 [2:0] $(y_1 = 2x + 1)$

Bits 2–0 ILVyo[2:0] (yo = 2x)

These bits set the interrupt level of each interrupt.

Table 5.8.1 Interrupt Level and Priority Settings

ITCLVx.ILVy[2:0] bits	Interrupt level	Priority
0x7	7	High
0x6	6	↑
0x1	1	↓
0x0	0	Low

The following shows the ITCLVx register configuration in this IC.

Table 5.8.2 List of ITCLVx Registers

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
ITCLV0	15–11	_	0x00	_	R	_
(ITC Interrupt Level	10–8	ILV1[2:0]	0x0	H0	R/W	Port interrupt (ILVPPORT)
Setup Register 0)	7–3	_	0x00	_	R	_
	2–0	ILV0[2:0]	0x0	H0	R/W	Supply voltage detector interrupt (ILVSVD)
ITCLV1	15–11	_	0x00	_	R	-
(ITC Interrupt Level	10–8	ILV3[2:0]	0x0	H0	R/W	Real-time clock interrupt (ILVRTCA_0)
Setup Register 1)	7–3	_	0x00	-	R	_
	2–0	ILV2[2:0]	0x0	H0	R/W	Clock generator interrupt (ILVCLG)
ITCLV2	15–11	_	0x00	_	R	_
(ITC Interrupt Level	10–8	ILV5[2:0]	0x0	H0	R/W	UART interrupt (ILVUART_0)
Setup Register 2)	7–3	_	0x00	_	R	_
	2-0	ILV4[2:0]	0x0	H0	R/W	16-bit timer Ch.0 interrupt (ILVT16_0)

5 INTERRUPT CONTROLLER (ITC)

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
ITCLV3	15–11	_	0x00	_	R	-
(ITC Interrupt Level Setup Register 3)	10–8	ILV7[2:0]	0x0	H0	R/W	Synchronous serial interface Ch.0 interrupt (ILVSPIA_0)
	7–3	_	0x00	-	R	-
	2–0	ILV6[2:0]	0x0	H0	R/W	16-bit timer Ch.1 interrupt (ILVT16_1)
ITCLV4	15–11	_	0x00	-	R	-
(ITC Interrupt Level	10–8	ILV9[2:0]	0x0	H0	R/W	16-bit timer Ch.2 interrupt (ILVT16_2)
Setup Register 4)	7–3	_	0x00	-	R	_
	2–0	ILV8[2:0]	0x0	H0	R/W	I ² C interrupt (ILVI2C_0)
ITCLV5	15–11	_	0x00	_	R	-
(ITC Interrupt Level	10–8	ILV11[2:0]	0x0	H0	R/W	16-bit timer Ch.4 interrupt (ILVT16_4)
Setup Register 5)	7–3	_	0x00	_	R	_
	2–0	ILV10[2:0]	0x0	H0	R/W	16-bit timer Ch.3 interrupt (ILVT16_3)
ITCLV6	15–11	_	0x00	-	R	-
(ITC Interrupt Level	10–8	ILV13[2:0]	0x0	H0	R/W	LCD driver interrupt (ILVLCD8A)
Setup Register 6)	7–3	_	0x00	-	R	-
	2–0	ILV12[2:0]	0x0	H0	R/W	Synchronous serial interface Ch.1 interrupt (ILVSPIA_1)
ITCLV7	15–11	_	0x00	-	R	-
(ITC Interrupt Level Setup Register 7)	10–8	ILV15[2:0]	0x0	H0	R/W	MR sensor controller interrupt (ILVAMRC)
	7–3	_	0x00	-	R	-
	2–0	ILV14[2:0]	0x0	H0	R/W	R/F converter interrupt (ILVRFC_0)

6 I/O Ports (PPORT)

6.1 Overview

PPORT controls the I/O ports. The main features are outlined below.

- Allows port-by-port function configurations.
 - Each port can be configured with or without a pull-up or pull-down resistor.
 - Each port can be configured with or without a chattering filter.
 - Allows selection of the function (general-purpose I/O port (GPIO) function, up to four peripheral I/O functions) to be assigned to each port.
- Ports, except for those shared with debug pins, are initially placed into Hi-Z state. (No current passes through the pin during this Hi-Z state.)
- Over voltage tolerant fail-safe design allowing interface with the signal without passing unnecessary current even
 if a voltage exceeding VDD is applied.

Note: 'x', which is used in the port names Pxy, register names, and bit names, refers to a port group ($x = 0, 1, 2, \dots, d$) and 'y' refers to a port number ($y = 0, 1, 2, \dots, 7$).

Figure 6.1.1 shows the configuration of PPORT.

Port configuration in this IC

• Port groups included: P0[7:0], P1[7:0], P2[7:0], P3[7:0], P4[7:0], P5[7:0], Pd[2:0]

Ports with general-purpose I/O function (GPIO): P0[7:0], P1[7:4], P2[1:0], P5[7:6], Pd[2:0](Pd2: output only)

• Ports with interrupt function: P0[7:0], P5[7:6]

• Ports for debug function: Pd[2:0]




Figure 6.1.1 PPORT Configuration

6.2 I/O Cell Structure and Functions

Figure 6.2.1 shows the I/O cell Configuration.




Figure 6.2.1 I/O Cell Configuration

Refer to "Pin Descriptions" in the "Overview" chapter for the cell type, either the over voltage tolerant fail-safe type I/O cell or the standard I/O cell, included in each port.

6.2.1 Schmitt Input

The input functions are all configured with the Schmitt interface level. When a port is set to input disable status (PxIOEN.PxIENy bit = 0), unnecessary current is not consumed if the Pxy pin is placed into floating status.

6.2.2 Over Voltage Tolerant Fail-Safe Type I/O Cell

The over voltage tolerant fail-safe type I/O cell allows interfacing without passing unnecessary current even if a voltage exceeding VDD is applied to the port. Also unnecessary current is not consumed when the port is externally biased without supplying VDD. However, be sure to avoid applying a voltage exceeding the recommended maximum operating power supply voltage to the port.

6.2.3 Pull-Up/Pull-Down

The GPIO port has a pull-up/pull-down function. Either pull-up or pull-down may be selected for each port individually. This function may also be disabled for the port that does not require pulling up/down.

When the port level is switched from low to high through the pull-up resistor included in the I/O cell or from high to low through the pull-down resistor, a delay will occur in the waveform rising/falling edge depending on the time constant by the pull-up/pull-down resistance and the pin load capacitance. The rising/falling time is commonly determined by the following equation:

$$\begin{aligned} \text{tpr} &= -\text{Rinu} \times (\text{Cin} + \text{Cboard}) \times \ln(1 - \text{VT+/Vdd}) \\ \text{tpf} &= -\text{Rind} \times (\text{Cin} + \text{Cboard}) \times \ln(1 - \text{VT-/Vdd}) \\ \end{aligned} \\ \text{Where} \\ \text{tpr}: \qquad \text{Rising time (port level} = \text{low} \rightarrow \text{high) [second]} \\ \text{tpf}: \qquad \text{Falling time (port level} = \text{high} \rightarrow \text{low) [second]} \\ \text{VT-:} \qquad \text{High level Schmitt input threshold voltage [V]} \\ \text{VT:} \qquad \text{Low level Schmitt input threshold voltage [V]} \end{aligned}$$

RINU/RIND: Pull-up/pull-down resistance $[\Omega]$

CIN: Pin capacitance [F]

CBOARD: Parasitic capacitance on the board [F]

6.2.4 CMOS Output and High Impedance State

The I/O cells except for analog output can output signals in the VDD and Vss levels. Also the GPIO ports may be put into high-impedance (Hi-Z) state.

6.3 Clock Settings

6.3.1 PPORT Operating Clock

When using the chattering filter for entering external signals to PPORT, the PPORT operating clock CLK_PPORT must be supplied to PPORT from the clock generator.

The CLK_PPORT supply should be controlled as in the procedure shown below.

- Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 3. Set the following PCLK register bits:
 - PCLK.CLKSRC[1:0] bits (Clock source selection)
 - PCLK.CLKDIV[3:0] bits (Clock division ratio selection = Clock frequency setting)
- 4. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

Settings in Step 3 determine the input sampling time of the chattering filter.

6.3.2 Clock Supply in SLEEP Mode

When using the chattering filter function during SLEEP mode, the PPORT operating clock CLK_PPORT must be configured so that it will keep suppling by writing 0 to the CLGOSC_xxxxSLPC bit for the CLK_PPORT clock source.

If the CLGOSC xxxxSLPC bit for the CLK_PPORT clock source is 1, the CLK_PPORT clock source is deactivated during SLEEP mode and it disables the chattering filter function regardless of the PxCHATEN.PxCHATENy bit setting (chattering filter enabled/disabled).

6.3.3 Clock Supply in DEBUG Mode

The CLK PPORT supply during DEBUG mode should be controlled using the PCLK.DBRUN bit.

The CLK_PPORT supply to PPORT is suspended when the CPU enters DEBUG mode if the PCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK_PPORT supply resumes. The PPORT chattering filter stops operating when the CLK_PPORT supply is suspended. If the chattering filter is enabled in PPORT, the input port function is also deactivated. However, the control registers can be altered. If the PCLK.DBRUN bit = 1, the CLK_PPORT supply is not suspended and the chattering filter will keep operating in DEBUG mode.

6.4 Operations

6.4.1 Initialization

After a reset, the ports except for the debugging function are configured as shown below.

Port input: Disabled
Port output: Disabled
Pull-up: Off
Pull-down: Off

• Port pins: High impedance state

• Port function: Configured to GPIO

This status continues until the ports are configured via software. The debugging function ports are configured for debug signal input/output.

Initial settings when using a port for a peripheral I/O function

When using the Pxy port for a peripheral I/O function, perform the following software initial settings:

- 1. Set the following PxIOEN register bits:
 - Set the PxIOEN.PxIENy bit to 0. (Disable input)
 Set the PxIOEN.PxOENy bit to 0. (Disable output)
- 2. Set the PxMODSEL.PxSELy bit to 0. (Disable peripheral I/O function)
- 3. Initialize the peripheral circuit that uses the pin.
- 4. Set the PxFNCSEL.PxyMUX[1:0] bits. (Select peripheral I/O function)
- 5. Set the PxMODSEL.PxSELy bit to 1. (Enable peripheral I/O function)

For the list of the peripheral I/O functions that can be assigned to each port of this IC, refer to "Control Register and Port Function Configuration of this IC." For the specific information on the peripheral I/O functions, refer to the respective peripheral circuit chapter.

Initial settings when using a port as a general-purpose output port (only for the ports with GPIO function)

When using the Pxy port pin as a general-purpose output pin, perform the following software initial settings:

- 1. Set the PxIOEN.PxOENy bit to 1. (Enable output)
- 2. Set the PxMODSEL.PxSELy bit to 0. (Enable GPIO function)

Initial settings when using a port as a general-purpose input port (only for the ports with GPIO function)

When using the Pxy port pin as a general-purpose input pin, perform the following software initial settings:

- 1. Write 0 to the PxINTCTL.PxIEy bit. * (Disable interrupt)
- 2. When using the chattering filter, configure the PPORT operating clock (see "PPORT Operating Clock") and set the PxCHATEN.PxCHATEN bit to 1.*

When the chattering filter is not used, set the PxCHATEN.PxCHATENy bit to 0 (supply of the PPORT operating clock is not required).

- 3. Configure the following PxRCTL register bits when pulling up/down the port using the internal pull-up or down resistor:
 - PxRCTL.PxPDPUy bit (Select pull-up or pull-down resistor)
 - Set the PxRCTL.PxRENy bit to 1. (Enable pull-up/down)

Set the PxRCTL.PxRENy bit to 0 if the internal pull-up/down resistors are not used.

- 4. Set the PxMODSEL.PxSELy bit to 0. (Enable GPIO function)
- Configure the following bits when using the port input interrupt: *
 - Write 1 to the PxINTF.PxIFy bit. (Clear interrupt flag)
 - PxINTCTL.PxEDGEy bit (Select interrupt edge (input rising edge/falling edge))
 - Set the PxINTCTL.PxIEy bit to 1. (Enable interrupt)
- 6. Set the following PxIOEN register bits:
 - Set the PxIOEN.PxOENy bit to 0. (Disable output)
 Set the PxIOEN.PxIENy bit to 1. (Enable input)
- * Steps 1 and 5 are required for the ports with an interrupt function. Step 2 is required for the ports with a chattering filter function.

Table 6.4.1.1 lists the port status according to the combination of data input/output control and pull-up/down control.

PxIOEN. PxIENy bit	PxIOEN. PxOENy bit	PxRCTL. PxRENy bit	PxRCTL. PxPDPUy bit	Input	Output	Pull-up/pull-down condition
0	0	0	×	Disa	bled	Off (Hi-Z) *1
0	0	1	0	Disa	bled	Pulled down
0	0	1	1	Disabled		Pulled up
1	0	0	×	Enabled	Disabled	Off (Hi-Z) *2
1	0	1	0	Enabled	Disabled	Pulled down
1	0	1	1	Enabled	Disabled	Pulled up
0	1	0	×	Disabled	Enabled	Off
0	1	1	0	Disabled	Enabled	Off
0	1	1	1	Disabled	Enabled	Off
1	1	1	0	Enabled	Enabled	Off
1	1	1	1	Enabled	Enabled	Off

Table 6.4.1.1 GPIO Port Control List

Note: If the PxMODSEL.PxSELy bit for the port without a GPIO function is set to 0, the port goes into initial status (refer to "Initial Settings"). The GPIO control bits are configured to a read-only bit always read out as 0.

6.4.2 Port Input/Output Control

Peripheral I/O function control

The port for which a peripheral I/O function is selected is controlled by the peripheral circuit. For more information, refer to the respective peripheral circuit chapter.

Setting output data to a GPIO port

Write data (1 = high output, 0 = low output) to be output from the Pxy pin to the PxDAT.PxOUTy bit.

Reading input data from a GPIO port

The data (1 = high input, 0 = low input) input from the Pxy pin can be read out from the PxDAT.PxINy bit.

Note: The PxDAT.PxINy bit retains the input port status at 1 clock before being read from the CPU.

Chattering filter function

Some ports have a chattering filter function and it can be controlled in each port. This function is enabled by setting the PxCHATEN.PxCHATENy bit to 1. The input sampling time to remove chattering is determined by the CLK_PPORT frequency configured using the PCLK register in common to all ports. The chattering filter removes pulses with a shorter width than the input sampling time.

Input sampling time =
$$\frac{2 \text{ to } 3}{\text{CLK_PPORT frequency [Hz]}}$$
 [second] (Eq.6.2)

Make sure the Pxy port interrupt is disabled before altering the PCLK register and PxCHATEN.PxCHATENy bit settings. A Pxy port interrupt may erroneously occur if these settings are altered in an interrupt enabled status. Furthermore, enable the interrupt after a lapse of four or more CLK_PPORT cycles from enabling the chattering filter function.

If the clock generator is configured so that it will supply CLK_PPORT to PPORT in SLEEP mode, the chattering filter of the port will function even in SLEEP mode. If CLK_PPORT is configured to stop in SLEEP mode, PPORT inactivates the chattering filter during SLEEP mode to input pin status transitions directly to itself.

^{*1:} Initial status. Current does not flow if the pin is placed into floating status.

^{*2:} Use of the pull-up or pull-down function is recommended, as undesired current will flow if the port input is set to floating status.

6.5 Interrupts

When the GPIO function is selected for the port with an interrupt function, the port input interrupt function can be used.

Table 6.5.1 Port Input Interrupt Function

Interrupt	Interrupt flag	Set condition	Clear condition
Port input interrupt	PxINTF.PxIFy	Rising or falling edge of the input signal	Writing 1
	PINTFGRP.PxINT	Setting an interrupt flag in the port group	Clearing PxINTF.PxIFy

Interrupt edge selection

Port input interrupts will occur at the falling edge of the input signal when setting the PxINTCTL.PxEDGEy bit to 1, or the rising edge when setting to 0.

Interrupt enable

PPORT provides interrupt enable bits (PxINTCTL.PxIEy bit) corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

Interrupt check in port group unit

When interrupts are enabled in two or more port groups, check the PINTFGRP.PxINT bit in the interrupt handler first. It helps minimize the handler codes for finding the port that has generated an interrupt. If this bit is set to 1, an interrupt has occurred in the port group. Next, check the PxINTF.PxIFy bit set to 1 in the port group to determine the port that has generated an interrupt. Clearing the PxINTF.PxIFy bit also clears the PINTFGRP. PxINT bit. If the port is set to interrupt disabled status by the PxINTCTL.PxIEy bit, the PINTFGRP.PxINT bit will not be set even if the PxINTF.PxIFy bit is set to 1.

6.6 Control Registers

This section describes the same control registers of all port groups as a single register. For the register and bit configurations in each port group and their initial values, refer to "Control Register and Port Function Configuration of this IC."

Px Port Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PxDAT	15–8	PxOUT[7:0]	0x00	H0	R/W	_
	7–0	PxIN[7:0]	0x00	H0	R	

- *1: This register is effective when the GPIO function is selected.
- *2: The bit configuration differs depending on the port group.
- *3: The initial value may be changed by the port.

Bits 15-8 PxOUT[7:0]

These bits are used to set data to be output from the GPIO port pins.

1 (R/W): Output high level from the port pin 0 (R/W): Output low level from the port pin

When output is enabled (PxIOEN.PxOENy bit = 1), the port pin outputs the data set here. Although data can be written when output is disabled (PxIOEN.PxOENy bit = 0), it does not affect the pin status. These bits do not affect the outputs when the port is used as a peripheral I/O function.

Bits 7–0 PxIN[7:0]

The GPIO port pin status can be read out from these bits.

1 (R): Port pin = High level 0 (R): Port pin = Low level The port pin status can be read out when input is enabled (PxIOEN.PxIENy bit = 1). When input is disabled (PxIOEN.PxIENy bit = 0), these bits are always read as 0.

When the port is used for a peripheral I/O function, the input value cannot be read out from these bits.

Px Port Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PxIOEN	15–8	PxIEN[7:0]	0x00	H0	R/W	_
	7–0	PxOEN[7:0]	0x00	H0	R/W	

^{*1:} This register is effective when the GPIO function is selected.

Bits 15-8 PxIEN[7:0]

These bits enable/disable the GPIO port input. 1 (R/W): Enable (The port pin status is input.) 0 (R/W): Disable (Input data is fixed at 0.)

When both data output and data input are enabled, the pin output status controlled by this IC can be read.

These bits do not affect the input control when the port is used as a peripheral I/O function.

Bits 7-0 PxOEN[7:0]

These bits enable/disable the GPIO port output.

1 (R/W): Enable (Data is output from the port pin.) 0 (R/W): Disable (The port is placed into Hi-Z.)

These bits do not affect the output control when the port is used as a peripheral I/O function.

Px Port Pull-up/down Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PxRCTL	15–8	PxPDPU[7:0]	0x00	H0	R/W	_
	7–0	PxREN[7:0]	0x00	H0	R/W	

^{*1:} This register is effective when the GPIO function is selected.

Bits 15-8 PxPDPU[7:0]

These bits select either the pull-up resistor or the pull-down resistor when using a resistor built into the port.

1 (R/W): Pull-up resistor 0 (R/W): Pull-down resistor

The selected pull-up/down resistor is enabled when the PxRCTL.PxRENy bit = 1.

Bits 7-0 PxREN[7:0]

These bits enable/disable the port pull-up/down control.

1 (R/W): Enable (The built-in pull-up/down resistor is used.) 0 (R/W): Disable (No pull-up/down control is performed.)

Enabling this function pulls up or down the port when output is disabled (PxIOEN.PxOENy bit = 0). When output is enabled (PxIOEN.PxOENy bit = 1), the PxRCTL.PxRENy bit setting is ineffective regardless of how the PxIOEN.PxIENy bit is set and the port is not pulled up/down.

These bits do not affect the pull-up/down control when the port is used as a peripheral I/O function.

Px Port Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PxINTF	15–8	_	0x00	_	R	_
	7–0	PxIF[7:0]	0x00	H0	R/W	Cleared by writing 1.

^{*1:} This register is effective when the GPIO function is selected.

Bits 15-8 Reserved

^{*2:} The bit configuration differs depending on the port group.

^{*2:} The bit configuration differs depending on the port group.

^{*2}: The bit configuration differs depending on the port group.

Bits 7-0 PxIF[7:0]

These bits indicate the port input interrupt cause occurrence status.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

Px Port Interrupt Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
riegister name	Dit	Bit Hame	milita	HOSCE	11/ **	Hemarks
PxINTCTL	15–8	PxEDGE[7:0]	0x00	H0	R/W	_
	7–0	PxIE[7:0]	0x00	H0	R/W	

^{*1:} This register is effective when the GPIO function is selected.

Bits 15-8 PxEDGE[7:0]

These bits select the input signal edge to generate a port input interrupt.

1 (R/W): An interrupt will occur at a falling edge. 0 (R/W): An interrupt will occur at a rising edge.

Bits 7-0 PxIE[7:0]

These bits enable port input interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

Note: To prevent generating unnecessary interrupts, the corresponding interrupt flag should be cleared before enabling interrupts.

Px Port Chattering Filter Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PxCHATEN	15–8	_	0x00	_	R	_
	7–0	PxCHATEN[7:0]	0x00	H0	R/W	

^{*1:} The bit configuration differs depending on the port group.

Bits 15-8 Reserved

Bits 7-0 PxCHATEN[7:0]

These bits enable/disable the chattering filter function.

1 (R/W): Enable (The chattering filter is used.)

0 (R/W): Disable (The chattering filter is bypassed.)

Px Port Mode Select Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PxMODSEL	15–8	_	0x00	_	R	_
	7–0	PxSEL[7:0]	0x00	H0	R/W	

^{*1:} The bit configuration differs depending on the port group.

Bits 15-8 Reserved

Bits 7-0 PxSEL[7:0]

These bits select whether each port is used for the GPIO function or a peripheral I/O function.

1 (R/W): Use peripheral I/O function

0 (R/W): Use GPIO function

^{*2:} The bit configuration differs depending on the port group.

^{*2:} The initial value may be changed by the port.

Px Port Function Select Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PxFNCSEL	15–14	Px7MUX[1:0]	0x0	H0	R/W	_
	13–12	Px6MUX[1:0]	0x0	H0	R/W	
	11–10	Px5MUX[1:0]	0x0	H0	R/W	
	9–8	Px4MUX[1:0]	0x0	H0	R/W	
	7–6	Px3MUX[1:0]	0x0	H0	R/W	
	5–4	Px2MUX[1:0]	0x0	H0	R/W	
	3–2	Px1MUX[1:0]	0x0	H0	R/W	
	1–0	Px0MUX[1:0]	0x0	H0	R/W	

^{*1:} The bit configuration differs depending on the port group.

Bits 15-14 Px7MUX[1:0]

Bits 1-0 Px0MUX[1:0]

These bits select the peripheral I/O function to be assigned to each port pin.

Table 6.6.1 Selecting Peripheral I/O Function

PxFNCSEL.PxyMUX[1:0] bits	Peripheral I/O function
0x3	Function 3
0x2	Function 2
0x1	Function 1
0x0	Function 0

This selection takes effect when the PxMODSEL.PxSELy bit = 1.

P Port Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PCLK	15–9	_	0x00	_	R	_
	8	DBRUN	0	H0	R/WP	
	7–4	CLKDIV[3:0]	0x0	H0	R/WP	
	3–2	-	0x0	_	R	
	1–0	CLKSRC[1:0]	0x0	H0	R/WP	

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the PPORT operating clock is supplied in DEBUG mode or not.

1 (R/WP): Clock supplied in DEBUG mode

0 (R/WP): No clock supplied in DEBUG mode

Bits 7-4 CLKDIV[3:0]

These bits select the division ratio of the PPORT operating clock (chattering filter clock).

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of PPORT (chattering filter).

The PPORT operating clock should be configured by selecting the clock source using the PCLK. CLKSRC[1:0] bits and the clock division ratio using the PCLK.CLKDIV[3:0] bits as shown in Table 6.6.2. These settings determine the input sampling time of the chattering filter.

^{*2:} The initial value may be changed by the port.

Table 6.6.2 Clock Source and Division Ratio Settings

	PCLK.CLKSRC[1:0] bits								
PCLK.CLKDIV[3:0] bits	0x0	0x1	0x2	0x3					
	IOSC	OSC1	OSC3	EXOSC					
0xf		1/32,768		1/1					
0xe		1/16,384							
0xd		1/8,192							
0xc		1/4,096							
0xb		1/2,048							
0xa		1/1,024							
0x9		1/512							
0x8		1/256							
0x7		1/128							
0x6		1/64							
0x5		1/32							
0x4		1/16							
0x3		1/8							
0x2									
0x1									
0x0		1/1							

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

P Port Interrupt Flag Group Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PINTFGRP	15–13	_	0x0	-	R	_
	12	PcINT	0	H0	R	
	11	PbINT	0	H0	R	
	10	PalNT	0	H0	R	
	9	P9INT	0	H0	R	
	8	P8INT	0	H0	R	
	7	P7INT	0	H0	R	
	6	P6INT	0	H0	R	
	5	P5INT	0	H0	R	
	4	P4INT	0	H0	R	
	3	P3INT	0	H0	R	
	2	P2INT	0	H0	R	
	1	P1INT	0	H0	R	
	0	POINT	0	H0	R	

^{*1:} Only the bits corresponding to the port groups that support interrupts are provided.

Bits 15-13 Reserved

Bits 12-0 PxINT

These bits indicate that Px port group includes a port that has generated an interrupt.

1 (R): A port generated an interrupt 0 (R): No port generated an interrupt

The PINTFGRP.PxINT bit is cleared when the interrupt flag for the port that has generated an interrupt is cleared.

6.7 Control Register and Port Function Configuration of this IC

This section shows the PPORT control register/bit configuration in this IC and the list of peripheral I/O functions selectable for each port.

6.7.1 P0 Port Group

The P0 port group supports the GPIO and interrupt functions.

Table 6.7.1.1 Control Registers for P0 Port Group

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PODAT	15–8	P0OUT[7:0]	0x00	H0	R/W	-
(P0 Port Data Register)	7–0	P0IN[7:0]	0x00	H0	R	
POIOEN (P0 Port Enable	15–8	P0IEN[7:0]	0x00	H0	R/W	-
Register)	7–0	P0OEN[7:0]	0x00	H0	R/W	
PORCTL (P0 Port Pull-up/	15–8	P0PDPU[7:0]	0x00	H0	R/W	-
down Control Regis- ter)	7–0	P0REN[7:0]	0x00	H0	R/W	
POINTF	15–8	_	0x00	_	R	-
(P0 Port Interrupt Flag Register)	7–0	P0IF[7:0]	0x00	H0	R/W	Cleared by writing 1.
POINTCTL	15–8	P0EDGE[7:0]	0x00	H0	R/W	-
(P0 Port Interrupt Control Register)	7–0	P0IE[7:0]	0x00	H0	R/W	
POCHATEN (P0 Port Chattering	15–8	_	0x00	-	R	_
Filter Enable Register)	7–0	POCHATEN[7:0]	0x00	H0	R/W	
POMODSEL	15–8	_	0x00	-	R	-
(P0 Port Mode Select Register)	7–0	P0SEL[7:0]	0x00	H0	R/W	
P0FNCSEL	15–14	P07MUX[1:0]	0x0	H0	R/W	_
(P0 Port Function	13–12	P06MUX[1:0]	0x0	H0	R/W	
Select Register)	11–10	P05MUX[1:0]	0x0	H0	R/W	
	9–8	P04MUX[1:0]	0x0	H0	R/W	
	7–6	P03MUX[1:0]	0x0	H0	R/W	
	5–4	P02MUX[1:0]	0x0	H0	R/W	
	3–2	P01MUX[1:0]	0x0	H0	R/W	
	1–0	P00MUX[1:0]	0x0	H0	R/W	

Table 6.7.1.2 P0 Port Group Function Assignment

	P0SELy = 0		P0SELy = 1									
Port name	GPIO	P0yMUX = 0x0 (Function 0)		P0yMUX = 0x1 (Function 1)		P0yMUX = 0x2 (Function 2)		P0yMUX = 0x3 (Function 3)				
		Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin			
P00	P00	-	EXOSC	RFC	RFCLKO0	-	-	LCD8A	SEG0			
P01	P01	UART	USIN0	LCD8A	LFRO	-	-	LCD8A	SEG1			
P02	P02	UART	USOUT0	RTCA	RTC1S	-	-	LCD8A	SEG2			
P03	P03	I2C	SCL0	RFC	SENB0	_	-	-	-			
P04	P04	I2C	SDA0	RFC	SENA0	_	-	-	-			
P05	P05	SPIA Ch.0	SDI0	RFC	REF0	-	-	-	-			
P06	P06	SPIA Ch.0	SDO0	RFC	RFIN0	-	-	-	_			
P07	P07	SPIA Ch.0	SPICLK0	AMRC	EVPLS	SVD	EXSVD	-	_			

6.7.2 P1 Port Group

The P14–P17 ports in the P1 port group support the GPIO function. Note, however, that no interrupt and chattering functions are implemented in these ports. The P10–P13 ports do not support the GPIO function.

Table 6.7.2.1 Control Registers for P1 Port Group

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
P1DAT	15–12	P1OUT[7:4]	0x0	H0	R/W	_
(P1 Port Data	11–8	_	0x0	-	R	
Register)	7–4	P1IN[7:4]	0x0	H0	R	
	3–0	_	0x0	_	R	
P1IOEN	15–12	P1IEN[7:4]	0x0	H0	R/W	_
(P1 Port Enable	11–8	_	0x0	-	R	
Register)	7–4	P10EN[7:4]	0x0	H0	R/W	
	3–0	_	0x0	_	R	
P1RCTL	15–12	P1PDPU[7:4]	0x0	H0	R/W	_
(P1 Port Pull-up/	11–8	_	0x0	-	R	
down Control Regis-	7–4	P1REN[7:4]	0x0	H0	R/W	
ter)	3–0	_	0x0	_	R	
P1INTF	15–0	_	0x0000	-	R	_
P1INTCTL						
P1CHATEN						
P1MODSEL	15–8	_	0x00	-	R	_
(P1 Port Mode Select Register)	7–0	P1SEL[7:0]	0x00	H0	R/W	
P1FNCSEL	15–14	P17MUX[1:0]	0x0	H0	R/W	_
(P1 Port Function	13–12	P16MUX[1:0]	0x0	H0	R/W	
Select Register)	11–10	P15MUX[1:0]	0x0	H0	R/W	
	9–8	P14MUX[1:0]	0x0	H0	R/W	
	7–6	P13MUX[1:0]	0x0	H0	R/W	
	5–4	P12MUX[1:0]	0x0	H0	R/W	
	3–2	P11MUX[1:0]	0x0	H0	R/W	
	1–0	P10MUX[1:0]	0x0	H0	R/W	

Table 6.7.2.2 P1 Port Group Function Assignment

	P1SELy = 0		P1SELy = 1										
Port name	GPIO	P1yMUX = 0x0 (Function 0)		_	P1yMUX = 0x1 (Function 1)		P1yMUX = 0x2 (Function 2)		P1yMUX = 0x3 (Function 3)				
		Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin				
P10	-	SPIA Ch.0	SDI0	I2C	SCL0	-	-	LCD8A	SEG3				
P11	-	SPIA Ch.0	SDO0	I2C	SDA0	-	-	LCD8A	SEG4				
P12	-	SPIA Ch.0	SPICLK0	AMRC	EXHYS1	-	-	LCD8A	SEG5				
P13	-	SPIA Ch.0	#SPISS0	AMRC	EXHYS0	-	-	LCD8A	SEG6				
P14	P14	SPIA Ch.0	#SPISS0	-	-	-	-	-	-				
P15	P15	-	-	-	-	AMRC	CMPIN_P1	-	-				
P16	P16	-	-	-	-	AMRC	CMPIN_N1	-	-				
P17	P17	-	_	_	_	AMRC	CMPIN_N0	_	_				

6.7.3 P2 Port Group

The P20 and P21 ports in the P2 port group support the GPIO function. Note, however, that no interrupt and chattering functions are implemented in these ports. The P22–P27 ports do not support the GPIO function.

Table 6.7.3.1 Control Registers for P2 Port Group

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks				
P2DAT	15–10	_	0x00	_	R	_				
(P2 Port Data	9–8	P2OUT[1:0]	0x0	H0	R/W					
Register)	7–2	-	0x00	_	R					
	1-0	P2IN[1:0]	0x0	H0	R					

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
P2IOEN	15–10	_	0x00	-	R	_
(P2 Port Enable	9–8	P2IEN[1:0]	0x0	H0	R/W	
Register)	7–2	_	0x00	-	R	
	1–0	P2OEN[1:0]	0x0	H0	R/W	
P2RCTL	15–10	_	0x00	_	R	_
(P2 Port Pull-up/	9–8	P2PDPU[1:0]	0x0	H0	R/W	
down Control Regis-	7–2	_	0x00	-	R	
ter)	1–0	P2REN[1:0]	0x0	H0	R/W	
P2INTF	15–0	_	0x0000	-	R	_
P2INTCTL						
P2CHATEN						
P2MODSEL	15–8	_	0x00	-	R	_
(P2 Port Mode Select	7–0	P2SEL[7:0]	0x00	H0	R/W	
Register)	ļ	• •		_		
P2FNCSEL		P27MUX[1:0]	0x3	H0	R	<u> </u> -
(P2 Port Function	13–12	P26MUX[1:0]	0x3	H0	R	
Select Register)	11–10	P25MUX[1:0]	0x3	H0	R	
	9–8	P24MUX[1:0]	0x3	H0	R	
	7–6	P23MUX[1:0]	0x3	H0	R	
	5–4	P22MUX[1:0]	0x3	H0	R	
	3–2	P21MUX[1:0]	0x0	H0	R/W	
	1–0	P20MUX[1:0]	0x0	H0	R/W	

Table 6.7.3.2 P2 Port Group Function Assignment

	i date of the Landau Farination realignment										
	P2SELy = 0				P2SI	EL <i>y</i> = 1					
Port name GPIO		_	X = 0x0 tion 0)		IUX = 0x1 nction 1)		UX = 0x2 ction 2)	P2yMUX = 0x3 (Function 3)			
		Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin		
P20	P20	UART Ch.0	USIN0	-	-	AMRC	CMPIN_P0	-	-		
P21	P21	UART Ch.0	USOUT0	AMRC	SENSEN	-	-	LCD8A	SEG7		
P22	-	-	-	-	-	-	-	LCD8A	SEG8		
P23	-	-	-	-	-	-	-	LCD8A	SEG9		
P24	-	-	-	-	-	-	-	LCD8A	SEG10		
P25	-	-	-	-	-	-	-	LCD8A	SEG11		
P26	_	_	-	-	-	-	-	LCD8A	SEG12		
P27	-	-	_	-	-	_	-	LCD8A	SEG13		

6.7.4 P3 Port Group

The P3 port group does not support the GPIO function. However, the P30 and P31 ports have a chattering filter implemented for the 16-bit timers Ch.2/Ch.3 to use an external clock (EXCL0/EXCL1).

Table 6.7.4.1 Control Registers for P3 Port Group

lable 6.7.4.1 Control negisters for 1.3.1 of t droup										
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks				
P3DAT	15–0	_	0x0000	-	R	_				
P3IOEN										
P3RCTL										
P3INTF										
P3INTCTL										
P3CHATEN	15–8	-	0x00	-	R	_				
(P3 Port Chattering	7–2	_	0x00	-	R					
Filter Enable Register)	1–0	P3CHATEN[1:0]	0x0	H0	R/W					
P3MODSEL	15–8	_	0x00	-	R	_				
(P3 Port Mode Select Register)	7–0	P3SEL[7:0]	0x00	H0	R/W					

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
P3FNCSEL	15–14	P37MUX[1:0]	0x3	H0	R	_
(P3 Port Function	13–12	P36MUX[1:0]	0x0	H0	R/W	
Select Register)	11–10	P35MUX[1:0]	0x0	H0	R/W	
	9–8	P34MUX[1:0]	0x0	H0	R/W	
	7–6	P33MUX[1:0]	0x0	H0	R/W	
	5–4	P32MUX[1:0]	0x0	H0	R/W	
	3–2	P31MUX[1:0]	0x0	H0	R/W	
	1–0	P30MUX[1:0]	0x0	H0	R/W	

Table 6.7.4.2 P3 Port Group Function Assignment

	P3SELy = 0									
Port name	Port name GPIO		P3yMUX = 0x0 (Function 0)		P3yMUX = 0x1 (Function 1)		P3yMUX = 0x2 (Function 2)		P3yMUX = 0x3 (Function 3)	
		Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	
P30	-	T16 Ch.2	EXCL0	-	-	-	-	LCD8A	SEG14	
P31	-	T16 Ch.3	EXCL1	-	-	-	-	LCD8A	SEG15	
P32	-	CLG	FOUT	-	-	-	-	LCD8A	SEG16	
P33	_	SPIA Ch.1	SDI1	-	-	-	-	LCD8A	SEG17	
P34	_	SPIA Ch.1	SDO1	-	-	-	_	LCD8A	SEG18	
P35	_	SPIA Ch.1	SPICLK1	-	-	-	-	LCD8A	SEG19	
P36	-	SPIA Ch.1	#SPISS1	-	-	-	-	LCD8A	SEG20	
P37	-	-	-	-	-	-	-	LCD8A	SEG21	

6.7.5 P4 Port Group

The P4 port group does not support the GPIO function.

Table 6.7.5.1 Control Registers for P4 Port Group

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
P4DAT	15–0	_	0x0000	-	R	_
P4IOEN						
P4RCTL						
P4INTF						
P4INTCTL						
P4CHATEN						
P4MODSEL	15–8	_	0x00	_	R	-
(P4 Port Mode Select Register)	7–0	P4SEL[7:0]	0x00	H0	R/W	
P4FNCSEL	15–14	P47MUX[1:0]	0x3	H0	R	_
(P4 Port Function	13–12	P46MUX[1:0]	0x3	H0	R	
Select Register)	11–10	P45MUX[1:0]	0x3	H0	R	
	9–8	P44MUX[1:0]	0x3	H0	R	
	7–6	P43MUX[1:0]	0x3	H0	R	
	5–4	P42MUX[1:0]	0x3	H0	R	
	3–2	P41MUX[1:0]	0x3	H0	R	
	1–0	P40MUX[1:0]	0x3	H0	R	

Table 6.7.5.2 P4 Port Group Function Assignment

	P4SELy = 0		P4SEL <i>y</i> = 1									
Port name	GPIO	P4yMUX = 0x0 (Function 0)		P4yMUX = 0x1 (Function 1)			P4yMUX = 0x2 (Function 2)		P4yMUX = 0x3 (Function 3)			
		Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin			
P40	-	-	-	-	-	-	-	LCD8A	SEG22			
P41	-	-	-	-	-	_	-	LCD8A	SEG23			
P42	-	-	-	-	_	-	-	LCD8A	SEG24			
P43	-	-	_	-	_	-	-	LCD8A	SEG25			
P44	-	-	_	-	_	-	_	LCD8A	SEG26			
P45	-	-	-	-	-	_	-	LCD8A	SEG27			
P46	-	_	-	-	_	-	-	LCD8A	SEG28/COM7			
P47	-	-	-	-	_	-	_	LCD8A	SEG29/COM6			

6.7.6 P5 Port Group

The P56 and P57 ports in the P5 port group support the GPIO and interrupt functions. The P50–P55 ports do not support the GPIO function.

Table 6.7.6.1 Control Registers for P5 Port Group

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
P5DAT	15–14	P5OUT[7:6]	0x0	H0	R/W	_
(P5 Port Data	13–8	-	0x00	_	R	
Register)	7–6	P5IN[7:6]	Х	H0	R	
	5–0	_	0x00	-	R	
P5IOEN	15–14	P5IEN[7:6]	0x0	H0	R/W	_
(P5 Port Enable	13–8	_	0x00	-	R	
Register)	7–6	P50EN[7:6]	0x0	H0	R/W	
	5–0	_	0x00	-	R	
P5RCTL	15–14	P5PDPU[7:6]	0x0	H0	R/W	_
(P5 Port Pull-up/	13–8	_	0x00	-	R	
down Control Regis-	7–6	P5REN[7:6]	0x0	H0	R/W	
ter)	5–0	_	0x00	_	R	
P5INTF	15–8	_	0x00	_	R	_
(P5 Port Interrupt	7–6	P5IF[7:6]	0x0	H0	R/W	Cleared by writing 1.
Flag Register)	5–0	_	0x00	-	R	_
P5INTCTL	15–14	P5EDGE[7:6]	0x0	H0	R/W	_
(P5 Port Interrupt	13–8	_	0x00	-	R	
Control Register)	7–6	P5IE[7:6]	0x0	H0	R/W	
	5–0	_	0x00	_	R	
P5CHATEN	15–8	_	0x00	-	R	_
(P5 Port Chattering Filter Enable	7–6	P5CHATEN[7:6]	0x0	H0	R/W	1
Register)	5–0	_	0x00	-	R	
P5MODSEL	15–8	_	0x00	_	R	_
(P5 Port Mode Select Register)	7–0	P5SEL[7:0]	0x00	H0	R/W	-
P5FNCSEL	15–14	P57MUX[1:0]	0x2	H0	R	_
(P5 Port Function	13–12	P56MUX[1:0]	0x2	H0	R	
Select Register)	11–10	P55MUX[1:0]	0x3	H0	R	
	9–8	P54MUX[1:0]	0x3	H0	R	
	7–6	P53MUX[1:0]	0x3	H0	R	
	5–4	P52MUX[1:0]	0x3	H0	R]
	3–2	P51MUX[1:0]	0x3	H0	R	
	1–0	P50MUX[1:0]	0x3	H0	R	

Table 6.7.6.2 P5 Port Group Function Assignment

	P5SELy = 0	5SELy = 0 P5SELy = 1									
Port name	GPIO		P5yMUX = 0x0 (Function 0)		P5yMUX = 0x1 (Function 1)		P5yMUX = 0x2 (Function 2)		P5yMUX = 0x3 (Function 3)		
		Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin		
P50	-	-	-	-	-	-	-	LCD8A	SEG30/COM5		
P51	-	-	-	-	-	-	-	LCD8A	SEG31/COM4		
P52	-	-	-	-	-	-	-	LCD8A	COM3		
P53	-	-	-	-	-	-	-	LCD8A	COM2		
P54	-	-	_	-	-	_	_	LCD8A	COM1		
P55	-	-	-	-	-	-	-	LCD8A	COM0		
P56	P56	-	-	-	-	-	-	-	_		
P57	P57	-	_	_	_	_	_	_	_		

6.7.7 Pd Port Group

The Pd port group consists of three ports Pd0–Pd2 and they are configured as a debugging function port at initialization. These three ports support the GPIO function. The GPIO function of the Pd2 port supports output only, therefore, the pull-up/down function cannot be used.

Table 6.7.7.1 Control Registers for Pd Port Group

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PDDAT	15–11	_	0x00	-	R	_
(Pd Port Data	10–8	PDOUT[2:0]	0x0	H0	R/W	
Register)	7–2	-	0x00	-	R	
	1–0	PDIN[1:0]	х	H0	R	
PDIOEN	15–11	_	0x00	-	R	_
(Pd Port Enable	10	reserved	0	H0	R/W	
Register)	9–8	PDIEN[1:0]	0x0	H0	R/W	
	7–3	-	0x00	-	R	
	2-0	PDOEN[2:0]	0x0	H0	R/W	
PDRCTL	15–11	_	0x00	_	R	_
(Pd Port Pull-up/	10	reserved	0	H0	R/W	
down Control Regis-	9–8	PDPDPU[1:0]	0x0	H0	R/W	
ter)	7–3	-	0x00	-	R	
	2	reserved	0	H0	R/W	
	1–0	PDREN[1:0]	0x0	H0	R/W	
PDINTF	15–0	_	0x0000	-	R	_
PDINTCTL						
PDCHATEN						
PDMODSEL	15–8	-	0x00	-	R	_
(Pd Port Mode Select	7–3	_	0x00	_	R	
Register)	2–0	PDSEL[2:0]	0x7	H0	R/W	
PDFNCSEL	15–8	_	0x00	_	R	_
(Pd Port Function	7–6	_	0x0	_	R	
Select Register)	5–4	PD2MUX[1:0]	0x0	H0	R/W	
	3–2	PD1MUX[1:0]	0x0	H0	R/W	
	1–0	PD0MUX[1:0]	0x0	H0	R/W	

Table 6.7.7.2 Pd Port Group Function Assignment

						•						
	PdSELy = 0				PdSELy = 1							
Port name	GPIO		IUX = 0x0 nction 0)	_	IUX = 0x1 nction 1)		UX = 0x2 ction 2)		UX = 0x3 ction 3)			
		Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin			
Pd0	Pd0	DBG	DST2	-	-	_	-	-	-			
Pd1	Pd1	DBG	DSIO	-	-	-	-	-	-			
Pd2	Pd2	DBG	DCLK	-	_	_	_	-	_			

6.7.8 Common Registers between Port Groups

Table 6.7.8.1 Control Registers for Common Use with Port Groups

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
PCLK	15–9	_	0x00	_	R	_
(P Port Clock Control	8	DBRUN	0	H0	R/WP	
Register)	7–4	CLKDIV[3:0]	0x0	H0	R/WP	
	3–2	_	0x0	-	R	
	1–0	CLKSRC[1:0]	0x0	H0	R/WP	
PINTFGRP	15–8	_	0x00	_	R	_
(P Port Interrupt Flag	7–6	_	0x0	-	R	
Group Register)	5	P5INT	0	H0	R	
	4–1	_	0x0	_	R	
	0	POINT	0	H0	R	

7 Watchdog Timer (WDT)

7.1 Overview

WDT restarts the system if a problem occurs, such as when the program cannot be executed normally. The features of WDT are listed below.

- Includes a 10-bit up counter to count reset generation cycle.
- A counter clock source and clock division ratio are selectable.
- · Counter overflow generates a reset.

Figure 7.1.1 shows the configuration of WDT.




Figure 7.1.1 WDT Configuration

7.2 Clock Settings

7.2.1 WDT Operating Clock

When using WDT, the WDT operating clock CLK_WDT must be supplied to WDT from the clock generator. The CLK_WDT supply should be controlled as in the procedure shown below.

- 1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 2. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 3. Set the following WDTCLK register bits:

WDTCLK.CLKSRC[1:0] bits (Clock source selection)

WDTCLK.CLKDIV[1:0] bits (Clock division ratio selection = Clock frequency setting)

 $4. \ \ Write a value other than 0x0096 to the MSCPROT.PROT [15:0] bits. (Set system protection)$

Use the following equation to calculate the WDT counter overflow cycle (reset generation cycle).

$$twdt = \frac{1,024}{CLK_WDT}$$
 (Eq. 7.1)

Where

twdt: Counter overflow cycle [second]
CLK_WDT: WDT operating clock frequency [Hz]

Example) twdt = 4 seconds when $CLK_WDT = 256$ Hz

7.2.2 Clock Supply in DEBUG Mode

The CLK WDT supply during DEBUG mode should be controlled using the WDTCLK.DBRUN bit.

The CLK_WDT supply to WDT is suspended when the CPU enters DEBUG mode if the WDTCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK_WDT supply resumes. Although WDT stops operating when the CLK_WDT supply is suspended, the register retains the status before DEBUG mode was entered.

If the WDTCLK.DBRUN bit = 1, the CLK_WDT supply is not suspended and WDT will keep operating in DE-BUG mode.

7.3 Operations

7.3.1 WDT Control

Starting up WDT

WDT should be initialized and started up with the procedure listed below.

1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)

2. Configure the WDT operating clock.

3. Write 1 to the WDTCTL.WDTCNTRST bit. (Reset WDT counter)

4. Write a value other than 0xa to the WDTCTL.WDTRUN[3:0] bits. (Start up WDT)

5. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

Resetting WDT

WDT generates a system reset when the counter overflows. To avert system restart by WDT, its embedded counter must be reset periodically via software while WDT is running.

1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)

2. Write 1 to the WDTCTL.WDTCNTRST bit. (Reset WDT counter)

3. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

A location should be provided for periodically processing this routine. Process this routine within the two cycle. After resetting, WDT starts counting with a new reset generation cycle.

If WDT is not reset within the twot cycle for any reason, a system reset is generated.

7.3.2 Operations in HALT and SLEEP Modes

During HALT mode

WDT operates in HALT mode. HALT mode is therefore cleared by a reset if it continues for more than the reset generation cycle and the reset handler is executed. To disable WDT in HALT mode, stop WDT by writing 0xa to the WDTCTL.WDTRUN[3:0] bits before executing the halt instruction. Reset WDT before resuming operations after HALT mode is cleared.

During SLEEP mode

WDT operates in SLEEP mode if the selected clock source is running. In this case SLEEP mode is cleared by a reset if it continues for more than the reset generation cycle and the reset handler is executed. Therefore, stop WDT by setting the WDTCTL.WDTRUN[3:0] bits before executing the slp instruction.

If the clock source stops in SLEEP mode, WDT stops. To prevent generation of an unnecessary reset after clearing SLEEP mode, reset WDT before executing the slp instruction. WDT should also be stopped as required using the WDTCTL.WDTRUN[3:0] bits.

7.4 Control Registers

WDT Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
WDTCLK	15–9	_	0x00	_	R	_
	8	DBRUN	0	H0	R/WP	
	7–6	-	0x0	-	R	
	5–4	CLKDIV[1:0]	0x0	H0	R/WP	
	3–2	-	0x0	-	R	
	1–0	CLKSRC[1:0]	0x0	H0	R/WP	

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the WDT operating clock is supplied in DEBUG mode or not.

1 (R/WP): Clock supplied in DEBUG mode 0 (R/WP): No clock supplied in DEBUG mode

Bits 7-6 Reserved

Bits 5-4 CLKDIV[1:0]

These bits select the division ratio of the WDT operating clock (counter clock). The clock frequency should be set to around 256 Hz.

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of WDT.

Table 7.4.1 Clock Source and Division Ratio Settings

WDTCLK.	WDTCLK.CLKSRC[1:0] bits								
_	0x0	0x1	0x2	0x3					
CLKDIV[1:0] bits	IOSC	OSC1	OSC3	EXOSC					
0x3	1/65,536	1/128	1/65,536	1/1					
0x2	1/32,768		1/32,768						
0x1	1/16,384		1/16,384						
0x0	1/8,192]	1/8,192						

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

WDT Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		
WDTCTL	15–8	_	0x00	_	R	_		
	7–5	-	0x0	-	R			
	4	WDTCNTRST	0	H0	WP	Always read as 0.		
	3–0	WDTRUN[3:0]	0xa	H0	R/WP	_		

Bits 15-5 Reserved

Bit 4 WDTCNTRST

This bit resets WDT. 1 (WP): Reset 0 (WP): Ignored

0 (R): Always 0 when being read

7 WATCHDOG TIMER (WDT)

Bits 3-0 WDTRUN[3:0]

These bits control WDT to run and stop.

0xa (WP):StopValues other than 0xa (WP):Run0xa (R):Idle0x0 (R):Running

Always 0x0 is read if a value other than 0xa is written.

Since a reset may be generated immediately after running depending on the counter value, WDT should also be reset concurrently when running WDT.

8 Real-Time Clock (RTCA)

8.1 Overview

RTCA is a real-time clock with a perpetual calendar function. The main features of RTCA are outlined below.

- Includes a BCD real-time clock counter to implement a time-of-day clock (second, minute, and hour) and calendar (day, day of the week, month, and year with leap year supported).
- Provides a hold function for reading correct counter values by suspending the real-time clock counter operation.
- 24-hour or 12-hour mode is selectable.
- Capable of controlling the starting and stopping of the time-of-day clock.
- Provides a 30-second correction function to adjust time using a time signal.
- Includes a 1 Hz counter to count 128 to 1 Hz.
- Includes a BCD stopwatch counter with 1/100-second counting supported.
- Provides a theoretical regulation function to correct clock error due to frequency tolerance with no external parts required.

Figure 8.1.1 shows the configuration of RTCA.




Figure 8.1.1 RTCA Configuration

8.2 Output Pin and External Connection

8.2.1 Output Pin

Table 8.2.1.1 shows the RTCA pin.

Table 8.2.1.1 RTCA Pin

Pin name	I/O*	Initial status*	Function
RTC1S	0	O (L)	1-second signal monitor output pin

* Indicates the status when the pin is configured for RTCA.

If the port is shared with the RTCA output function and other functions, the RTCA function must be assigned to the port. For more information, refer to the "I/O Ports" chapter.

8.3 Clock Settings

8.3.1 RTCA Operating Clock

RTCA uses CLK_RTCA, which is generated by the clock generator from OSC1 as the clock source, as its operating clock. RTCA is operable when OSC1 is enabled.

To continue the RTCA operation during SLEEP mode with OSC1 being activated, the CLGOSC.OSC1SLPC bit must be set to 0.

8.3.2 Theoretical Regulation Function

The time-of-day clock loses accuracy if the OSC1 frequency fosc1 has a frequency tolerance from 32.768 kHz. To correct this error without changing any external part, RTCA provides a theoretical regulation function. Follow the procedure below to perform theoretical regulation.

- 1. Measure fosc1 and calculate the frequency tolerance correction value "m [ppm] = -{(fosc1 32,768 [Hz]) / 32,768 [Hz]} × 10⁶."
- 2. Determine the theoretical regulation execution cycle time "n seconds."
- 3. Determine the value to be written to the RTCCTL.RTCTRM[6:0] bits from the results in Steps 1 and 2.
- 4. Write the value determined in Step 3 to the RTCCTL.RTCTRM[6:0] bits periodically in n-second cycles using an RTCA alarm or second interrupt.
- 5. Monitor the RTC1S signal to check that every n-second cycle has no error included.

The correction value for theoretical regulation can be specified within the range from -64 to +63 and it should be written to the RTCCTL.RTCTRM[6:0] bits as a two's-complement number. Use Eq. 8.1 to calculate the correction value.

$$RTCTRM[6:0] = \frac{m}{10^6} \times 256 \times n \quad (However, RTCTRM[6:0] \text{ is an integer after rounding off to -64 to +63.}) \quad (Eq. \ 8.1)$$

Where

- n: Theoretical regulation execution cycle time [second] (time interval to write the correct value to the RTCCTL. RTCTRM[6:0] bits periodically via software)
- m: OSC1 frequency tolerance correction value [ppm]

Figure 8.3.2.1 shows the RTC1S signal waveform.

4,096 seconds as an example.




Table 8.3.2.1 lists the frequency tolerance correction rates when the theoretical regulation execution cycle time n is

Table 8.3.2.1 Correction Rates when Theoretical Regulation Execution Cycle Time n = 4,096 Seconds

RTCCTL.RTCTRM[6:0]	Correction	Correction rate	RTCCTL.RTCTRM[6:0]	Correction	Correction rate
bits (two's-complement)	value (decimal)	[ppm]	bits (two's-complement)	value (decimal)	[ppm]
0x00	0	0.0	0x40	-64	-61.0
0x01	1	1.0	0x41	-63	-60.1
0x02	2	1.9	0x42	-62	-59.1
0x03	3	2.9	0x43	-61	-58.2
0x3e	62	59.1	0x7e	-2	-1.9
0x3f	63	60.1	0x7f	-1	-1.0

Minimum resolution: 1 ppm, Correction rate range: -61.0 to 60.1 ppm

S1C17M01 TECHNICAL MANUAL

- **Notes:** The theoretical regulation affects only the real-time clock counter and 1 Hz counter. It does not affect the stopwatch counter.
 - After a value is written to the RTCCTL.RTCTRM[6:0] bits, the theoretical regulation correction takes effect on the 1 Hz counter value at the same timing as when the 1 Hz counter changes to 0x7f. Also an interrupt occurs depending on the counter value at this time.

8.4 Operations

8.4.1 RTCA Control

Follow the sequences shown below to set time to RTCA, to read the current time and to set alarm.

Time setting

- 1. Set RTCA to 12H or 24H mode using the RTCCTL.RTC24H bit.
- 2. Write 1 to the RTCCTL.RTCRUN bit to enable for the real-time clock counter to start counting up.
- 3. Check to see if the RTCCTL.RTCBSY bit = 0 that indicates the counter is ready to rewrite. If the RTCCTL. RTCBSY bit = 1, wait until it is set to 0.
- 4. Write the current date and time in BCD code to the control bits listed below.

RTCSEC.RTCSH[2:0]/RTCSL[3:0] bits (second)

RTCHUR.RTCMIH[2:0]/RTCMIL[3:0] bits (minute)

RTCHUR.RTCHH[1:0]/RTCHL[3:0] bits (hour)

RTCHUR.RTCAP bit (AM/PM) (effective when RTCCTL.RTC24H bit = 0)

RTCMON.RTCDH[1:0]/RTCDL[3:0] bits (day)

RTCMON.RTCMOH/RTCMOL[3:0] bits (month)

RTCYAR.RTCYH[3:0]/RTCYL[3:0] bits (year)

RTCYAR.RTCWK[2:0] bits (day of the week)

- 5 Write 1 to the RTCCTL.RTCADJ bit (execute 30-second correction) using a time signal to adjust the time. (For more information on the 30-second correction, refer to "Real-Time Clock Counter Operations.")
- 6. Write 1 to the real-time clock counter interrupt flags in the RTCINTF register to clear them.
- 7. Write 1 to the interrupt enable bits in the RTCINTE register to enable real-time clock counter interrupts.

Time read

- 1. Check to see if the RTCCTL.RTCBSY bit = 0. If the RTCCTL.RTCBSY bit = 1, wait until it is set to 0.
- 2. Write 1 to the RTCCTL.RTCHLD bit to suspend count-up operation of the real-time clock counter.
- 3. Read the date and time from the control bits listed in "Time setting, Step 4" above.
- 4. Write 0 to the RTCCTL.RTCHLD bit to resume count-up operation of the real-time clock counter. If a second count-up timing has occurred in the count hold state, the hardware corrects the second counter for +1 second (for more information on the +1 second correction, refer to "Real-Time Clock Counter Operations").

Alarm setting

- 1. Write 0 to the RTCINTE.ALARMIE bit to disable alarm interrupts.
- 2. Write the alarm time in BCD code to the control bits listed below (a time within 24 hours from the current time can be specified).

RTCALM1.RTCSHA[2:0]/RTCSLA[3:0] bits (second)

RTCALM2.RTCMIHA[2:0]/RTCMILA[3:0] bits (minute)

RTCALM2.RTCHHA[1:0]/RTCHLA[3:0] bits (hour)

RTCALM2.RTCAPA bit (AM/PM) (effective when RTCCTL.RTC24H bit = 0)

- 3. Write 1 to the RTCINTF.ALARMIF bit to clear the alarm interrupt flag.
- Write 1 to the RTCINTE.ALARMIE bit to enable alarm interrupts.
 When the real-time clock counter reaches the alarm time set in Step 2, an alarm interrupt occurs.

8.4.2 Real-Time Clock Counter Operations

The real-time clock counter consists of second, minute, hour, AM/PM, day, month, year, and day of the week counters and it performs counting up using the RTC1S signal. It has the following functions as well.

Recognizing leap years

The leap year recognizing algorithm used in RTCA is effective only for Christian Era years. Years within 0 to 99 that can be divided by four without a remainder are recognized as leap years. If the year counter = 0x00, RTCA assumes it as a common year. If a leap year is recognized, the count range of the day counter changes when the month counter is set to February.

Corrective operation when a value out of the effective range is set

When a value out of the effective range is set to the year, day of the week, or hour (in 24H mode) counter, the counter will be cleared to 0 at the next count-up timing. When a such value is set to the month, day, or hour (in 12H mode) counter, the counter will be set to 1 at the next count-up timing.

Note: Do not set the RTCMON.RTCMOL[3:0] bits to 0x0 if the RTCMON.RTCMOH bit = 0.

30-second correction

This function is provided to set the time-of-day clock by the time signal. Writing 1 to the RTCCTL.RTCADJ bit clears the second counter and adds 1 to the minute counter if the second counter represents 30 to 59 seconds, or clears the second counter with the minute counter left unchanged if the second counter represents 0 to 29 seconds.

+1 second correction

If a second count-up timing occurred while the RTCCTL.RTCHLD bit = 1 (count hold state), the real-time clock counter counts up by +1 second (performs +1 second correction) after the counting has resumed by writing 0 to the RTCCTL.RTCHLD bit.

Note: If two or more second count-up timings occurred while the RTCCTL.RTCHLD bit = 1, the counter is always corrected for +1 second only.

8.4.3 Stopwatch Control

Follow the sequences shown below to start counting of the stopwatch and to read the counter.

Count start

- 1. Write 1 to the RTCSWCTL.SWRST bit to reset the stopwatch counter.
- 2. Write 1 to the stopwatch interrupt flags in the RTCINTF register to clear them.
- 3. Write 1 to the interrupt enable bits in the RTCINTE register to enable stopwatch interrupts.
- 4. Write 1 to the RTCSWCTL.SWRUN bit to start stopwatch count up operation.

Counter read

- 1. Read the count value from the RTCSWCTL.BCD10[3:0] and BCD100[3:0] bits.
- 2. Read again.
 - i. If the two read values are the same, assume that the count values are read correctly.
 - ii. If different values are read, perform reading once more and compare the read value with the previous one.

8.4.4 Stopwatch Count-up Pattern

The stopwatch consists of 1/100-second and 1/10-second counters and these counters perform counting up in increments of approximate 1/100 and 1/10 seconds with the count-up patterns shown in Figure 8.4.4.1.




Figure 8.4.4.1 Stopwatch Count-Up Patterns

8.5 Interrupts

RTCA has a function to generate the interrupts shown in Table 8.5.1.

Interrupt	Interrupt flag	Set condition	Clear condition				
Alarm	RTCINTF.ALARMIF	Matching between the RTCALM1-2 register contents	Writing 1				
		and the real-time clock counter contents					
1-day	RTCINTF.1DAYIF	Day counter count up	Writing 1				
1-hour	RTCINTF.1HURIF	Hour counter count up	Writing 1				
1-minute	RTCINTF.1MINIF	Minute counter count up	Writing 1				
1-second	RTCINTF.1SECIF	Second counter count up	Writing 1				
1/2-second	RTCINTF.1_2SECIF	See Figure 8.5.1.	Writing 1				
1/4-second	RTCINTF.1_4SECIF	See Figure 8.5.1.	Writing 1				
1/8-second	RTCINTF.1_8SECIF	See Figure 8.5.1.	Writing 1				
1/32-second	RTCINTF.1_32SECIF	See Figure 8.5.1.	Writing 1				
Stopwatch 1 Hz	RTCINTF.SW1IF	1/10-second counter overflow	Writing 1				
Stopwatch 10 Hz	RTCINTF.SW10IF	1/10-second counter count up	Writing 1				
Stopwatch 100 Hz	RTCINTF.SW100IF	1/100-second counter count up	Writing 1				
Theoretical regulation	RTCINTF.RTCTRMIF	At the end of theoretical regulation operation	Writing 1				
completion	1	1					

Table 8.5.1 RTCA Interrupt Function




Figure 8.5.1 RTCA Interrupt Timings

Notes: • 1-second to 1/32-second interrupts occur after a lapse of 1/256 second from change of the 1 Hz counter value.

 An alarm interrupt occurs after a lapse of 1/256 second from matching between the AM/PM (in 12H mode), hour, minute, and second counter value and the alarm setting value. RTCA provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

8.6 Control Registers

RTC Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCCTL	15	RTCTRMBSY	0	H0	R	_
	14–8	RTCTRM[6:0]	0x00	H0	W	Read as 0x00.
	7	-	0	_	R	_
	6	RTCBSY	0	H0	R	
	5	RTCHLD	0	H0	R/W	Cleared by setting the RTCCTL.RTCRST bit to 1.
	4	RTC24H	0	H0	R/W	_
	3	_	0	_	R	
	2	RTCADJ	0	H0	R/W	Cleared by setting the RTCCTL.RTCRST bit to 1.
	1	RTCRST	0	H0	R/W	_
	0	RTCRUN	0	H0	R/W	

Bit 15 RTCTRMBSY

This bit indicates whether the theoretical regulation is currently executed or not.

1 (R): Theoretical regulation is executing.

0 (R): Theoretical regulation has finished (or not executed).

This bit goes 1 when a value is written to the RTCCTL.RTCTRM[6:0] bits. The theoretical regulation takes up to 1 second for execution. This bit reverts to 0 automatically after the theoretical regulation has finished execution.

Bits 14-8 RTCTRM[6:0]

Write the correction value for adjusting the 1 Hz frequency to these bits to execute theoretical regulation. For a calculation method of correction value, refer to "Theoretical Regulation Function."

Notes: • When the RTCCTL.RTCTRMBSY bit = 1, the RTCCTL.RTCTRM[6:0] bits cannot be rewritten.

• Writing 0x00 to the RTCCTL.RTCTRM[6:0] bits sets the RTCCTL.RTCTRMBSY bit to 1 as well. However, no correcting operation is performed.

Bit 7 Reserved

Bit 6 RTCBSY

This bit indicates whether the counter is performing count-up operation or not.

1 (R): In count-up operation

0 (R): Idle (ready to rewrite real-time clock counter)

This bit goes 1 when performing 1-second count-up, +1 second correction, or 30-second correction. It retains 1 for 1/256 second and then reverts to 0.

Bit 5 RTCHLD

This bit halts the count-up operation of the real-time clock counter.

1 (R/W): Halt real-time clock counter count-up operation

0 (R/W): Normal operation

Writing 1 to this bit halts the count-up operation of the real-time clock counter, this makes it possible to read the counter value correctly without changing the counter. Write 0 to this bit to resume count-up operation immediately after the counter has been read. Depending on these operation timings, the +1 second correction may be executed after the count-up operation resumes. For more information on the +1 second correction, refer to "Real-Time Clock Counter Operations."

Note: When the RTCCTL.RTCTRMBSY bit = 1, the RTCCTL.RTCHLD bit cannot be rewritten to 1 (as fixed at 0).

Bit 4 RTC24H

This bit sets the hour counter to 24H mode or 12H mode.

1 (R/W): 24H mode 0 (R/W): 12H mode

This selection changes the count range of the hour counter. Note, however, that the counter value is not updated automatically, therefore, it must be programmed again.

Note: Be sure to avoid writing to this bit when the RTCCTL.RTCRUN bit = 1.

Bit 3 Reserved

Bit 2 RTCADJ

This bit executes the 30-second correction time adjustment function.

1 (W): Execute 30-second correction

0 (W): Ineffective

1 (R): 30-second correction is executing.

0 (R): 30-second correction has finished. (Normal operation)

Writing 1 to this bit executes 30-second correction and an enabled interrupt occurs even if the RT-CCTL.RTCRUN bit = 0. The correction takes up to 2/256 seconds. The RTCCTL.RTCADJ bit is automatically cleared to 0 when the correction has finished. For more information on the 30-second correction, refer to "Real-Time Clock Counter Operations."

Notes: • Be sure to avoid writing to this bit when the RTCCTL.RTCBSY bit = 1.

• Do not write 1 to this bit again while the RTCCTL.RTCADJ bit = 1.

Bit 1 RTCRST

This bit resets the 1 Hz counter, the RTCCTL.RTCADJ bit, and the RTCCTL.RTCHLD bit.

1 (W): Reset 0 (W): Ineffective

1 (R): Reset is being executed.

0 (R): Reset has finished. (Normal operation)

This bit is automatically cleared to 0 after reset has finished.

Bit 0 RTCRUN

This bit starts/stops the real-time clock counter.

1 (R/W): Running/start control 0 (R/W): Idle/stop control

When the real-time clock counter stops counting by writing 0 to this bit, the counter retains the value when it stopped. Writing 1 to this bit again resumes counting from the value retained.

RTC Second Alarm Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCALM1	15	_	0	_	R	_
	14–12	RTCSHA[2:0]	0x0	H0	R/W	
	11–8	RTCSLA[3:0]	0x0	H0	R/W	
	7–0	_	0x00	-	R	

Bit 15 Reserved

Bits 14-12 RTCSHA[2:0]

Bits 11-8 RTCSLA[3:0]

The RTCALM1.RTCSHA[2:0] bits and the RTCALM1.RTCSLA[3:0] bits set the 10-second digit and 1-second digit of the alarm time, respectively. A value within 0 to 59 seconds can be set in BCD code as shown in Table 8.6.1.

Table 8.6.1 Setting Examples in BCD Code

Setting value	Alassa (accord) actions	
RTCALM1.RTCSHA[2:0] bits	Alarm (second) setting	
0x0	0x0	00 seconds
0x0	0x1	01 second
0x0	0x9	09 seconds
0x1	0x0	10 seconds
0x5	0x9	59 seconds

Bits 7-0 Reserved

RTC Hour/Minute Alarm Register

D	D:4	D:4	1	D4	D/M
Register name	Bit	Bit name	Initial	Reset	R/W
RTCALM2	15	_	0	_	R
	14	RTCAPA	0	H0	R/W
	13-12	RTCHHA[1:0]	0x0	H0	R/W
	11–8	RTCHLA[3:0]	0x0	H0	R/W
	7	_	0	-	R
	6–4	RTCMIHA[2:0]	0x0	H0	R/W
	3–0	RTCMILA[3:0]	0x0	H0	R/W

Bit 15 Reserved

Bit 14 RTCAPA

This bit sets A.M. or P.M. of the alarm time in 12H mode (RTCCTL.RTC24H bit = 0).

1 (R/W): P.M. 0 (R/W): A.M.

This setting is ineffective in 24H mode (RTCCTL.RTC24H bit = 1).

Bits 13-12 RTCHHA[1:0]

Bits 11-8 RTCHLA[3:0]

The RTCALM2.RTCHHA[1:0] bits and the RTCALM2.RTCHLA[3:0] bits set the 10-hour digit and 1-hour digit of the alarm time, respectively. A value within 1 to 12 o'clock in 12H mode or 0 to 23 in 24H mode can be set in BCD code.

Bit 7 Reserved

Bits 6-4 RTCMIHA[2:0]

Bits 3-0 RTCMILA[3:0]

The RTCALM2.RTCMIHA[2:0] bits and the RTCALM2.RTCMILA[3:0] bits set the 10-minute digit and 1-minute digit of the alarm time, respectively. A value within 0 to 59 minutes can be set in BCD code.

RTC Stopwatch Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCSWCTL	15–12	BCD10[3:0]	0x0	H0	R	_
	11–8	BCD100[3:0]	0x0	H0	R	
	7–5	_	0x0	-	R	
	4	SWRST	0	H0	W	Read as 0.
	3–1	_	0x0	_	R	_
	0	SWRUN	0	H0	R/W	

Bits 15-12 BCD10[3:0]

Bits 11-8 BCD100[3:0]

The 1/10-second and 1/100-second digits of the stopwatch counter can be read as a BCD code from the RTCSWCTL.BCD10[3:0] bits and the RTCSWCTL.BCD100[3:0] bits, respectively.

Note: The counter value may not be read correctly while the stopwatch counter is running. The RTCSWCTL.BCD10[3:0]/BCD100[3:0] bits must be read twice and assume the counter value was read successfully if the two read results are the same.

Bits 7-5 Reserved

Bit 4 SWRST

This bit resets the stopwatch counter to 0x00.

1 (W): Reset 0 (W): Ineffective

0 (R): Always 0 when being read

When the stopwatch counter in running status is reset, it continues counting from count 0x00. The stopwatch counter retains 0x00 if it is reset in idle status.

Bits 3-1 Reserved

Bit 0 SWRUN

This bit starts/stops the stopwatch counter.

1 (R/W): Running/start control 0 (R/W): Idle/stop control

When the stopwatch counter stops counting by writing 0 to this bit, the counter retains the value when it stopped. Writing 1 to this bit again resumes counting from the value retained.

Note: The stopwatch counter stops in sync with the stopwatch clock after 0 is written to the RTCSWCTL.SWRUN bit. Therefore, the counter value may be incremented (+1) from the value at writing 0.

RTC Second/1Hz Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCSEC	15	_	0	_	R	_
	14–12	RTCSH[2:0]	0x0	H0	R/W	
	11–8	RTCSL[3:0]	0x0	H0	R/W	
	7	RTC1HZ	0	H0	R	Cleared by setting the
	6	RTC2HZ	0	H0	R	RTCCTL.RTCRST bit to 1.
	5	RTC4HZ	0	H0	R	
	4	RTC8HZ	0	H0	R	
	3	RTC16HZ	0	H0	R	
	2	RTC32HZ	0	H0	R	
	1	RTC64HZ	0	H0	R	
	0	RTC128HZ	0	H0	R	

Bit 15 Reserved

Bits 14-12 RTCSH[2:0]

Bits 11-8 RTCSL[3:0]

The RTCSEC.RTCSH[2:0] bits and the RTCSEC.RTCSL[3:0] bits are used to set and read the 10-second digit and the 1-second digit of the second counter, respectively. The setting/read values are a BCD code within the range from 0 to 59.

Note: Be sure to avoid writing to the RTCSEC.RTCSH[2:0]/RTCSL[3:0] bits while the RTCCTL. RTCBSY bit = 1.

8 REAL-TIME CLOCK (RTCA)

Bit 7	RTC1HZ
Bit 6	RTC2HZ
Bit 5	RTC4HZ
Bit 4	RTC8HZ
Bit 3	RTC16HZ
Bit 2	RTC32HZ
Bit 1	RTC64HZ
Bit 0	RTC128HZ

1 Hz counter data can be read from these bits.

The following shows the correspondence between the bit and frequency:

RTCSEC.RTC1HZ bit: 1 Hz
RTCSEC.RTC2HZ bit: 2 Hz
RTCSEC.RTC4HZ bit: 4 Hz
RTCSEC.RTC8HZ bit: 8 Hz
RTCSEC.RTC16HZ bit: 16 Hz
RTCSEC.RTC32HZ bit: 32 Hz
RTCSEC.RTC64HZ bit: 64 Hz
RTCSEC.RTC128HZ bit: 128 Hz

Note: The counter value may not be read correctly while the 1 Hz counter is running. These bits must be read twice and assume the counter value was read successfully if the two read results are the same.

RTC Hour/Minute Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCHUR	15	_	0	_	R	_
	14	RTCAP	0	H0	R/W	
	13–12	RTCHH[1:0]	0x1	H0	R/W	
	11–8	RTCHL[3:0]	0x2	H0	R/W	
	7	_	0	-	R	
	6–4	RTCMIH[2:0]	0x0	H0	R/W	
	3–0	RTCMIL[3:0]	0x0	H0	R/W	

Bit 15 Reserved

Bit 14 RTCAP

This bit is used to set and read A.M. or P.M. data in 12H mode (RTCCTL.RTC24H bit = 0).

1 (R/W): P.M. 0 (R/W): A.M.

In 24H mode (RTCCTL.RTC24H bit = 1), this bit is fixed at 0 and writing 1 is ignored. However, if the RTCHUR.RTCAP bit = 1 when changed to 24H mode, it goes 0 at the next count-up timing of the hour counter.

Bits 13-12 RTCHH[1:0]

Bits 11-8 RTCHL[3:0]

The RTCHUR.RTCHH[1:0] bits and the RTCHUR.RTCHL[3:0] bits are used to set and read the 10-hour digit and the 1-hour digit of the hour counter, respectively. The setting/read values are a BCD code within the range from 1 to 12 in 12H mode or 0 to 23 in 24H mode.

Note: Be sure to avoid writing to the RTCHUR.RTCHH[1:0]/RTCHL[3:0] bits while the RTCCTL. RTCBSY bit = 1.

Bit 7 Reserved

Bits 6-4 RTCMIH[2:0]

Bits 3-0 RTCMIL[3:0]

The RTCHUR.RTCMIH[2:0] bits and the RTCHUR.RTCMIL[3:0] bits are used to set and read the 10-minute digit and the 1-minute digit of the minute counter, respectively. The setting/read values are a BCD code within the range from 0 to 59.

Note: Be sure to avoid writing to the RTCHUR.RTCMIH[2:0]/RTCMIL[3:0] bits while the RTCCTL. RTCBSY bit = 1.

RTC Month/Day Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCMON	15–13	_	0x0	_	R	_
	12	RTCMOH	0	H0	R/W	
	11–8	RTCMOL[3:0]	0x1	H0	R/W	
	7–6	_	0x0	-	R	
	5–4	RTCDH[1:0]	0x0	H0	R/W	
	3–0	RTCDL[3:0]	0x1	H0	R/W	

Bits 15-13 Reserved

Bit 12 RTCMOH

Bits 11-8 RTCMOL[3:0]

The RTCMON.RTCMOH bit and the RTCMON.RTCMOL[3:0] bits are used to set and read the 10-month digit and the 1-month digit of the month counter, respectively. The setting/read values are a BCD code within the range from 1 to 12.

Notes: • Be sure to avoid writing to the RTCMON.RTCMOH/RTCMOL[3:0] bits while the RTCCTL. RTCBSY bit = 1.

• Be sure to avoid setting the RTCMON.RTCMOH/RTCMOL[3:0] bits to 0x00.

Bits 7-6 Reserved

Bits 5-4 RTCDH[1:0]

Bits 3-0 RTCDL[3:0]

The RTCMON.RTCDH[1:0] bits and the RTCMON.RTCDL[3:0] bits are used to set and read the 10-day digit and the 1-day digit of the day counter, respectively. The setting/read values are a BCD code within the range from 1 to 31 (to 28 for February in a common year, to 29 for February in a leap year, or to 30 for April/June/September/November).

Note: Be sure to avoid writing to the RTCMON.RTCDH[1:0]/RTCDL[3:0] bits while the RTCCTL. RTCBSY bit = 1.

RTC Year/Week Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCYAR	15–11	_	0x00	_	R	_
	10–8	RTCWK[2:0]	0x0	H0	R/W	
	7–4	RTCYH[3:0]	0x0	H0	R/W	
	3–0	RTCYL[3:0]	0x0	H0	R/W	

Bits 15-11 Reserved

Bits 10-8 RTCWK[2:0]

These bits are used to set and read day of the week.

The day of the week counter is a base-7 counter and the setting/read values are 0x0 to 0x6. Table 8.6.2 lists the correspondence between the count value and day of the week.

Table 8.6.2 Correspondence between the count value and day of the week

RTCYAR.RTCWK[2:0] bits	Day of the week
0x6	Saturday
0x5	Friday
0x4	Thursday
0x3	Wednesday
0x2	Tuesday
0x1	Monday
0x0	Sunday

Note: Be sure to avoid writing to the RTCYAR.RTCWK[2:0] bits while the RTCCTL.RTCBSY bit = 1.

Bits 7–4 RTCYH[3:0] Bits 3–0 RTCYL[3:0]

The RTCYAR.RTCYH[3:0] bits and the RTCYAR.RTCYL[3:0] bits are used to set and read the 10-year digit and the 1-year digit of the year counter, respectively. The setting/read values are a BCD code within the range from 0 to 99.

Note: Be sure to avoid writing to the RTCYAR.RTCYH[3:0]/RTCYL[3:0] bits while the RTCCTL. RTCBSY bit = 1.

RTC Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCINTF	15	RTCTRMIF	0	H0	R/W	Cleared by writing 1.
	14	SW1IF	0	H0	R/W	
	13	SW10IF	0	H0	R/W	
	12	SW100IF	0	H0	R/W	
	11–9	_	0x0	_	R	_
	8	ALARMIF	0	H0	R/W	Cleared by writing 1.
	7	1DAYIF	0	H0	R/W	
	6	1HURIF	0	H0	R/W	
	5	1MINIF	0	H0	R/W	
	4	1SECIF	0	H0	R/W	
	3	1_2SECIF	0	H0	R/W	
	2	1_4SECIF	0	H0	R/W	
	1	1_8SECIF	0	H0	R/W	
	0	1_32SECIF	0	H0	R/W	

Bit 15 RTCTRMIF

Bit 14 SW1IF Bit 13 SW10IF

Bit 12 SW100IF

These bits indicate the real-time clock interrupt cause occurrence status.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt: RTCINTF.RTCTRMIF bit: Theoretical regulation completion interrupt

RTCINTF.SW1IF bit: Stopwatch 1 Hz interrupt
RTCINTF.SW10IF bit: Stopwatch 10 Hz interrupt
RTCINTF.SW100IF bit: Stopwatch 100 Hz interrupt

Bits 11-9 Reserved

Bit 8	ALARMIF
Bit 7	1DAYIF
Bit 6	1HURIF
Bit 5	1MINIF
Bit 4	1SECIF
Bit 3	1_2SECIF
Bit 2	1_4SECIF
Bit 1	1_8SECIF

Bit 0

These bits indicate the real-time clock interrupt cause occurrence status.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

1_32SECIF

The following shows the correspondence between the bit and interrupt:

RTCINTF. ALARMIF bit: Alarm interrupt
RTCINTF.1DAYIF bit: 1-day interrupt
RTCINTF.1HURIF bit: 1-hour interrupt
RTCINTF.1SECIF bit: 1-second interrupt
RTCINTF.1_2SECIF bit: 1/2-second interrupt
RTCINTF.1_4SECIF bit: 1/4-second interrupt
RTCINTF.1_8SECIF bit: 1/8-second interrupt
RTCINTF.1_32SECIF bit: 1/32-second interrupt

RTC Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RTCINTE	15	RTCTRMIE	0	H0	R/W	_
	14	SW1IE	0	H0	R/W	
	13	SW10IE	0	H0	R/W	
	12	SW100IE	0	H0	R/W	
	11–9	-	0x0	-	R	
	8	ALARMIE	0	H0	R/W	
	7	1DAYIE	0	H0	R/W	
	6	1HURIE	0	H0	R/W	
	5	1MINIE	0	H0	R/W	
	4	1SECIE	0	H0	R/W	
	3	1_2SECIE	0	H0	R/W	
	2	1_4SECIE	0	H0	R/W	
	1	1_8SECIE	0	H0	R/W	
	0	1_32SECIE	0	H0	R/W	

Bit 15	RTCTRMIE
Bit 14	SW1IE
Bit 13	SW10IE
Bit 12	SW100IE

These bits enable real-time clock interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt: RTCINTE.RTCTRMIE bit: Theoretical regulation completion interrupt

RTCINTE.SW1IE bit: Stopwatch 1 Hz interrupt
RTCINTE.SW10IE bit: Stopwatch 10 Hz interrupt
RTCINTE.SW100IE bit: Stopwatch 100 Hz interrupt

8 REAL-TIME CLOCK (RTCA)

Bits 11-9 Reserved **ALARMIE** Bit 8 1DAYIE Bit 7 Bit 6 1HURIE Bit 5 1MINIE Bit 4 1SECIE Bit 3 1 2SECIE Bit 2 1 4SECIE Bit 1 1 8SECIE Bit 0 1 32SECIE

These bits enable real-time clock interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

RTCINTE.ALARMIE bit: Alarm interrupt
RTCINTE.1DAYIE bit: 1-day interrupt
RTCINTE.1HURIE bit: 1-hour interrupt
RTCINTE.1MINIE bit: 1-minute interrupt
RTCINTE.1SECIE bit: 1-second interrupt
RTCINTE.1_2SECIE bit: 1/2-second interrupt
RTCINTE.1_4SECIE bit: 1/4-second interrupt
RTCINTE.1_8SECIE bit: 1/8-second interrupt
RTCINTE.1_32SECIE bit: 1/32-second interrupt

9 Supply Voltage Detector (SVD)

9.1 Overview

SVD is a supply voltage detector to monitor the power supply voltage on the VDD pin or the voltage applied to an external pin. The main features are listed below.

- Power supply voltage to be detected: Selectable from VDD and an external power supply (EXSVD)
- Detectable voltage level: Selectable from among 20 levels (1.8 to 3.7 V)
- Detection results:

 Can be read whether the power supply voltage is lower than the detection voltage level or not.
 - Can generate an interrupt or a reset when low power supply voltage is detected
- Interrupt: 1 system (Low power supply voltage detection interrupt)
- Supports intermittent operations: Three detection cycles are selectable.
 - Low power supply voltage detection count function to generate an interrupt/reset when low power supply voltage is successively detected the number of times specified.
 - Continuous operation is also possible.

Figure 9.1.1 shows the configuration of SVD.




Figure 9.1.1 SVD Configuration

9.2 Input Pin and External Connection

9.2.1 Input Pin

Table 9.2.1.1 shows the SVD input pin.

Table 9.2.1.1 SVD Input Pin

Pin name	I/O*	Initial status*	Function
EXSVD	А	A (Hi-Z)	External power supply voltage detection pin

^{*} Indicates the status when the pin is configured for SVD.

If the port is shared with the EXSVD pin and other functions, the EXSVD function must be assigned to the port before SVD can be activated. For more information, refer to the "I/O Ports" chapter.

9.2.2 External Connection




Figure 9.2.2.1 Connection between EXSVD Pin and External Power Supply

REXT resistance value must be determined so that it will be sufficiently smaller than the EXSVD input impedance RESSVD. For the EXSVD pin input voltage range and the EXSVD input impedance, refer to "Supply Voltage Detector Characteristics" in the "Electrical Characteristics" chapter.

9.3 Clock Settings

9.3.1 SVD Operating Clock

When using SVD, the SVD operating clock CLK SVD must be supplied to SVD from the clock generator. The CLK_SVD supply should be controlled as in the procedure shown below.

- 1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 2. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 3. Set the following SVDCLK register bits:
 - SVDCLK.CLKSRC[1:0] bits (Clock source selection)
 - SVDCLK.CLKDIV[2:0] bits (Clock division ratio selection = Clock frequency setting)
- 4. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

The CLK_SVD frequency should be set to around 32 kHz.

9.3.2 Clock Supply in SLEEP Mode

When using SVD during SLEEP mode, the SVD operating clock CLK_SVD must be configured so that it will keep supplying by writing 0 to the CLGOSC.xxxxSLPC bit for the CLK_SVD clock source.

If the CLGOSC xxxxSLPC bit for the CLK_SVD clock source is 1, the CLK_SVD clock source is deactivated during SLEEP mode and SVD stops with the register settings maintained at those before entering SLEEP mode. After the CPU returns to normal mode, CLK_SVD is supplied and the SVD operation resumes.

9.3.3 Clock Supply in DEBUG Mode

The CLK_SVD supply during DEBUG mode should be controlled using the SVDCLK.DBRUN bit.

The CLK_SVD supply to SVD is suspended when the CPU enters DEBUG mode if the SVDCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK_SVD supply resumes. Although SVD stops operating when the CLK_SVD supply is suspended, the registers retain the status before DEBUG mode was entered.

If the SVDCLK.DBRUN bit = 1, the CLK_SVD supply is not suspended and SVD will keep operating in DEBUG mode.

9.4 Operations

9.4.1 SVD Control

Starting detection

SVD should be initialized and activated with the procedure listed below.

- 1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 2. Configure the operating clock using the SVDCLK.CLKSRC[1:0] and SVDCLK.CLKDIV[2:0] bits.
- 3. Set the following SVDCTL register bits:

SVDCTL.VDSEL bit (Select detection voltage (VDD or EXSVD))
 SVDCTL.SVDSC[1:0] bits (Set low power supply voltage detection counter)

SVDCTL.SVDC[4:0] bits
 SVDCTL.SVDRE[3:0] bits
 SVDCTL.SVDMD[1:0] bits
 (Set SVD detection voltage VsvD)
 (Select reset/interrupt mode)
 (Set intermittent operation mode)

4. Set the following bits when using the interrupt:

Write 1 to the SVDINTF.SVDIF bit. (Clear interrupt flag)
 Set the SVDINTE.SVDIE bit to 1. (Enable SVD interrupt)
 Set the SVDCTL.MODEN bit to 1. (Enable SVD detection)

6. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

Terminating detection

Follow the procedure shown below to stop SVD operation.

- 1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 2. Write 0 to the SVDCTL.MODEN bit. (Disable SVD detection)
- 3. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

Reading detection results

The following two detection results can be obtained by reading the SVDINTF.SVDDT bit:

- Power supply voltage (VDD or EXSVD) ≥ SVD detection voltage VSVD when SVDINTF.SVDDT bit = 0
- Power supply voltage (VDD or EXSVD) < SVD detection voltage VSVD when SVDINTF.SVDDT bit = 1

Before reading the SVDINTF.SVDDT bit, wait for at least SVD circuit enable response time after 1 is written to the SVDCTL.MODEN bit (refer to "Supply Voltage Detector Characteristics, SVD circuit enable response time tsvden" in the "Electrical Characteristics" chapter).

After the SVDCTL.SVDC[4:0] bits setting value is altered to change the SVD detection voltage VsvD when the SVDCTL.MODEN bit = 1, wait for at least SVD circuit response time before reading the SVDINTF.SVDDT bit (refer to "Supply Voltage Detector Characteristics, SVD circuit response time tsvD" in the "Electrical Characteristics" chapter).


9.4.2 SVD Operations

Continuous operation mode

SVD operates in continuous operation mode by default (SVDCTL.SVDMD[1:0] bits = 0x0). In this mode, SVD operates continuously while the SVDCTL.MODEN bit is set to 1 and it keeps loading the detection results to the SVDINTF.SVDDT bit. During this period, the current detection results can be obtained by reading the SVDINTF.SVDDT bit as necessary. Furthermore, an interrupt (if the SVDCTL.SVDRE[3:0] bits \neq 0xa) or a reset (if the SVDCTL.SVDRE[3:0] bits = 0xa) can be generated when the SVDINTF.SVDDT bit is set to 1 (low power supply voltage is detected). This mode can keep detecting power supply voltage drop after the voltage detection masking time has elapsed even if the IC is placed into SLEEP status or accidental clock stoppage has occurred.

Intermittent operation mode

SVD operates in intermittent operation mode when the SVDCTL.SVDMD[1:0] bits are set to 0x1 to 0x3. In this mode, SVD turns on at an interval set using the SVDCTL.SVDMD[1:0] bits to perform detection operation and then it turns off while the SVDCTL.MODEN bit is set to 1. During this period, the latest detection results can be obtained by reading the SVDINTF.SVDDT bit as necessary. Furthermore, an interrupt or a reset can be generated when SVD has successively detected low power supply voltage the number of times specified by the SVDCTL.SVDSC[1:0] bits.



9.5 SVD Interrupt and Reset

9.5.1 SVD Interrupt

Setting the SVDCTL.SVDRE[3:0] bits to a value other than 0xa allows use of the low power supply voltage detection interrupt function.

Interrupt	Interrupt flag	Set condition	Clear condition
Low power supply	SVDINTF.SVDIF	In continuous operation mode	Writing 1
voltage detection		When the SVDINTF.SVDDT bit is 1	
		In intermittent operation mode	
		When low power supply voltage is successively de-	
		tected the specified number of times	

Table 9.5.1.1 Low Power Supply Voltage Detection Interrupt Function

SVD provides the interrupt enable bit (SVDINTE.SVDIE bit) corresponding to the interrupt flag (SVDINTF. SVDIF bit). An interrupt request is sent to the interrupt controller only when the SVDINTF.SVDIF bit is set while the interrupt is enabled by the SVDINTE.SVDIE bit. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

Once the SVDINTF.SVDIF bit is set, it will not be cleared even if the power supply voltage subsequently returns to a value exceeding the SVD detection voltage VsvD. An interrupt may occur due to a temporary power supply voltage drop, check the power supply voltage status by reading the SVDINTF.SVDDT bit in the interrupt handler routine.

9.5.2 SVD Reset

Setting the SVDCTL.SVDRE[3:0] bits to 0xa allows use of the SVD reset issuance function.

The reset issuing timing is the same as that of the SVDINTF.SVDIF bit being set when a low voltage is detected.

After a reset has been issued, SVD enters continuous operation mode even if it was operating in intermittent operation mode, and continues operating. Issuing an SVD reset initializes the port assignment. However, when EXSVD is being detected, the input of the port for the EXSVD pin is sent to SVD so that SVD will continue the EXSVD detection operation.

If the power supply voltage reverts to the normal level, the SVDINTF.SVDDT bit goes 0 and the reset state is canceled. After that, SVD resumes operating in the operation mode set previously via the initialization routine. During reset state, the SVD control bits are set as shown in Table 9.5.2.1.

Control register	Control bit	Setting
SVDCLK	DBRUN	Reset to the initial values.
	CLKDIV[2:0]	
	CLKSRC[1:0]	
SVDCTL	VDSEL	The set value is retained.
	SVDSC[1:0]	Cleared to 0. (The set value becomes invalid as SVD en-
		ters continuous operation mode.)
	SVDC[4:0]	The set value is retained.
	SVDRE[3:0]	The set value (0xa) is retained.
	SVDMD[1:0]	Cleared to 0 to set continuous operation mode.
	MODEN	The set value (1) is retained.
SVDINTF	SVDIF	The status (1) before being reset is retained.
SVDINTE	SVDIE	Cleared to 0

Table 9.5.2.1 SVD Control Bits During Reset State

9.6 Control Registers

SVD Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SVDCLK	15–9	_	0x00	_	R	_
	8	DBRUN	1	H0	R/WP	
	7	_	0	-	R	
	6–4	CLKDIV[2:0]	0x0	H0	R/WP	
	3–2	_	0x0	-	R	
	1-0	CLKSRC[1:0]	0x0	H0	R/WP	

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the SVD operating clock is supplied in DEBUG mode or not.

1 (R/WP): Clock supplied in DEBUG mode

0 (R/WP): No clock supplied in DEBUG mode

Bit 7 Reserved

Bits 6-4 CLKDIV[2:0]

These bits select the division ratio of the SVD operating clock.

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of SVD.

Table 9.6.1 Clock Source and Division Ratio Settings

SVDCLK.		SVDCLK.CLKSRC[1:0] bits								
CLKDIV[2:0] bits	0x0	0x1	0x2	0x3						
CLKDIV[2:0] bits	IOSC	OSC1	OSC3	EXOSC						
0x6, 0x7	Reserved	1/1	Reserved	1/1						
0x5	1/512		1/512							
0x4	1/256		1/256							
0x3	1/128		1/128							
0x2	1/64		1/64							
0x1	1/32		1/32							
0x0	1/16		1/16							

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

Note: The clock frequency should be set to around 32 kHz.

SVD Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SVDCTL	15	VDSEL	0	H1	R/WP	_
	14–13	SVDSC[1:0]	0x0	H0	R/WP	Writing takes effect when the SVDCTL. SVDMD[1:0] bits are not 0x0.
	12-8	SVDC[4:0]	0x00	H1	R/WP	_
	7–4	SVDRE[3:0]	0x0	H1	R/WP	
	3	_	0	-	R	
	2–1	SVDMD[1:0]	0x0	H0	R/WP	
	0	MODEN	0	H1	R/WP	

Bit 15 VDSEL

This bit selects the power supply voltage to be detected by SVD.

1 (R/WP): Voltage applied to the EXSVD pin

0 (R/WP): VDD

Bits 14-13 SVDSC[1:0]

These bits set the condition to generate an interrupt/reset (number of successive low voltage detections) in intermittent operation mode (SVDCTL.SVDMD[1:0] bits = 0x1 to 0x3).

Table 9.6.2 Interrupt/Reset Generating Condition in Intermittent Operation Mode

SVDCTL.SVDSC[1:0] bits	Interrupt/reset generating condition
0x3	Low power supply voltage is successively detected eight times.
0x2	Low power supply voltage is successively detected four times.
0x1	Low power supply voltage is successively detected twice.
0x0	Low power supply voltage is successively detected once.

This setting is ineffective in continuous operation mode (SVDCTL.SVDMD[1:0] bits = 0x0).

Bits 12-8 SVDC[4:0]

These bits select an SVD detection voltage VsvD for detecting low voltage from among 20 levels.

Table 9.6.3 Setting of SVD detection voltage VsvD

SVDCTL.SVDC[4:0] bits	SVD detection voltage Vsvp [V]
0x1f	High
0x1e	↑
:	
0x0d	↓
0x0c	Low
0x0b-0x00	Use prohibited

For more information, refer to "Supply Voltage Detector Characteristics, SVD detection voltage V_{SVD} " in the "Electrical Characteristics" chapter.

Bits 7-4 SVDRE[3:0]

These bits enable/disable the reset issuance function when a low power supply voltage is detected.

0xa (R/WP): Enable (Issue reset)

Other than 0xa (R/WP): Disable (Generate interrupt)

For more information on the SVD reset issuance function, refer to "SVD Reset."

Bit 3 Reserved

Bits 2-1 SVDMD[1:0]

These bits select intermittent operation mode and its detection cycle.

Table 9.6.4 Intermittent Operation Mode Detection Cycle Selection

SVDCTL.SVDMD[1:0] bits	Operation mode (detection cycle)
0x3	Intermittent operation mode (CLK_SVD/512)
0x2	Intermittent operation mode (CLK_SVD/256)
0x1	Intermittent operation mode (CLK_SVD/128)
0x0	Continuous operation mode

For more information on intermittent and continuous operation modes, refer to "SVD Operations."

Bit 0 MODEN

This bit enables/disables for the SVD circuit to operate.

1 (R/WP): Enable (Start detection operations)

0 (R/WP): Disable (Stop detection operations)

After this bit has been altered, wait until the value written is read out from this bit without subsequent operations being performed.

Notes: • Writing 0 to the SVDCTL.MODEN bit resets the SVD hardware. However, the register values set and the interrupt flag are not cleared. The SVDCTL.MODEN bit is actually set to 0 after this processing has finished. If 1 is written to the SVDCTL.MODEN bit continuously without waiting for the bit being read as 0 at this time, writing 0 may be ignored and a malfunction may occur as the hardware restarts without resetting.

The SVD internal circuit is initialized if the SVDCTL.SVDSC[1:0] bits, SVDCTL.SVDRE[3:0] bits, or SVDCTL.SVDMD[1:0] bits are altered while SVD is in operation after 1 is written to the SVDCTL.MODEN bit.

SVD Status and Interrupt Flag Register

		<u> </u>				
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SVDINTF	15–9	_	0x00	-	R	_
	8	SVDDT	х	_	R	
	7–1	-	0x00	-	R	
	0	SVDIF	0	H1	R/W	Cleared by writing 1.

Bits 15-9 Reserved

Bit 8 SVDDT

The power supply voltage detection results can be read out from this bit.

1 (R): Power supply voltage (VDD or EXSVD) < SVD detection voltage VsvD

0 (R): Power supply voltage (VDD or EXSVD) ≥ SVD detection voltage VSVD

Bits 7–1 Reserved

Bit 0 SVDIF

This bit indicates the low power supply voltage detection interrupt cause occurrence status.

1 (R): Cause of interrupt occurred

0 (R): No cause of interrupt occurred

1 (W): Clear flag

0 (W): Ineffective

Note: The SVD internal circuit is initialized if the interrupt flag is cleared while SVD is in operation after 1 is written to the SVDCTL.MODEN bit.

SVD Interrupt Enable Register

		3				
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SVDINTE	15–8	-	0x00	_	R	_
	7–1	_	0x00	-	R	
	0	SVDIE	0	H0	R/W	

Bits 15-1 Reserved

Bit 0 SVDIE

This bit enables low power supply voltage detection interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

Notes: • If the SVDCTL.SVDRE[3:0] bits are set to 0xa, no low power supply voltage detection interrupt will occur, as a reset is issued at the same timing as an interrupt.

• To prevent generating unnecessary interrupts, the corresponding interrupt flag should be cleared before enabling interrupts.

10 16-bit Timers (T16)

10.1 Overview

T16 is a 16-bit timer. The features of T16 are listed below.

- 16-bit presettable down counter
- Provides a reload data register for setting the preset value.
- A clock source and clock division ratio for generating the count clock are selectable.
- Repeat mode or one-shot mode is selectable.
- Can generate counter underflow interrupts.

Figure 10.1.1 shows the configuration of a T16 channel.

Channel configuration in this IC

• Number of channels: 5 channels (Ch.0 to Ch.4)

• Event counter function: Ch.2 (EXCL0 pin input)

Ch.3 (EXCL1 pin input)

• Peripheral clock output: Ch.1 → SPIA Ch.0 master clock

Ch.4 → SPIA Ch.1 master clock

(Outputs the counter underflow signal)




Figure 10.1.1 Configuration of a T16 Channel

10.2 Input Pin

Table 10.2.1 shows the T16 input pin.

Table 10.2.1 T16 Input Pin

Pin name	I/O*	Initial status*	Function
EXCLm	I	I (Hi-Z)	External event signal input pin

* Indicates the status when the pin is configured for T16.

If the port is shared with the EXCLm pin and other functions, the EXCLm input function must be assigned to the port before using the event counter function. For more information, refer to the "I/O Ports" chapter.

10.3 Clock Settings

10.3.1 T16 Operating Clock

When using T16 Ch.n, the T16 Ch.n operating clock CLK_T16_n must be supplied to T16 Ch.n from the clock generator. The CLK_T16_n supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following T16_nCLK register bits:
 - T16 nCLK.CLKSRC[1:0] bits (Clock source selection)
 - T16_nCLK.CLKDIV[3:0] bits (Clock division ratio selection = Clock frequency setting)

10.3.2 Clock Supply in SLEEP Mode

When using T16 during SLEEP mode, the T16 operating clock CLK_T16_n must be configured so that it will keep supplying by writing 0 to the CLGOSC_xxxxSLPC bit for the CLK_T16_n clock source.

If the CLGOSC_xxxxSLPC bit for the CLK_T16_n clock source is 1, the CLK_T16_n clock source is deactivated during SLEEP mode and T16 stops with the register settings and counter value maintained at those before entering SLEEP mode. After the CPU returns to normal mode, CLK_T16_n is supplied and the T16 operation resumes.


10.3.3 Clock Supply in DEBUG Mode

The CLK_T16_n supply during DEBUG mode should be controlled using the T16_nCLK.DBRUN bit.

The CLK_T16_n supply to T16 Ch.n is suspended when the CPU enters DEBUG mode if the T16_nCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK_T16_n supply resumes. Although T16 Ch.n stops operating when the CLK_T16_n supply is suspended, the counter and registers retain the status before DEBUG mode was entered. If the T16_nCLK.DBRUN bit = 1, the CLK_T16_n supply is not suspended and T16 Ch.n will keep operating in DEBUG mode.

10.3.4 Event Counter Clock

The channel that supports the event counter function counts down at the rising edge of the EXCLm pin input signal when the T16_nCLK.CLKSRC[1:0] bits are set to 0x3.



Note that the EXOSC clock is selected for the channel that does not support the event counter function.

10.4 Operations

10.4.1 Initialization

T16 Ch.n should be initialized and started counting with the procedure shown below.

- 1. Configure the T16 Ch.n operating clock (see "T16 Operating Clock").
- 2. Set the T16_nCTL.MODEN bit to 1. (Enable count operation clock)
- 3. Set the T16_nMOD.TRMD bit. (Select operation mode (Repeat mode or One-shot mode))
- 4. Set the T16_nTR register. (Set reload data (counter preset data))
- 5. Set the following bits when using the interrupt:
 - Write 1 to the T16_nINTF.UFIF bit. (Clear interrupt flag)
 - Set the T16_nINTE.UFIE bit to 1. (Enable underflow interrupt)

- 6. Set the following T16_nCTL register bits:
 - Set the T16_nCTL.PRESET bit to 1. (Preset reload data to counter)
 - Set the T16 nCTL.PRUN bit to 1. (Start counting)

10.4.2 Counter Underflow

Normally, the T16 counter starts counting down from the reload data value preset and generates an underflow signal when an underflow occurs. This signal is used to generate an interrupt and may be output to a specific peripheral circuit as a clock (T16 Ch.n must be set to repeat mode to generate a clock). The underflow cycle is determined by the T16 Ch.n operating clock setting and reload data (counter initial value) set in the T16_nTR register.

The following shows the equations to calculate the underflow cycle and frequency:

$$T = \frac{TR + 1}{f_{CLK T16 n}} \qquad f_{T} = \frac{f_{CLK_T16_n}}{TR + 1} \qquad (Eq. 10.1)$$

Where

T: Underflow cycle [s]
fr: Underflow frequency [Hz]
TR: T16 nTR register setting

fclk_T16_n: T16 Ch.n operating clock frequency [Hz]

10.4.3 Operations in Repeat Mode

T16 Ch.n enters repeat mode by setting the T16 nMOD.TRMD bit to 0.

In repeat mode, the count operation starts by writing 1 to the T16_nCTL.PRUN bit and continues until 0 is written. A counter underflow presets the T16_nTR register value to the counter, so underflow occurs periodically. Select this mode to generate periodic underflow interrupts or when using the timer to output a trigger/clock to the peripheral circuit.




Figure 10.4.3.1 Count Operations in Repeat Mode

10.4.4 Operations in One-shot Mode

T16 Ch.n enters one-shot mode by setting the T16_nMOD.TRMD bit to 1.

In one-shot mode, the count operation starts by writing 1 to the T16_nCTL.PRUN bit and stops after the T16_nTR register value is preset to the counter when an underflow has occurred. At the same time the counter stops, the T16_nCTL.PRUN bit is cleared automatically. Select this mode to stop the counter after an interrupt has occurred once, such as for checking a specific lapse of time.




Figure 10.4.4.1 Count Operations in One-shot Mode

10.4.5 Counter Value Read

The counter value can be read out from the T16 nTC.TC[15:0] bits. However, since T16 operates on CLK_T16 n, one of the operations shown below is required to read correctly by the CPU.

- Read the counter value twice or more and check to see if the same value is read.
- Stop the timer and then read the counter value.

10.5 Interrupt

Each T16 channel has a function to generate the interrupt shown in Table 10.5.1.

Table 10.5.1 T16 Interrupt Function

Interrupt	Interrupt flag	Set condition	Clear condition
Underflow	T16 nINTF.UFIF	When the counter underflows	Writing 1

T16 provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

10.6 Control Registers

T16 Ch.n Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16_nCLK	15–9	_	0x00	_	R	_
	8	DBRUN	0	H0	R/W	
	7–4	CLKDIV[3:0]	0x0	H0	R/W	
	3–2	-	0x0	_	R	
	1–0	CLKSRC[1:0]	0x0	H0	R/W	

Bits 15-9 Reserved

Bit 8

This bit sets whether the T16 Ch.n operating clock is supplied in DEBUG mode or not.

1 (R/W): Clock supplied in DEBUG mode

0 (R/W): No clock supplied in DEBUG mode

Bits 7-4 **CLKDIV[3:0]**

These bits select the division ratio of the T16 Ch.n operating clock (counter clock).

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of T16 Ch.n.

T16_nCLK.CLKSRC[1:0] bits T16 nCLK. 0x0 0x3 0x1 0x2 CLKDIV[3:0] bits IOSC OSC1 OSC3 EXOSC/EXCLm 1/32,768 0xf 1/1 1/32,768 1/1 0xe 1/16,384 1/16,384 0xd 1/8,192 1/8,192 0xc 1/4,096 1/4,096 0xb 1/2,048 1/2,048 1/1,024 0xa 1/1,024 1/512 1/512 0x9 1/256 0x8 1/256 1/256 0x7 1/128 1/128 1/128 1/64 0x6 1/64 1/64 0x5 1/32 1/32 1/32 0x4 1/16 1/16 1/16 0x3 1/8 1/8 1/8 0x2 1/4 1/4 1/4 0x1 1/2 1/2 1/2 0x0 1/1 1/1 1/1

Table 10.6.1 Clock Source and Division Ratio Settings

T16 Ch.n Mode Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16_nMOD	15–8	_	0x00	_	R	_
	7–1	_	0x00	-	R	
	0	TRMD	0	H0	R/W	

Bits 15-1 Reserved

Bit 0 TRMD

This bit selects the T16 operation mode.

1 (R/W): One-shot mode 0 (R/W): Repeat mode

For detailed information on the operation mode, refer to "Operations in One-shot Mode" and "Operations in Repeat Mode."

T16 Ch.n Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16_nCTL	15–9	_	0x00	_	R	_
	8	PRUN	0	H0	R/W	
	7–2	_	0x00	-	R	
	1	PRESET	0	H0	R/W	
	0	MODEN	0	H0	R/W	

Bits 15-9 Reserved

Bit 8 PRUN

This bit starts/stops the timer.

1 (W): Start timer0 (W): Stop timer1 (R): Timer is running0 (R): Timer is idle

⁽Note 1) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

⁽Note 2) When the T16_nCLK.CLKSRC[1:0] bits are set to 0x3, EXCLm is selected for the channel with an event counter function or EXOSC is selected for other channels.

10 16-BIT TIMERS (T16)

By writing 1 to this bit, the timer starts count operations. However, the T16_nCTL.MODEN bit must be set to 1 in conjunction with this bit or it must be set in advance. While the timer is running, writing 0 to this bit stops count operations. When the counter stops due to a counter underflow in one-shot mode, this bit is automatically cleared to 0.

Bits 7-2 Reserved

Bit 1 PRESET

This bit presets the reload data stored in the T16_nTR register to the counter.

1 (W): Preset 0 (W): Ineffective

1 (R): Presetting in progress

0 (R): Presetting finished or normal operation

By writing 1 to this bit, the timer presets the T16_nTR register value to the counter. However, the T16_nCTL.MODEN bit must be set to 1 in conjunction with this bit or it must be set in advance. This bit retains 1 during presetting and is automatically cleared to 0 after presetting has finished.

Bit 0 MODEN

This bit enables the T16 Ch.n operations.

1 (R/W): Enable (Start supplying operating clock) 0 (R/W): Disable (Stop supplying operating clock)

T16 Ch.n Reload Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16_ <i>n</i> TR	15–0	TR[15:0]	0xffff	H0	R/W	_

Bits 15-0 TR[15:0]

These bits are used to set the initial value to be preset to the counter.

The value set to this register will be preset to the counter when 1 is written to the T16_nCTL.PRESET bit or when the counter underflows.

Notes: • The T16_nTR register cannot be altered while the timer is running (T16_nCTL.PRUN bit = 1), as an incorrect initial value may be preset to the counter.

• When one-shot mode is set, the T16_nTR.TR[15:0] bits should be set to a value equal to or greater than 0x0001.

T16 Ch.n Counter Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16 <i>n</i> TC	15–0	TC[15:0]	0xffff	H0	R	_

Bits 15-0 TC[15:0]

The current counter value can be read out from these bits.

T16 Ch.n Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16_nINTF	15–8	_	0x00	_	R	_
	7–1	_	0x00	_	R	
	0	UFIF	0	H0	R/W	Cleared by writing 1.

Bits 15-1 Reserved

Bit 0 UFIF

This bit indicates the T16 Ch.n underflow interrupt cause occurrence status.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

T16 Ch.n Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
T16_nINTE	15–8	_	0x00	_	R	_
	7–1	-	0x00	_	R	
	0	UFIE	0	H0	R/W	

Bits 15-1 Reserved

Bit 0 UFIE

This bit enables T16 Ch.n underflow interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

Note: To prevent generating unnecessary interrupts, the corresponding interrupt flag should be

cleared before enabling interrupts.

11 UART (UART)

11.1 Overview

The UART is an asynchronous serial interface. The features of the UART are listed below.

- Includes a baud rate generator for generating the transfer clock.
- Supports 7- and 8-bit data length (LSB first).
- Odd parity, even parity, or non-parity mode is selectable.
- The start bit length is fixed at 1 bit.
- The stop bit length is selectable from 1 bit and 2 bits.
- Supports full-duplex communications.
- Includes a 2-byte receive data buffer and a 1-byte transmit data buffer.
- Includes an RZI modulator/demodulator circuit to support IrDA 1.0-compatible infrared communications.
- Can detect parity error, framing error, and overrun error.
- Can generate receive buffer full (1 byte/2 bytes), transmit buffer empty, end of transmission, parity error, framing error, and overrun error interrupts.
- Input pin can be pulled up with an internal resistor.
- The output pin is configurable as an open-drain output.

Figure 11.1.1 shows the UART configuration.

Channel configuration in this IC

• 1 channel (Ch.0)




Figure 11.1.1 UART Configuration

11.2 Input/Output Pins and External Connections

11.2.1 List of Input/Output Pins

Table 11.2.1.1 lists the UART pins.

Table 11.2.1.1 List of UART Pins

Pin name	I/O*	Initial status*	Function
USINn	I	I (Hi-Z)	UART Ch.n data input pin
USOUTn	0	O (High)	UART Ch.n data output pin

^{*} Indicates the status when the pin is configured for the UART.

If the port is shared with the UART pin and other functions, the UART input/output function must be assigned to the port before activating the UART. For more information, refer to the "I/O Ports" chapter.

11.2.2 External Connections

Figure 11.2.2.1 shows a connection diagram between the UART in this IC and an external UART device.




Figure 11.2.2.1 Connections between UART and an External UART Device

11.2.3 Input Pin Pull-Up Function

The UART includes a pull-up resistor for the USINn pin. Setting the UAnMOD.PUEN bit to 1 enables the resistor to pull up the USINn pin.

11.2.4 Output Pin Open-Drain Output Function

The USOUT*n* pin supports the open-drain output function. Default configuration is a push-pull output and it is switched to an open-drain output by setting the UA*n*MOD.OUTMD bit to 1.

11.3 Clock Settings

11.3.1 UART Operating Clock

When using the UART Ch.n, the UART Ch.n operating clock CLK_UARTn must be supplied to the UART Ch.n from the clock generator. The CLK_UARTn supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following UAnCLK register bits:
 - UAnCLK.CLKSRC[1:0] bits (Clock source selection)
 - UAnCLK.CLKDIV[1:0] bits (Clock division ratio selection = Clock frequency setting)

The UART operating clock should be selected so that the baud rate generator will be configured easily.

11.3.2 Clock Supply in SLEEP Mode

When using the UART during SLEEP mode, the UART operating clock CLK_UARTn must be configured so that it will keep supplying by writing 0 to the CLGOSC_xxxxSLPC bit for the CLK_UARTn clock source.

11.3.3 Clock Supply in DEBUG Mode

The CLK_UARTn supply during DEBUG mode should be controlled using the UAnCLK.DBRUN bit.

The CLK_UARTn supply to the UART Ch.n is suspended when the CPU enters DEBUG mode if the UAnCLK. DBRUN bit = 0. After the CPU returns to normal mode, the CLK_UARTn supply resumes. Although the UART Ch.n stops operating when the CLK_UARTn supply is suspended, the output pin and registers retain the status before DEBUG mode was entered. If the UAnCLK.DBRUN bit = 1, the CLK_UARTn supply is not suspended and the UART Ch.n will keep operating in DEBUG mode.

11.3.4 Baud Rate Generator

The UART includes a baud rate generator to generate the transfer (sampling) clock. The transfer rate is determined by the UAnBR.BRT[7:0] and UAnBR.FMD[3:0] bit settings. Use the following equations to calculate the setting values for obtaining the desired transfer rate.

$$bps = \frac{CLK_UART}{\{(BRT+1)\times 16 + FMD\}}$$

$$BRT = \left(\frac{CLK_UART}{bps} - FMD - 16\right) \div 16 \qquad (Eq. 11.1)$$

Where

CLK_UART: UART operating clock frequency [Hz]

bps: Transfer rate [bit/s]

BRT: UAnBR.BRT[7:0] setting value (0 to 255) FMD: UAnBR.FMD[3:0] setting value (0 to 15)

For the transfer rate range configurable in the UART, refer to "UART Characteristics, Transfer baud rates UBRT1 and UBRT2" in the "Electrical Characteristics" chapter.

11.4 Data Format

The UART allows setting of the data length, stop bit length, and parity function. The start bit length is fixed at one bit.

Data length

With the UAnMOD.CHLN bit, the data length can be set to seven bits (UAnMOD.CHLN bit = 0) or eight bits (UAnMOD.CHLN bit = 1).

Stop bit length

With the UAnMOD.STPB bit, the stop bit length can be set to one bit (UAnMOD.STPB bit = 0) or two bits (UAnMOD.STPB bit = 1).

Parity function

The parity function is configured using the UAnMOD.PREN and UAnMOD.PRMD bits.

 UAnMOD.PREN bit
 UAnMOD.PRMD bit
 Parity function

 1
 1
 Odd parity

 1
 0
 Even parity

 0
 *
 Non parity

Table 11.4.1 Parity Function Setting

UA	<i>n</i> MOD regis	ter	
CHLN bit	STPB bit	PREN bit	
0	0	0	\ st \(D0 \) \(D1 \) \(D2 \) \(D3 \) \(D4 \) \(D5 \) \(D6 \) \(sp \)
0	0	1	st (D0) D1) D2) D3) D4) D5) D6) p) sp \
0	1	0	st (D0 (D1) D2 (D3 (D4) D5 (D6) sp sp
0	1	1	st (D0) D1) D2) D3) D4) D5) D6) p) sp sp
1	0	0	st (D0) D1) D2) D3) D4) D5) D6) D7) sp
1	0	1	st (D0) D1) D2) D3) D4) D5) D6) D7) p) sp
1	1	0	st (D0) D1) D2) D3) D4) D5) D6) D7) sp sp
1	1	1	st (D0) D1) D2) D3) D4) D5) D6) D7) p) sp sp

st: start bit, sp: stop bit, p: parity bit

Figure 11.4.1 Data Format

11.5 Operations

11.5.1 Initialization

The UART Ch.n should be initialized with the procedure shown below.

- 1. Assign the UART Ch.n input/output function to the ports. (Refer to the "I/O Ports" chapter.)
- Set the UAnCLK.CLKSRC[1:0] and UAnCLK.CLKDIV[1:0] bits. (Configure operating clock)
- 3. Configure the following UAnMOD register bits:

-	UAnMOD.PUEN bit	(Enable/disable USIN <i>n</i> pin pull-up)
-	UAnMOD.OUTMD bit	(Enable/disable USOUTn pin open-drain output)

- UAnMOD.IRMD bit (Enable/disable IrDA interface)

- UAnMOD.CHLN bit (Set 7/8-bit data length)

UAnMOD.PREN bit
 UAnMOD.PRMD bit
 UAnMOD.STPB bit
 USet 1/2-bit stop bit length)

4. Set the UAnBR.BRT[7:0] and UAnBR.FMD[3:0] bits. (Set transfer rate)

5. Set the following UAnCTL register bits:

Set the UAnCTL.SFTRST bit to 1. (Execute software reset)
 Set the UAnCTL.MODEN bit to 1. (Enable UART Ch.n operations)

6. Set the following bits when using the interrupt:

- Write 1 to the interrupt flags in the UA*n*INTF register. (Clear interrupt flags)

- Set the interrupt enable bits in the UAnINTE register to 1.* (Enable interrupts)

* The initial value of the UAnINTF.TBEIF bit is 1, therefore, an interrupt will occur immediately after the UAnINTE.TBEIE bit is set to 1.

11.5.2 Data Transmission

A data sending procedure and the UART Ch.n operations are shown below. Figures 11.5.2.1 and 11.5.2.2 show a timing chart and a flowchart, respectively.

Data sending procedure

- 1. Check to see if the UAnINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 2. Write transmit data to the UAnTXD register.
- 3. Wait for a UART interrupt when using the interrupt.
- 4. Repeat Steps 1 to 3 (or 1 and 2) until the end of transmit data.

UART data sending operations

The UART Ch.n starts data sending operations when transmit data is written to the UAnTXD register.

The transmit data in the UAnTXD register is automatically transferred to the shift register and the UAnINTF. TBEIF bit is set to 1 (transmit buffer empty).

The USOUT*n* pin outputs a start bit and the UA*n*INTF.TBSY bit is set to 1 (transmit busy). The shift register data bits are then output successively from the LSB. Following output of MSB, the parity bit (if parity is enabled) and the stop bit are output.

Even if transmit data is being output from the USOUTn pin, the next transmit data can be written to the UAnTXD register after making sure the UAnINTF.TBEIF bit is set to 1.

If no transmit data remains in the UAnTXD register after the stop bit has been output from the USOUTn pin, the UAnINTF.TBSY bit is cleared to 0 and the UAnINTF.TENDIF bit is set to 1 (transmission completed).




Figure 11.5.2.1 Example of Data Sending Operations




Figure 11.5.2.2 Data Transmission Flowchart

11.5.3 Data Reception

A data receiving procedure and the UART Ch.n operations are shown below. Figures 11.5.3.1 and 11.5.3.2 show a timing chart and flowcharts, respectively.

Data receiving procedure (read by one byte)

- 1. Wait for a UART interrupt when using the interrupt.
- 2. Check to see if the UAnINTF.RB1FIF bit is set to 1 (receive buffer one byte full).
- 3. Read the received data from the UAnRXD register.
- 4. Repeat Steps 1 to 3 (or 2 and 3) until the end of data reception.

Data receiving procedure (read by two bytes)

- 1. Wait for a UART interrupt when using the interrupt.
- 2. Check to see if the UAnINTF.RB2FIF bit is set to 1 (receive buffer two bytes full).
- 3. Read the received data from the UAnRXD register twice.
- 4. Repeat Steps 1 to 3 (or 2 and 3) until the end of data reception.

UART data receiving operations

The UART Ch.n starts data receiving operations when a start bit is input to the USINn pin.

After the receive circuit has detected a low level as a start bit, it starts sampling the following data bits and loads the received data into the receive shift register. The UAnINTF.RBSY bit is set to 1 when the start bit is detected.

The UAnINTF.RBSY bit is cleared to 0 and the receive shift register data is transferred to the receive data buffer at the stop bit receive timing.

The receive data buffer consists of a 2-byte FIFO and receives data until it becomes full. When the receive data buffer receives the first data, it sets the UAnINTF.RB1FIF bit to 1 (receive buffer one byte full). If the second data is received without reading the first data, the UAnINTF.RB2FIF bit is set to 1 (receive buffer two bytes full).




Figure 11.5.3.1 Example of Data Receiving Operations




Figure 11.5.3.2 Data Reception Flowcharts

11.5.4 IrDA Interface

This UART includes an RZI modulator/demodulator circuit enabling implementation of IrDA 1.0-compatible infrared communication function simply by adding simple external circuits.

Set the UAnMOD.IRMD bit to 1 to use the IrDA interface.

Data transfer control is identical to that for normal interface even if the IrDA interface function is enabled.




Figure 11.5.4.1 Example of Connections with an Infrared Communication Module

The transmit data output from the UART Ch.n transmit shift register is output from the USOUTn pin after the low pulse width is converted into 3/16 by the RZI modulator in SIR method and inverted. The USOUTn pin output signal can be inverted by setting the UAnMOD.INVIRTX bit to 1.




Figure 11.5.4.2 IrDA Transmission Signal Waveform

The received IrDA signal is input to the RZI demodulator and the low pulse width is converted into the normal width before input to the receive shift register. The USINn pin input signal can be inverted prior to being demodulated by setting the UAnMOD.INVIRRX bit to 1.




Figure 11.5.4.3 IrDA Receive Signal Waveform

Note: The low pulse width (T2) of the IrDA signal input must be CLK UART x 3 cycles or longer.

11.6 Receive Errors

Three different receive errors, framing error, parity error, and overrun error, may be detected while receiving data. Since receive errors are interrupt causes, they can be processed by generating interrupts.

11.6.1 Framing Error

The UART determines loss of sync if a stop bit is not detected (when the stop bit is received as 0) and assumes that a framing error has occurred. The received data that encountered an error is still transferred to the receive data buffer and the UAnINTF.FEIF bit (framing error interrupt flag) is set to 1 when the data becomes ready to read from the UAnRXD register.

Note: Framing error/parity error interrupt flag set timings

These interrupt flags will be set after the data that encountered an error is transferred to the receive data buffer. Note, however, that the set timing depends on the buffer status at that point.

When the receive data buffer is empty
 The interrupt flag will be set when the data that encountered an error is transferred to the receive data buffer.

When the receive data buffer has a one-byte free space
 The interrupt flag will be set when the first data byte already loaded is read out after the data that encountered an error is transferred to the second byte entry of the receive data buffer.

11.6.2 Parity Error

If the parity function is enabled, a parity check is performed when data is received. The UART checks matching between the data received in the shift register and its parity bit, and issues a parity error if the result is a non-match. The received data that encountered an error is still transferred to the receive data buffer and the UAnINTF,PEIF bit (parity error interrupt flag) is set to 1 when the data becomes ready to read from the UAnRXD register (see the Note on framing error).

11.6.3 Overrun Error

If the receive data buffer is still full (two bytes of received data have not been read) when a data reception to the shift register has completed, an overrun error occurs as the data cannot be transferred to the receive data buffer. When an overrun error occurs, the UAnINTF.OEIF bit (overrun error interrupt flag) is set to 1.

11.7 Interrupts

The UART has a function to generate the interrupts shown in Table 11.7.1.

Interrupt flag Set condition Interrupt Clear condition End of transmission UAnINTF.TENDIF When the UAnINTF.TBEIF bit = 1 after Writing 1 or software reset the stop bit has been sent UAnINTE, FEIF Refer to the "Receive Errors." Framing error Writing 1, reading received data that encountered an error, or software reset Parity error UAnINTF.PEIF Refer to the "Receive Errors." Writing 1, reading received data that encountered an error, or software reset UAnINTF.OEIF Overrun error Refer to the "Receive Errors." Writing 1 or software reset Receive buffer two bytes full UAnINTF.RB2FIF When the second received data byte is Reading received data or loaded to the receive data buffer in which software reset the first byte is already received Receive buffer one byte full UAnINTF.RB1FIF When the first received data byte is load-Reading data to empty ed to the emptied receive data buffer the receive data buffer or software reset Transmit buffer empty UAnINTF.TBEIF When transmit data written to the trans-Writing transmit data mit data buffer is transferred to the shift register

Table 11.7.1 UART Interrupt Function

The UART provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

11.8 Control Registers

UART Ch.n Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnCLK	15–9	_	0x00	_	R	_
	8	DBRUN	0	H0	R/W	
	7–6	-	0x0	-	R	
	5–4	CLKDIV[1:0]	0x0	H0	R/W	
	3–2	_	0x0	-	R	
	1–0	CLKSRC[1:0]	0x0	H0	R/W	

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the UART operating clock is supplied in DEBUG mode or not.

1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode

Bits 7-6 Reserved

Bits 5-4 CLKDIV[1:0]

These bits select the division ratio of the UART operating clock.

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of the UART.

Table 11.8.1 Clock Source and Division Ratio Settings

UAnCLK.	UAnCLK.CLKSRC[1:0] bits								
	0x0	0x1	0x2	0x3					
CLKDIV[1:0] bits	IOSC	OSC1	OSC3	EXOSC					
0x3	1/8	1/1	1/8	1/1					
0x2	1/4		1/4						
0x1	1/2		1/2						
0x0	1/1		1/1						

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

Note: The UAnCLK register settings can be altered only when the UAnCTL.MODEN bit = 0.

UART Ch.n Mode Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnMOD	15–10	-	0x00	-	R	_
	9	INVIRRX	0	H0	R/W	
	8	INVIRTX	0	H0	R/W	
	7	_	0	-	R	
	6	PUEN	0	H0	R/W	
	5	OUTMD	0	H0	R/W	
	4	IRMD	0	H0	R/W	
	3	CHLN	0	H0	R/W	
	2	PREN	0	H0	R/W	
	1	PRMD	0	H0	R/W	
	0	STPB	0	H0	R/W	

Bits 15-10 Reserved

Bit 9 INVIRRX

This bit enables the USINn input inverting function when the IrDA interface function is enabled.

1 (R/W): Enable input inverting function 0 (R/W): Disable input inverting function

Bit 8 INVIRTX

This bit enables the USOUTn output inverting function when the IrDA interface function is enabled.

1 (R/W): Enable output inverting function 0 (R/W): Disable output inverting function

Bit 7 Reserved

Bit 6 PUEN

This bit enables pull-up of the USINn pin.

1 (R/W): Enable pull-up 0 (R/W): Disable pull-up

11 UART (UART)

Bit 5 OUTMD

This bit sets the USOUT*n* pin output mode.

1 (R/W): Open-drain output 0 (R/W): Push-pull output

Bit 4 IRMD

This bit enables the IrDA interface function. 1 (R/W): Enable IrDA interface function 0 (R/W): Disable IrDA interface function

Bit 3 CHLN

This bit sets the data length.

1 (R/W): 8 bits 0 (R/W): 7 bits

Bit 2 PREN

This bit enables the parity function. 1 (R/W): Enable parity function 0 (R/W): Disable parity function

Bit 1 PRMD

This bit selects either odd parity or even parity when using the parity function.

1 (R/W): Odd parity 0 (R/W): Even parity

Bit 0 STPB

This bit sets the stop bit length.

1 (R/W): 2 bits 0 (R/W): 1 bit

Note: The UAnMOD register settings can be altered only when the UAnCTL.MODEN bit = 0.

UART Ch.n Baud-Rate Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnBR	15–12	_	0x0	_	R	_
	11–8	FMD[3:0]	0x0	H0	R/W	
	7–0	BRT[7:0]	0x00	H0	R/W	

Bits 15-12 Reserved

Bits 11-8 FMD[3:0]

Bits 7-0 BRT[7:0]

These bits set the UART transfer rate. For more information, refer to "Baud Rate Generator."

Note: The UAnBR register settings can be altered only when the UAnCTL.MODEN bit = 0.

UART Ch.n Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnCTL	15–8	_	0x00	_	R	_
	7–2	-	0x00	-	R	
	1	SFTRST	0	H0	R/W	
	0	MODEN	0	H0	R/W	

Bits 15-2 Reserved

Bit 1 SFTRST

This bit issues software reset to the UART.

1 (W): Issue software reset

0 (W): Ineffective

1 (R): Software reset is executing.

0 (R): Software reset has finished. (During normal operation)

Setting this bit resets the UART transmit/receive control circuit and interrupt flags. This bit is automatically cleared after the reset processing has finished.

Bit 0 MODEN

This bit enables the UART operations.

1 (R/W): Enable UART operations (The operating clock is supplied.) 0 (R/W): Disable UART operations (The operating clock is stopped.)

Note: If the UAnCTL.MODEN bit is altered from 1 to 0 during sending/receiving data, the data being sent/received cannot be guaranteed. When setting the UAnCTL.MODEN bit to 1 again after that, be sure to write 1 to the UAnCTL.SFTRST bit as well.

UART Ch. *n* Transmit Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnTXD	15–8	_	0x00	_	R	_
	7–0	TXD[7:0]	0x00	H0	R/W	

Bits 15-8 Reserved

Bits 7-0 TXD[7:0]

Data can be written to the transmit data buffer through these bits. Make sure the UAnINTF.TBEIF bit is set to 1 before writing data.

UART Ch. *n* Receive Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnRXD	15–8	-	0x00	_	R	_
	7–0	RXD[7:0]	0x00	H0	R	

Bits 15-8 Reserved

Bits 7-0 RXD[7:0]

The receive data buffer can be read through these bits. The receive data buffer consists of a 2-byte FIFO, and older received data is read first.

UART Ch.n Status and Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnINTF	15–10	_	0x00	_	R	_
	9	RBSY	0	H0/S0	R	
	8	TBSY	0	H0/S0	R	
	7	_	0	-	R	
	6	TENDIF	0	H0/S0	R/W	Cleared by writing 1.
	5	FEIF	0	H0/S0	R/W	Cleared by writing 1 or reading the
	4	PEIF	0	H0/S0	R/W	UAnRXD register.
	3	OEIF	0	H0/S0	R/W	Cleared by writing 1.
	2	RB2FIF	0	H0/S0	R	Cleared by reading the UAnRXD reg-
	1	RB1FIF	0	H0/S0	R	ister.
	0	TBEIF	1	H0/S0	R	Cleared by writing to the UAnTXD
						register.

Bits 15-10 Reserved

11 UART (UART)

Bit 9 RBSY

This bit indicates the receiving status. (See Figure 11.5.3.1.)

1 (R): During receiving

0 (R): Idle

Bit 8 TBSY

This bit indicates the sending status. (See Figure 11.5.2.1.)

1 (R): During sending

0 (R): Idle

Bit 7 Reserved

Bit 6 TENDIF

Bit 5 FEIF

Bit 4 PEIF

Bit 3 OEIF

Bit 2 RB2FIF

Bit 1 RB1FIF

Bit 0 TBEIF

These bits indicate the UART interrupt cause occurrence status.

1 (R): Cause of interrupt occurred

0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

UAnINTF.TENDIF bit: End-of-transmission interrupt
UAnINTF.FEIF bit: Framing error interrupt
UAnINTF.PEIF bit: Parity error interrupt

UAnINTF.OEIF bit: Overrun error interrupt

UAnINTF.RB2FIF bit: Receive buffer two bytes full interrupt UAnINTF.RB1FIF bit: Receive buffer one byte full interrupt UAnINTF.TBEIF bit: Transmit buffer empty interrupt

UART Ch. *n* Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
UAnINTE	15–8	_	0x00	_	R	_
	7	_	0	-	R	
	6	TENDIE	0	H0	R/W	
	5	FEIE	0	H0	R/W	
	4	PEIE	0	H0	R/W	
	3	OEIE	0	H0	R/W	
	2	RB2FIE	0	H0	R/W	
	1	RB1FIE	0	H0	R/W	
	0	TBEIE	0	H0	R/W	

Bits 15-7 Reserved

Bit 6	TENDIE
Bit 5	FEIE
Bit 4	PEIE
Bit 3	OEIE
Bit 2	RB2FIE
Bit 1	RB1FIE
Bit 0	TBEIE

These bits enable UART interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

UAnINTE.TENDIE bit: End-of-transmission interrupt
UAnINTE.FEIE bit: Framing error interrupt
UAnINTE.PEIE bit: Parity error interrupt
UAnINTE.OEIE bit: Overrun error interrupt

UAnINTE.RB2FIE bit: Receive buffer two bytes full interrupt UAnINTE.RB1FIE bit: Receive buffer one byte full interrupt UAnINTE.TBEIE bit: Transmit buffer empty interrupt

12 Synchronous Serial Interface (SPIA)

12.1 Overview

SPIA is a synchronous serial interface. The features of SPIA are listed below.

- · Supports both master and slave modes.
- Data length: 2 to 16 bits programmable
- Either MSB first or LSB first can be selected for the data format.
- Clock phase and polarity are configurable.
- Supports full-duplex communications.
- Includes separated transmit data buffer and receive data buffer registers.
- Can generate receive buffer full, transmit buffer empty, end of transmission, and overrun interrupts.
- Master mode allows use of a 16-bit timer to set baud rate.
- Slave mode is capable of being operated with the external input clock SPICLKn only.
- Slave mode is capable of being operated in SLEEP mode allowing wake-up by an SPIA interrupt.
- Input pins can be pulled up/down with an internal resistor.

Figure 12.1.1 shows the SPIA configuration.

Channel configuration in this IC Number of channels: 2 channels (Ch.0 and Ch.1) Internal clock input: Ch.0 ← 16-bit timer Ch.1 Ch.1 ← 16-bit timer Ch.4




Figure 12.1.1 SPIA Configuration

12.2 Input/Output Pins and External Connections

12.2.1 List of Input/Output Pins

Table 12.2.1.1 lists the SPIA pins.

Table 12.2.1.1 List of SPIA Pins

Pin name	I/O*	Initial status*	Function
SDIn	I	I (Hi-Z)	SPIA Ch.n data input pin
SDOn	O or Hi-Z	Hi-Z	SPIA Ch.n data output pin
SPICLKn	I or O	I (Hi-Z)	SPIA Ch.n external clock input/output pin
#SPISSn	I	I (Hi-Z)	SPIA Ch.n slave select signal input pin

^{*} Indicates the status when the pin is configured for SPIA.

If the port is shared with the SPIA pin and other functions, the SPIA input/output function must be assigned to the port before activating SPIA. For more information, refer to the "I/O Ports" chapter.

12.2.2 External Connections

SPIA operates in master mode or slave mode. Figures 12.2.2.1 and 12.2.2.2 show connection diagrams between SPIA in each mode and external SPI devices.




Figure 12.2.2.1 Connections between SPIA in Master Mode and External SPI Slave Devices




Figure 12.2.2.2 Connections between SPIA in Slave Mode and External SPI Master Device

12.2.3 Pin Functions in Master Mode and Slave Mode

The pin functions are changed according to the master or slave mode selection. The differences in pin functions between the modes are shown in Table 12.2.3.1.

Table 12.2.3.1 Pin Function Differences between Modes

Pin	Function in master mode	Function in slave mode
SDIn	Always placed	into input state.
SDOn	Always placed into output state.	This pin is placed into output state while a low level is applied to the #SPISSn pin or placed into Hi-Z state while a high level is applied to the #SPISSn pin.
SPICLKn	Outputs the SPI clock to external devices. Output clock polarity and phase can be configured if necessary.	Inputs an external SPI clock. Clock polarity and phase can be designated according to the input clock.
#SPISSn	, ,	Applying a low level to the #SPISSn pin enables SPIA to transmit/receive data. While a high level is applied to this pin, SPIA is not selected as a slave device. Data input to the SDIn pin and the clock input to the SPICLKn pin are ignored. When a high level is applied, the transmit/receive bit count is cleared to 0 and the already received bits are discarded.

12.2.4 Input Pin Pull-Up/Pull-Down Function

The SPIA input pins (SDIn in master mode or SDIn, SPICLKn, and #SPISSn pins in slave mode) have a pull-up or pull-down function as shown in Table 12.2.4.1. This function is enabled by setting the SPInMOD.PUEN bit to 1.

Table 12.2.4.1 Pull-Up or Pull-Down of Input Pins

	•	•
Pin	Master mode	Slave mode
SDIn	Pull-up	Pull-up
SPICLK <i>n</i>	_	SPInMOD.CPOL bit = 1: Pull-up
		SPInMOD.CPOL bit = 0: Pull-down
#SPISSn	_	Pull-up

12.3 Clock Settings

12.3.1 SPIA Operating Clock

Operating clock in master mode

In master mode, the SPIA operating clock is supplied from the 16-bit timer. The following two options are provided for the clock configuration.

Use the 16-bit timer operating clock without dividing

By setting the SPInMOD.NOCLKDIV bit to 1, the operating clock CLK_T16_m, which is configured by selecting a clock source and a division ratio, for the 16-bit timer channel corresponding to the SPIA channel is input to SPIA as CLK_SPIAn. Since this clock is also used as the SPI clock SPICLKn without changing, the CLK_SPIAn frequency becomes the baud rate.

To supply CLK_SPIAn to SPIA, the 16-bit timer clock source must be enabled in the clock generator. Also the T16_mCTL.MODEN bit of the corresponding 16-bit timer channel must be set to 1. It does not matter how the T16_mCTL.PRUN bit is set (1 or 0).

When setting this mode, the timer function of the corresponding 16-bit timer channel may be used for another purpose.

Use the 16-bit timer as a baud rate generator

By setting the SPInMOD.NOCLKDIV bit to 0, SPIA inputs the underflow signal generated by the corresponding 16-bit timer channel and converts it to the SPICLKn. The 16-bit timer must be run with an appropriate reload data set. The SPICLKn frequency (baud rate) and the 16-bit timer reload data are calculated by the equations shown below.

$$fspiclk = \frac{fclk_spia}{2 \times (RLD + 1)} \qquad \qquad RLD = \frac{fclk_spia}{fspiclk \times 2} - 1 \qquad (Eq. 12.1)$$

Where

fSPICLK: SPICLK*n* frequency [Hz] (= baud rate [bps]) fCLK_SPIA: SPIA operating clock frequency [Hz] RLD: 16-bit timer reload data value

For controlling the 16-bit timer, refer to the "16-bit Timers" chapter.

Operating clock in slave mode

SPIA set in slave mode operates with the clock supplied from the external SPI master to the SPICLK*n* pin. The 16-bit timer channel (including the clock source selector and the divider) corresponding to the SPIA channel is not used. Furthermore, the SPI*n*MOD.NOCLKDIV bit setting becomes ineffective.

SPIA keeps operating using the clock supplied from the external SPI master even if all the internal clocks halt during SLEEP mode, so SPIA can receive data and can generate receive buffer full interrupts.

12.3.2 Clock Supply in DEBUG Mode

In master mode, the operating clock supply during DEBUG mode should be controlled using the T16_mCLK.DB-RUN bit.

The CLK_T16_m supply to SPIA Ch.n is suspended when the CPU enters DEBUG mode if the T16_mCLK.DB-RUN bit = 0. After the CPU returns to normal mode, the CLK_T16_m supply resumes. Although SPIA Ch.n stops operating when the CLK_T16_m supply is suspended, the output pins and registers retain the status before DEBUG mode was entered. If the T16_mCLK.DBRUN bit = 1, the CLK_T16_m supply is not suspended and SPIA Ch.n will keep operating in DEBUG mode.

SPIA in slave mode operates with the external SPI master clock input from the SPICLK*n* pin regardless of whether the CPU is placed into DEBUG mode or normal mode.

12.3.3 SPI Clock (SPICLKn) Phase and Polarity

The SPICLK*n* phase and polarity can be configured separately using the SPI*n*MOD.CPHA bit and the SPI*n*MOD. CPOL bit, respectively. Figure 12.3.3.1 shows the clock waveform and data input/output timing in each setting.




Figure 12.3.3.1 SPI Clock Phase and Polarity (SPInMOD.LSBFST bit = 0, SPInMOD.CHLN[3:0] bits = 0x7)

12.4 Data Format

The SPIA data length can be selected from 2 bits to 16 bits by setting the SPInMOD.CHLN[3:0] bits. The input/output permutation is configurable to MSB first or LSB first using the SPInMOD.LSBFST bit. Figure 12.4.1 shows a data format example when the SPInMOD.CHLN[3:0] bits = 0x7, the SPInMOD.CPOL bit = 0 and the SPInMOD. CPHA bit = 0




Figure 12.4.1 Data Format Selection Using the SPInMOD.LSBFST Bit (SPInMOD.CHLN[3:0] bits = 0x7, SPInMOD.CPOL bit = 0, SPInMOD.CPHA bit = 0)

12.5 Operations

12.5.1 Initialization

SPIA Ch.n should be initialized with the procedure shown below.

- 1. <Master mode only> Generate a clock by controlling the 16-bit timer and supply it to SPIA Ch.n.
- 2. Configure the following SPInMOD register bits:
 - SPInMOD.PUEN bit (Enable input pin pull-up/down)
 SPInMOD.NOCLKDIV bit (Select master mode operating clock)
 SPInMOD.LSBFST bit (Select MSB first/LSB first)
 SPInMOD.CPHA bit (Select clock phase)
 - SPInMOD.CPOL bit (Select clock polarity)
 SPInMOD.MST bit (Select master/slave mode)
- 3. Assign the SPIA Ch.n input/output function to the ports. (Refer to the "I/O Ports" chapter.)
- 4. Set the following SPInCTL register bits:
 - Set the SPInCTL.SFTRST bit to 1. (Execute software reset)
 Set the SPInCTL.MODEN bit to 1. (Enable SPIA Ch.n operations)
- 5. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the SPI*n*INTF register. (Clear interrupt flags)
 - Set the interrupt enable bits in the SPInINTE register to 1.* (Enable interrupts)
 - * The initial value of the SPInINTF.TBEIF bit is 1, therefore, an interrupt will occur immediately after the SPInINTE.TBEIE bit is set to 1.

12.5.2 Data Transmission in Master Mode

A data sending procedure and operations in master mode are shown below. Figures 12.5.2.1 and 12.5.2.2 show a timing chart and a flowchart, respectively.

Data sending procedure

- 1. Assert the slave select signal by controlling the general-purpose output port (if necessary).
- 2. Check to see if the SPInINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 3. Write transmit data to the SPInTXD register.

- 4. Wait for an SPIA interrupt when using the interrupt.
- 5. Repeat Steps 2 to 4 (or 2 and 3) until the end of transmit data.
- 6. Negate the slave select signal by controlling the general-purpose output port (if necessary).

Data sending operations

SPIA Ch.n starts data sending operations when transmit data is written to the SPInTXD register.

The transmit data in the SPInTXD register is automatically transferred to the shift register and the SPInINTF. TBEIF bit is set to 1. If the SPInINTE.TBEIE bit = 1 (transmit buffer empty interrupt enabled), a transmit buffer empty interrupt occurs at the same time.

The SPICLK*n* pin outputs clocks of the number of the bits specified by the SPI*n*MOD.CHLN[3:0] bits and the transmit data bits are output in sequence from the SDO*n* pin in sync with these clocks.

Even if the clock is being output from the SPICLKn pin, the next transmit data can be written to the SPInTXD register after making sure the SPInINTF.TBEIF bit is set to 1.

If transmit data has not been written to the SPInTXD register after the last clock is output from the SPIcLKn pin, the clock output halts and the SPInINTF.TENDIF bit is set to 1. At the same time SPIA issues an end-of-transmission interrupt request if the SPInINTE.TENDIE bit = 1.




Figure 12.5.2.1 Example of Data Sending Operations in Master Mode (SPInMOD.CHLN[3:0] bits = 0x7)




Figure 12.5.2.2 Data Transmission Flowchart in Master Mode

12.5.3 Data Reception in Master Mode

A data receiving procedure and operations in master mode are shown below. Figures 12.5.3.1 and 12.5.3.2 show a timing chart and flowcharts, respectively.

Data receiving procedure

- 1. Assert the slave select signal by controlling the general-purpose output port (if necessary).
- 2. Check to see if the SPInINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 3. Write dummy data (or transmit data) to the SPInTXD register.
- 4. Wait for a transmit buffer empty interrupt (SPInINTF.TBEIF bit = 1).
- 5. Write dummy data (or transmit data) to the SPInTXD register.
- 6. Wait for a receive buffer full interrupt (SPInINTF.RBFIF bit = 1).
- 7. Read the received data from the SPInRXD register.
- 8. Repeat Steps 5 to 7 until the end of data reception.
- 9. Negate the slave select signal by controlling the general-purpose output port (if necessary).

Note: To perform continuous data reception without stopping SPICLK*n*, Steps 7 and 5 operations must be completed within the SPICLK*n* cycles equivalent to "Data bit length - 1" after Step 6.

Data receiving operations

SPIA Ch.n starts data receiving operations simultaneously with data sending operations when transmit data (may be dummy data if data transmission is not required) is written to the SPInTXD register.

The SPICLKn pin outputs clocks of the number of the bits specified by the SPInMOD.CHLN[3:0] bits. The transmit data bits are output in sequence from the SDOn pin in sync with these clocks and the receive data bits input from the SDIn pin are shifted into the shift register.

When the last clock is output from the SPICLKn pin and receive data bits are all shifted into the shift register, the received data is transferred to the receive data buffer and the SPInINTF.RBFIF bit is set to 1. At the same time SPIA issues a receive buffer full interrupt request if the SPInINTE.RBFIE bit = 1. After that, the received data in the receive data buffer can be read through the SPInRXD register.

Note: If data of the number of the bits specified by the SPInMOD.CHLN[3:0] bits is received when the SPInINTF.RBFIF bit is set to 1, the SPInRXD register is overwritten with the newly received data and the previously received data is lost. In this case, the SPInINTF.OEIF bit is set.




Figure 12.5.3.1 Example of Data Receiving Operations in Master Mode (SPInMOD.CHLN[3:0] bits = 0x7)




Figure 12.5.3.2 Data Reception Flowcharts in Master Mode

12.5.4 Terminating Data Transfer in Master Mode

A procedure to terminate data transfer in master mode is shown below.

- 1. Wait for an end-of-transmission interrupt (SPInINTF.TENDIF bit = 1).
- 2. Set the SPInCTL.MODEN bit to 0 to disable the SPIA Ch.n operations.
- 3. Stop the 16-bit timer to disable the clock supply to SPIA Ch.n.

12.5.5 Data Transfer in Slave Mode

A data sending/receiving procedure and operations in slave mode are shown below. Figures 12.5.5.1 and 12.5.5.2 show a timing chart and flowcharts, respectively.

Data sending procedure

- 1. Check to see if the SPInINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 2. Write transmit data to the SPInTXD register.
- 3. Wait for a transmit buffer empty interrupt (SPInINTF.TBEIF bit = 1).
- 4. Repeat Steps 2 and 3 until the end of transmit data.

Note: Transmit data must be written to the SPInTXD register after the SPInINTF.TBEIF bit is set to 1 by the time the sending SPInTXD register data written is completed. If no transmit data is written during this period, the data bits input from the SDIn pin are shifted and output from the SDOn pin without being modified.

Data receiving procedure

- 1. Wait for a receive buffer full interrupt (SPInINTF.RBFIF bit = 1).
- 2. Read the received data from the SPInRXD register.
- 3. Repeat Steps 1 and 2 until the end of data reception.

Data transfer operations

The following shows the slave mode operations different from master mode:

- Slave mode operates with the SPI clock supplied from the external SPI master to the SPICLK*n* pin.

 The data transfer rate is determined by the SPICLK*n* frequency. It is not necessary to control the 16-bit timer.
- SPIA can operate as a slave device only when the slave select signal input from the external SPI master to the #SPISSn pin is set to the active (low) level.
 - If #SPISSn = high, the software transfer control, the SPICLKn pin input, and the SDIn pin input are all ineffective. If the #SPISSn signal goes high during data transfer, the transfer bit counter is cleared and data in the shift register is discarded.
- Slave mode starts data transfer when SPICLKn is input from the external SPI master after the #SPISSn signal is asserted. Writing transmit data is not a trigger to start data transfer. Therefore, it is not necessary to write dummy data to the transmit data buffer when performing data reception only.
- Data transmission/reception can be performed even in SLEEP mode, it makes it possible to wake the CPU up using an SPIA interrupt.

Other operations are the same as master mode.

- **Notes:** If data of the number of bits specified by the SPInMOD.CHLN[3:0] bits is received when the SPInINTF.RBFIF bit is set to 1, the SPInRXD register is overwritten with the newly received data and the previously received data is lost. In this case, the SPInINTF.OEIF bit is set.
 - When the clock for the first bit is input from the SPICLKn pin, SPIA starts sending the data currently stored in the shift register even if the SPInINTF.TBEIF bit is set to 1.




Figure 12.5.5.1 Example of Data Transfer Operations in Slave Mode (SPInMOD.CHLN[3:0] bits = 0x7)




Figure 12.5.5.2 Data Transfer Flowcharts in Slave Mode

12.5.6 Terminating Data Transfer in Slave Mode

A procedure to terminate data transfer in slave mode is shown below.

- Wait for an end-of-transmission interrupt (SPInINTF.TENDIF bit = 1). Or determine end of transfer via the received data.
- 2. Set the SPInCTL.MODEN bit to 0 to disable the SPIA Ch.n operations.

12.6 Interrupts

SPIA has a function to generate the interrupts shown in Table 12.6.1.

Table 12.6.1 SPIA Interrupt Function


Interrupt	Interrupt flag	Set condition	Clear condition
End of transmission	SPInINTF.TENDIF	When the SPInINTF.TBEIF bit = 1 after data of	Writing 1
		the specified bit length (defined by the SPInMOD.	
		CHLN[3:0] bits) has been sent	
Receive buffer full	SPInINTF.RBFIF	When data of the specified bit length is received and	Reading the SPIn-
		the received data is transferred from the shift register	RXD register
		to the received data buffer	
Transmit buffer empty	SPInINTF.TBEIF	When transmit data written to the transmit data buf-	Writing to the
		fer is transferred to the shift register	SPInTXD register
Overrun error	SPInINTF.OEIF	When the receive data buffer is full (when the re-	Writing 1
		ceived data has not been read) at the point that re-	
		ceiving data to the shift register has completed	

SPIA provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

The SPInINTF register also contains the BSY bit that indicates the SPIA operating status.

Figure 12.6.1 shows the SPInINTF.BSY and SPInINTF.TENDIF bit set timings.





Slave mode




Figure 12.6.1 SPInINTF.BSY and SPInINTF.TENDIF Bit Set Timings (when SPInMOD.CHLN[3:0] bits = 0x7)

12.7 Control Registers

SPIA Ch.n Mode Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SPInMOD	15–12	_	0x0	_	R	_
	11–8	CHLN[3:0]	0x7	H0	R/W	
	7–6	-	0x0	-	R	
	5	PUEN	0	H0	R/W	
	4	NOCLKDIV	0	H0	R/W	
	3	LSBFST	0	H0	R/W	
	2	CPHA	0	H0	R/W	
	1	CPOL	0	H0	R/W	
	0	MST	0	H0	R/W	

Bits 15-12 Reserved

Bits 11-8 CHLN[3:0]

These bits set the bit length of transfer data.

SPInMOD.CHLN[3:0] bits	Data bit length				
0xf	16 bits				
0xe	15 bits				
0xd	14 bits				
0xc	13 bits				
0xb	12 bits				
0xa	11 bits				
0x9	10 bits				
0x8	9 bits				
0x7	8 bits				
0x6	7 bits				
0x5	6 bits				
0x4	5 bits				
0x3	4 bits				
0x2	3 bits				
0x1	2 bits				
0x0	Setting prohibited				

Bits 7-6 Reserved

Bit 5 PUFN

This bit enables pull-up/down of the input pins.

1 (R/W): Enable pull-up/down 0 (R/W): Disable pull-up/down

For more information, refer to "Input Pin Pull-Up/Pull-Down Function."

Bit 4 NOCLKDIV

This bit selects SPICLK*n* in master mode. This setting is ineffective in slave mode.

1 (R/W): SPICLKn frequency = CLK SPIAn frequency (= 16-bit timer operating clock frequency)

0 (R/W): SPICLK*n* frequency = 16-bit timer output frequency / 2

For more information, refer to "SPIA Operating Clock."

Bit 3 LSBFST

This bit configures the data format (input/output permutation).

1 (R/W): LSB first 0 (R/W): MSB first

Bit 2 CPHA Bit 1 CPOL

These bits set the SPI clock phase and polarity. For more information, refer to "SPI Clock (SPICLKn) Phase and Polarity."

Bit 0 MST

This bit sets the SPIA operating mode (master mode or slave mode).

1 (R/W): Master mode 0 (R/W): Slave mode

Note: The SPInMOD register settings can be altered only when the SPInCTL.MODEN bit = 0.

SPIA Ch.n Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SPInCTL	15–8	_	0x00	_	R	_
	7–2	_	0x00	-	R	
	1	SFTRST	0	H0	R/W	
	0	MODEN	0	H0	R/W	

Bits 15-2 Reserved

Bit 1 SFTRST

This bit issues software reset to SPIA.

1 (W): Issue software reset

0 (W): Ineffective

1 (R): Software reset is executing.

0 (R): Software reset has finished. (During normal operation)

Setting this bit resets the SPIA shift register and transfer bit counter. This bit is automatically cleared after the reset processing has finished.

Bit 0 MODEN

This bit enables the SPIA operations.

1 (R/W): Enable SPIA operations (In master mode, the operating clock is supplied.) 0 (R/W): Disable SPIA operations (In master mode, the operating clock is stopped.)

Note: If the SPInCTL.MODEN bit is altered from 1 to 0 during sending/receiving data, the data being sent/received cannot be guaranteed. When setting the SPInCTL.MODEN bit to 1 again after that, be sure to write 1 to the SPInCTL.SFTRST bit as well.

SPIA Ch.n Transmit Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SPInTXD	15–0	TXD[15:0]	0x0000	H0	R/W	_

Bits 15-0 TXD[15:0]

Data can be written to the transmit data buffer through these bits.

In master mode, writing to these bits starts data transfer.

Transmit data can be written when the SPInINTF.TBEIF bit = 1 regardless of whether data is being output from the SDOn pin or not.

Note that the upper data bits that exceed the data bit length configured by the SPInMOD.CHLN[3:0] bits will not be output from the SDOn pin.

Note: Be sure to avoid writing to the SPI*n*TXD register when the SPI*n*INTF.TBEIF bit = 0. Otherwise, transfer data cannot be guaranteed.

SPIA Ch.n Receive Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SPInRXD	15–0	RXD[15:0]	0x0000	H0	R	_

Bits 15-0 RXD[15:0]

The receive data buffer can be read through these bits. Received data can be read when the SPInINTF. RBFIF bit = 1 regardless of whether data is being input from the SDIn pin or not. Note that the upper bits that exceed the data bit length configured by the SPInMOD.CHLN[3:0] bits become 0.

Note: The SPInRXD.RXD[15:0] bits are cleared to 0x0000 when 1 is written to the SPInCTL.MODEN bit or the SPInCTL.SFTRST bit.

SPIA Ch.n Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SPInINTF	15–8	-	0x00	-	R	_
	7	BSY	0	H0	R	
	6–4	_	0x0	-	R	
	3	OEIF	0	H0/S0	R/W	Cleared by writing 1.
	2	TENDIF	0	H0/S0	R/W	
	1	RBFIF	0	H0/S0	R	Cleared by reading the
						SPInRXD register.
	0	TBEIF	1	H0/S0	R	Cleared by writing to the
						SPInTXD register.

12 SYNCHRONOUS SERIAL INTERFACE (SPIA)

Bits 15-8 Reserved

Bit 7 BSY

This bit indicates the SPIA operating status.

1 (R): Transmit/receive busy (master mode), #SPISSn = Low level (slave mode)

0 (R): Idle

Bits 6-4 Reserved

Bit 3 OEIF Bit 2 TENDIF Bit 1 RBFIF Bit 0 TBEIF

These bits indicate the SPIA interrupt cause occurrence status.

1 (R): Cause of interrupt occurred
0 (R): No cause of interrupt occurred
1 (W): Clear flag (OEIF, TENDIF)

0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

SPInINTF.OEIF bit: Overrun error interrupt
SPInINTF.TENDIF bit: End-of-transmission interrupt
SPInINTF.RBFIF bit: Receive buffer full interrupt
SPInINTF.TBEIF bit: Transmit buffer empty interrupt

SPIA Ch.n Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
SPInINTE	15–8	_	0x00	_	R	_
	7–4	-	0x0	_	R	
	3	OEIE	0	H0	R/W	
	2	TENDIE	0	H0	R/W	
	1	RBFIE	0	H0	R/W	
	0	TBEIE	0	H0	R/W	

Bits 15-4 Reserved

Bit 3 OEIE
Bit 2 TENDIE
Bit 1 RBFIE
Bit 0 TBEIE

These bits enable SPIA interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

SPInINTE.OEIE bit: Overrun error interrupt
SPInINTE.TENDIE bit: End-of-transmission interrupt
SPInINTE.RBFIE bit: Receive buffer full interrupt
SPInINTE.TBEIE bit: Transmit buffer empty interrupt

13 I²C (I2C)

13.1 Overview

The I2C is a subset of the I2C bus interface. The features of the I2C are listed below.

- Functions as an I²C bus master (single master) or a slave device.
- Supports standard mode (up to 100 kbit/s) and fast mode (up to 400 kbit/s).
- Supports 7-bit and 10-bit address modes.
- · Supports clock stretching.
- Includes a baud rate generator for generating the clock in master mode.
- No clock source is required to run the I2C in slave mode, as it can run with the I2C bus signals only.
- Slave mode is capable of being operated in SLEEP mode allowing wake-up by an interrupt when an address
 match is detected.
- · Master mode supports automatic bus clear sending function.
- Can generate receive buffer full, transmit buffer empty, and other interrupts.

Figure 13.1.1 shows the I2C configuration.

Channel configuration in this IC • 1 channel (Ch.0)




Figure 13.1.1 I2C Configuration

13.2 Input/Output Pins and External Connections

13.2.1 List of Input/Output Pins

Table 13.2.1.1 lists the I2C pins.

Table 13.2.1.1 List of I2C Pins

Pin name	I/O*	Initial status*	Function
SDAn	I/O	I	I ² C bus serial data input/output pin
SCLn	I/O	I	I ² C bus clock input/output pin

* Indicates the status when the pin is configured for the I2C.

If the port is shared with the I2C pin and other functions, the I2C input/output function must be assigned to the port before activating the I2C. For more information, refer to the "I/O Ports" chapter.

13.2.2 External Connections

Figure 13.2.2.1 shows a connection diagram between the I2C in this IC and external I2C devices.

The serial data (SDA) and serial clock (SCL) lines must be pulled up with an external resistor.

When the I2C is set into master mode, one or more slave devices that have a unique address may be connected to the I2C bus. When the I2C is set into slave mode, one or more master and slave devices that have a unique address may be connected to the I2C bus.




Figure 13.2.2.1 Connections between I2C and External I2C Devices

Notes: • The SDA and SCL lines must be pulled up to a VDD of this IC or lower voltage. However, if the I2C input/output ports are configured with the over voltage tolerant fail-safe type I/O, these lines can be pulled up to a voltage exceeding the VDD of this IC but within the recommended operating voltage range of this IC.

- The internal pull-up resistors for the I/O ports cannot be used for pulling up SDA and SCL.
- When the I2C is set into master mode, no other master device can be connected to the I2C bus.

13.3 Clock Settings

13.3.1 I2C Operating Clock

Master mode operating clock

When using the I2C Ch.n in master mode, the I2C Ch.n operating clock CLK_I2Cn must be supplied to the I2C Ch.n from the clock generator. The CLK_I2Cn supply should be controlled as in the procedure shown below.

- Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following I2CnCLK register bits:
 - I2CnCLK.CLKSRC[1:0] bits (Clock source selection)
 - I2CnCLK.CLKDIV[1:0] bits (Clock division ratio selection = Clock frequency setting)

When using the I2C in master mode during SLEEP mode, the I2C Ch.n operating clock CLK_I2Cn must be configured so that it will keep supplying by writing 0 to the CLGOSC_xxxxSLPC bit for the CLK_I2Cn clock source.

The I2C operating clock should be selected so that the baud rate generator will be configured easily.

Slave mode operating clock

The I2C set to slave mode uses the SCL supplied from the I²C master as its operating clock. The clock setting by the I2CnCLK register is ineffective.

The I2C keeps operating using the clock supplied from the external I²C master even if all the internal clocks halt during SLEEP mode, so the I2C can receive data and can generate receive buffer full interrupts.

13.3.2 Clock Supply in DEBUG Mode

In master mode, the CLK_I2Cn supply during DEBUG mode should be controlled using the I2CnCLK.DBRUN bit. The CLK_I2Cn supply to the I2C Ch.n is suspended when the CPU enters DEBUG mode if the I2CnCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK_I2Cn supply resumes. Although the I2C Ch.n stops operating when the CLK_I2Cn supply is suspended, the output pin and registers retain the status before DEBUG mode was entered. If the I2CnCLK.DBRUN bit = 1, the CLK_I2Cn supply is not suspended and the I2C Ch.n will keep operating in DEBUG mode.

In slave mode, the I2C Ch.n operates with the external I²C master clock input from the SCLn pin regardless of whether the CPU is placed into DEBUG mode or normal mode.

13.3.3 Baud Rate Generator

The I2C includes a baud rate generator to generate the serial clock SCL used in master mode. The I2C set to slave mode does not use the baud rate generator, as it operates with the serial clock input from the SCLn pin.

Setting data transfer rate (for master mode)

The transfer rate is determined by the I2CnBR.BRT[6:0] bit settings. Use the following equations to calculate the setting values for obtaining the desired transfer rate.

$$bps = \frac{fCLK_12Cn}{(BRT + 3) \times 2}$$
 BRT =
$$\frac{fCLK_12Cn}{bps \times 2} - 3$$
 (Eq. 13.1)

Where

bps: Data transfer rate [bit/s]

fclk_i2Cn: I2C operating clock frequency [Hz]

BRT: I2CnBR.BRT[6:0] bits setting value (1 to 127)

* The equations above do not include SCL rising/falling time and delay time by clock stretching (see Figure 13.3.3.1).

Note: The I²C bus transfer rate is limited to 100 kbit/s in standard mode or 400 kbit/s in fast mode. Do not set a transfer rate exceeding the limit.

Baud rate generator clock output and operations for supporting clock stretching

Figure 13.3.3.1 shows the clock generated by the baud rate generator and the clock waveform on the I²C bus.




Figure 13.3.3.1 Baud Rate Generator Output Clock and SCLn Output Waveform

The baud rate generator output clock SCLO is compared with the SCLn pin status and the results are returned to the baud rate generator. If a mismatch has occurred between SCLO and SCLn pin levels, the baud rate generator suspends counting. This extends the clock to control data transfer during the SCL signal rising/falling period and clock stretching period in which SCL is fixed at low by a slave device.

13.4 Operations

13.4.1 Initialization

The I2C Ch.n should be initialized with the procedure shown below.

When using the I2C in master mode

- 1. Configure the operating clock and the baud rate generator using the I2CnCLK and I2CnBR registers.
- 2. Assign the I2C Ch.n input/output function to the ports. (Refer to the "I/O Ports" chapter.)
- 3. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the I2CnINTF register. (Clear interrupt flags)
 - Set the interrupt enable bits in the I2CnINTE register to 1. (Enable interrupts)
- 4. Set the following I2CnCTL register bits:
 - Set the I2CnCTL.MST bit to 1. (Set master mode)
 Set the I2CnCTL.SFTRST bit to 1. (Execute software reset)
 Set the I2CnCTL.MODEN bit to 1. (Enable I2C Ch.n operations)

When using the I2C in slave mode

- 1. Set the following I2CnMOD register bits:
 - I2CnMOD.OADR10 bit (Set 10/7-bit address mode)
 - I2CnMOD.GCEN bit (Enable response to general call address)
- 2. Set its own address to the I2CnOADR.OADR[9:0] (or OADR[6:0]) bits.
- 3. Assign the I2C Ch.n input/output function to the ports. (Refer to the "I/O Ports" chapter.)
- 4. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the I2CnINTF register. (Clear interrupt flags)
 - Set the interrupt enable bits in the I2CnINTE register to 1. (Enable interrupts)
- 5. Set the following I2CnCTL register bits:
 - Set the I2CnCTL.MST bit to 0. (Set slave mode)
 Set the I2CnCTL.SFTRST bit to 1. (Execute software reset)
 Set the I2CnCTL.MODEN bit to 1. (Enable I2C Ch.n operations)

13.4.2 Data Transmission in Master Mode

A data sending procedure in master mode and the I2C Ch.n operations are shown below. Figures 13.4.2.1 and 13.4.2.2 show an operation example and a flowchart, respectively.

Data sending procedure

- 1. Issue a START condition by setting the I2CnCTL.TXSTART bit to 1.
- 2. Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1) or a START condition interrupt (I2C-nINTF.STARTIF bit = 1).
 - Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred.
- 3. Write the 7-bit slave address to the I2CnTXD.TXD[7:1] bits and 0 that represents WRITE as the data transfer direction to the I2CnTXD.TXD0 bit.
- 4. Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1) generated when an ACK is received or a NACK reception interrupt (I2CnINTF.NACKIF bit = 1) generated when a NACK is received.
 - i. Go to Step 5 if transmit data remains when a transmit buffer empty interrupt has occurred.
 - Go to Step 7 or 1 after clearing the I2CnINTF.NACKIF bit when a NACK reception interrupt has occurred.
- 5. Write transmit data to the I2CnTXD register.
- 6. Repeat Steps 4 and 5 until the end of transmit data.
- 7. Issue a STOP condition by setting the I2CnCTL.TXSTOP bit to 1.
- 8. Wait for a STOP condition interrupt (I2CnINTF.STOPIF bit = 1). Clear the I2CnINTF.STOPIF bit by writing 1 after the interrupt has occurred.

Data sending operations

Generating a START condition

The I2C Ch.n starts generating a START condition when the I2CnCTL.TXSTART bit is set to 1. When the generating operation has completed, the I2C Ch.n clears the I2CnCTL.TXSTART bit to 0 and sets both the I2CnINTE.STARTIF and I2CnINTE.TBEIF bits to 1.

Sending slave address and data

If the I2CnINTF.TBEIF bit = 1, a slave address or data can be written to the I2CnTXD register. The I2C Ch.n pulls down SCL to low and enters standby state until data is written to the I2CnTXD register. The writing operation triggers the I2C Ch.n to send the data to the shift register automatically and to output eight clock pulses and data bits to the I2C bus.

When the slave device returns an ACK as the response, the I2CnINTF.TBEIF bit is set to 1. After this interrupt occurs, the subsequent data may be sent or a STOP/repeated START condition may be issued to terminate transmission. If the slave device returns NACK, the I2CnINTF.NACKIF bit is set to 1 without setting the I2CnINTF.TBEIF bit.

Generating a STOP/repeated START condition

After the I2CnINTF.TBEIF bit is set to 1 (transmit buffer empty) or the I2CnINTF.NACKIF bit is set to 1 (NACK received), setting the I2CnCTL.TXSTOP bit to 1 generates a STOP condition. When the bus free time (tbuf defined in the I²C Specifications) has elapsed after the STOP condition has been generated, the I2CnCTL.TXSTOP bit is cleared to 0 and the I2CnINTF.STOPIF bit is set to 1.

When setting the I2CnCTL.TXSTART bit to 1 while the I2CnINTF.TBEIF bit = 1 (transmit buffer empty) or the I2CnINTF.NACKIF bit = 1 (NACK received), the I2C Ch.n generates a repeated START condition. When the repeated START condition has been generated, the I2CnINTF.STARTIF and I2CnINTF.TBEIF bits are both set to 1 same as when a START condition has been generated.




Figure 13.4.2.1 Example of Data Sending Operations in Master Mode




Figure 13.4.2.2 Master Mode Data Transmission Flowchart

13.4.3 Data Reception in Master Mode

A data receiving procedure in master mode and the I2C Ch.n operations are shown below. Figures 13.4.3.1 and 13.4.3.2 show an operation example and a flowchart, respectively.

Data receiving procedure

- 1. When receiving one-byte data, write 1 to the I2CnCTL.TXNACK bit.
- 2. Issue a START condition by setting the I2CnCTL.TXSTART bit to 1.
- Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1) or a START condition interrupt (I2CnINTF.STARTIF bit = 1).
 - Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred.
- 4. Write the 7-bit slave address to the I2CnTXD.TXD[7:1] bits and 1 that represents READ as the data transfer direction to the I2CnTXD.TXD0 bit.
- Wait for a receive buffer full interrupt (I2CnINTF.RBFIF bit = 1) generated when a one-byte reception has completed or a NACK reception interrupt (I2CnINTF.NACKIF bit = 1) generated when a NACK is received.
 - i. Go to Step 6 when a receive buffer full interrupt has occurred.
 - ii. Clear the I2CnINTF.NACKIF bit and issue a STOP condition by setting the I2CnCTL.TXSTOP bit to 1 when a NACK reception interrupt has occurred. Then go to Step 9 or Step 2 if making a retry.
- 6. Perform one of the operations below when the last or next-to-last data is received.
 - i. When the next-to-last data is received, write 1 to the I2CnCTL.TXNACK bit to send a NACK after the last data is received, and then go to Step 7.
 - ii. When the last data is received, read the received data from the I2CnRXD register and set the I2CnCTL. TXSTOP to 1 to generate a STOP condition. Then go to Step 9.
- 7. Read the received data from the I2CnRXD register.
- 8. Repeat Steps 5 to 7 until the end of data reception.
- 9. Wait for a STOP condition interrupt (I2CnINTF.STOPIF bit = 1). Clear the I2CnINTF.STOPIF bit by writing 1 after the interrupt has occurred.

Data receiving operations

Generating a START condition

It is the same as the data transmission in master mode.

Sending slave address

It is the same as the data transmission in master mode. Note, however, that the I2CnTXD.TXD0 bit must be set to 1 that represents READ as the data transfer direction to issue a request to the slave to send data.

Receiving data

After the slave address has been sent, the slave device sends an ACK and the first data. The I2C Ch.n sets the I2CnINTF.RBFIF bit to 1 after the data reception has completed. Furthermore, the I2C Ch.n returns an ACK. To return a NACK, such as for a response after the last data has been received, write 1 to the I2CnCTL.TXNACK bit before the I2CnINTF.RBFIF bit is set to 1.

The received data can be read out from the I2CnRXD register after a receive buffer full interrupt has occurred. The I2C Ch.n pulls down SCL to low and enters standby state until data is read out from the I2CnRXD register.

This reading triggers the I2C Ch.n to start subsequent data reception.

Generating a STOP or repeated START condition

It is the same as the data transmission in master mode.




Figure 13.4.3.1 Example of Data Receiving Operations in Master Mode




Figure 13.4.3.2 Master Mode Data Reception Flowchart

13.4.4 10-bit Addressing in Master Mode

A 10-bit address consists of the first address that contains two high-order bits and the second address that contains eight low-order bits.

7-bit address D7 D₆ D5 D4 D3 D2 D1 D0 A6 A4 \ A3 \ A2 \ A1 A0 (R/W) A5 X 0: WRITE (Master → Slave) Slave address 1: READ (Slave → Master) 10-bit address D7 D₆ D5 Π4 D3 D2 D₁ DO First address 0 A9 A8 KR/W 1 Two high-order slave address bits D2 D7 D6 D5 D4 D3 D1 Second address (Α7 A6 \ A5 \ A4 \ A3 \ A2 \ A1 \ A0

Eight low-order slave address bits
Figure 13.4.4.1 10-bit Address Configuration

The following shows a procedure to start data transfer in 10-bit address mode when the I2C Ch.n is placed into master mode (see the 7-bit mode descriptions above for control procedures when a NACK is received or sending/receiving data). Figure 13.4.4.2 shows an operation example.

Starting data transmission in 10-bit address mode


- 1. Issue a START condition by setting the I2CnCTL.TXSTART bit to 1.
- Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1) or a START condition interrupt (I2CnINTF.STARTIF bit = 1).
 - Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred.
- 3. Write the first address to the I2CnTXD.TXD[7:1] bits and 0 that represents WRITE as the data transfer direction to the I2CnTXD.TXD0 bit.
- 4. Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1).
- 5. Write the second address to the I2CnTXD.TXD[7:0] bits.
- 6. Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1).
- 7. Perform data transmission.

Starting data reception in 10-bit address mode

1 to 6. These steps are the same as the data transmission starting procedure described above.

- 7. Issue a repeated START condition by setting the I2CnCTL.TXSTART bit to 1.
- 8. Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1) or a START condition interrupt (I2C-nINTF.STARTIF bit = 1).
 - Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred.
- Write the first address to the I2CnTXD.TXD[7:1] bits and 1 that represents READ as the data transfer direction to the I2CnTXD.TXD0 bit.
- 10. Perform data reception.

At start of data transmission



At start of data reception




Figure 13.4.4.2 Example of Data Transfer Starting Operations in 10-bit Address Mode (Master Mode)

13.4.5 Data Transmission in Slave Mode

A data sending procedure in slave mode and the I2C Ch.n operations are shown below. Figures 13.4.5.1 and 13.4.5.2 show an operation example and a flowchart, respectively.

Data sending procedure

- 1. Wait for a START condition interrupt (I2CnINTF.STARTIF bit = 1). Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred.
- 2. Check to see if the I2CnINTF.TR bit = 1 (transmission mode). (Start a data receiving procedure if the I2CnINTF.TR bit = 0.)
- 3. Write transmit data to the I2CnTXD register.
- 4. Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1), a NACK reception interrupt (I2C-nINTF.NACKIF bit = 1), or a STOP condition interrupt (I2CnINTF.STOPIF bit = 1).
 - i. Go to Step 3 when a transmit buffer empty interrupt has occurred.
 - ii. Go to Step 5 after clearing the I2CnINTF.NACKIF bit when a NACK reception interrupt has occurred.
 - iii. Go to Step 6 when a STOP condition interrupt has occurred.
- 5. Wait for a STOP condition interrupt (I2CnINTF.STOPIF bit = 1) or a START condition interrupt (I2CnINTF. STARTIF bit = 1).
 - i. Go to Step 6 when a STOP condition interrupt has occurred.
 - ii. Go to Step 2 when a START condition interrupt has occurred.
- 6. Clear the I2CnINTF.STOPIF bit and then terminate data sending operations.

Data sending operations

START condition detection and slave address check

While the I2CnCTL.MODEN bit = 1 and the I2CnCTL.MST bit = 0 (slave mode), the I2C Ch.n monitors the I²C bus. When the I2C Ch.n detects a START condition, it starts receiving of the slave address sent from the master. If the received address is matched with the own address set to the I2CnOADR.OADR[6:0] bits (when the I2CnMOD.OADR10 bit = 0 (7-bit address mode)) or the I2CnOADR.OADR[9:0] bits (when the I2CnMOD.OADR10 bit = 1 (10-bit address mode)), the I2CnINTF.STARTIF bit and the I2CnINTF.BSY bit are both set to 1. The I2C Ch.n sets the I2CnINTF.TR bit to the R/W bit value in the received address. If this value is 1, the I2C Ch.n sets the I2CnINTF.TBEIF bit to 1 and starts data sending operations.

Sending the first data byte

After the valid slave address has been received, the I2C Ch.n pulls down SCL to low and enters standby state until data is written to the I2CnTXD register. This puts the I²C bus into clock stretching state and the external master into standby state. When transmit data is written to the I2CnTXD register, the I2C Ch.n clears the I2CnINTF.TBEIF bit and sends an ACK to the master. The transmit data written in the I2CnTXD register is automatically transferred to the shift register and the I2CnINTF.TBEIF bit is set to 1. The data bits in the shift register are output in sequence to the I²C bus.

Sending subsequent data

If the I2CnINTF.TBEIF bit = 1, subsequent transmit data can be written during data transmission. If the I2CnINTF.TBEIF bit is still set to 1 when the data transmission from the shift register has completed, the I2C Chn pulls down SCL to low (sets the I2C bus into clock stretching state) until transmit data is written to the I2CnTXD register.

If the next transmit data already exists in the I2CnTXD register or data has been written after the above, the I2C Ch.n sends the subsequent eight-bit data when an ACK from the external master is received. At the same time, the I2CnINTF.BYTEENDIF bit is set to 1. If a NACK is received, the I2CnINTF.NACKIF bit is set to 1 without sending data.

STOP/repeated START condition detection

While the I2CnCTL.MST bit = 0 (slave mode) and the I2CnINTF.BSY = 1, the I2C Ch.n monitors the I 2 C bus. When the I2C Ch.n detects a STOP condition, it terminates data sending operations. At this time, the I2CnINTF.BSY bit is cleared to 0 and the I2CnINTF.STOPIF bit is set to 1. Also when the I2C Ch.n detects a repeated START condition, it terminates data sending operations. In this case, the I2CnINTF.STARTIF bit is set to 1.




Figure 13.4.5.1 Example of Data Sending Operations in Slave Mode




Figure 13.4.5.2 Slave Mode Data Transmission Flowchart

13.4.6 Data Reception in Slave Mode

A data receiving procedure in slave mode and the I2C Ch.n operations are shown below. Figures 13.4.6.1 and 13.4.6.2 show an operation example and a flowchart, respectively.

Data receiving procedure

- 1. When receiving one-byte data, write 1 to the I2CnCTL.TXNACK bit.
- 2. Wait for a START condition interrupt (I2CnINTF.STARTIF bit = 1).
- 3. Check to see if the I2CnINTF.TR bit = 0 (reception mode). (Start a data sending procedure if I2CnINTF.TR bit = 1.)
- 4. Clear the I2CnINTF.STARTIF bit by writing 1.
- 5. Wait for a receive buffer full interrupt (I2CnINTF.RBFIF bit = 1) generated when a one-byte reception has completed or an end of transfer interrupt (I2CnINTF.BYTEENDIF bit = 1).

 Clear the I2CnINTF.BYTEENDIF bit by writing 1 after the interrupt has occurred.
- If the next receive data is the last one, write 1 to the I2CnCTL.TXNACK bit to send a NACK after it is received.
- 7. Read the received data from the I2CnRXD register.
- 8. Repeat Steps 5 to 7 until the end of data reception.
- 9. Wait for a STOP condition interrupt (I2CnINTF.STOPIF bit = 1) or a START condition interrupt (I2CnINTF. STARTIF bit = 1).
 - i. Go to Step 10 when a STOP condition interrupt has occurred.
 - ii. Go to Step 3 when a START condition interrupt has occurred.
- 10. Clear the I2CnINTF.STOPIF bit and then terminate data receiving operations.

Data receiving operations

START condition detection and slave address check

It is the same as the data transmission in slave mode.

However, the I2CnINTF.TR bit is cleared to 0 and the I2CnINTF.TBEIF bit is not set.

If the I2CnMOD.GCEN bit is set to 1 (general call address response enabled), the I2C Ch.n starts data receiving operations when the general call address is received.

Slave mode can be operated even in SLEEP mode, it makes it possible to wake the CPU up using an interrupt when an address match is detected.

Receiving the first data byte

After the valid slave address has been received, the I2C Ch.n sends an ACK and pulls down SCL to low until 1 is written to the I2CnINTF.STARTIF bit. This puts the I²C bus into clock stretching state and the external master into standby state. When 1 is written to the I2CnINTF.STARTIF bit, the I2C Ch.n releases SCL and receives data sent from the external master into the shift register. After eight-bit data has been received, the I2C Ch.n sends an ACK and pulls down SCL to low. The received data in the shift register is transferred to the receive data buffer and the I2CnINTF.RBFIF and I2CnINTF.BYTEENDIF bits are both set to 1. After that, the received data can be read out from the I2CnRXD register.

Receiving subsequent data

When the received data is read out from the I2CnRXD register after the I2CnINTF.RBFIF bit has been set to 1, the I2C Ch.n clears the I2CnINTF.RBFIF bit to 0, releases SCL, and receives subsequent data sent from the external master. After eight-bit data has been received, the I2C Ch.n sends an ACK and pulls down SCL to low. The received data in the shift register is transferred to the receive data buffer and the I2CnINTF.RBFIF and I2CnINTF.BYTEENDIF bits are both set to 1.

To return a NACK after eight-bit data is received, such as when terminating data reception, write 1 to the I2CnCTL.TXNACK bit before the data reception is completed. The I2CnCTL.TXNACK bit is automatically cleared to 0 after a NACK has been sent.

STOP/repeated START condition detection

It is the same as the data transmission in slave mode.




Figure 13.4.6.1 Example of Data Receiving Operations in Slave Mode




Figure 13.4.6.2 Slave Mode Data Reception Flowchart

13.4.7 Slave Operations in 10-bit Address Mode

The I2C Ch.n functions as a slave device in 10-bit address mode when the I2CnCTL.MST bit = 0 and the I2CnMOD.OADR10 bit = 1.

The following shows the address receiving operations in 10-bit address mode. Figure 13.4.7.1 shows an operation example. See Figure 13.4.4.1 for the 10-bit address configuration.

10-bit address receiving operations

After a START condition is issued, the master sends the first address that includes the two high-order slave address bits and the R/W bit (= 0). If the received two high-order slave address bits are matched with the I2CnO-ADR.OADR[9:8] bits, the I2C Ch.n returns an ACK. At this time, other slaves may returns an ACK as the two high-order bits may be matched.

Then the master sends the eight low-order slave address bits as the second address. If this address is matched with the I2CnOADR.OADR[7:0] bits, the I2C Ch.n returns an ACK and starts data receiving operations.

If the master issues a request to the slave to send data (data reception in the master), the master generates a repeated START condition and sends the first address with the R/W bit set to 1. This reception switches the I2C Ch.n to data sending mode.




Figure 13.4.7.1 Example of Data Transfer Starting Operations in 10-bit Address Mode (Slave Mode)

13.4.8 Automatic Bus Clearing Operation

The I2C Ch.n set into master mode checks the SDA state immediately before generating a START condition. If SDA is set to a low level at this time, the I2C Ch.n automatically executes bus clearing operations that output up to ten clocks from the SCLn pin with SDA left free state.

When SDA goes high from low within nine clocks, the I2C Ch.n issues a START condition and starts normal operations. If SDA does not change from low when the I2C Ch.n outputs the ninth clock, it is regarded as an automatic bus clearing failure. In this case, the I2C Ch.n clears the I2CnCTL.TXSTART bit to 0 and sets both the I2CnINTF.ERRIF and I2CnINTF.STARTIF bits to 1.




Figure 13.4.8.1 Automatic Bus Clearing Operation

13.4.9 Frror Detection

The I2C includes a hardware error detection function.

Furthermore, the I2CnINTF.SDALOW and I2CnINTF.SCLLOW bits are provided to allow software to check whether the SDA and SCL lines are fixed at low. If unintended low level is detected on SDA or SCL, a software recovery processing, such as I2C Ch.n software reset, can be performed.

The table below lists the hardware error detection conditions and the notification method.

I²C bus line monitored and No. Error detecting period/timing Notification method error condition I2CnINTF.ERRIF = 1 While the I2C Ch.n controls SDA to high for sending address, SDA = lowdata, or a NACK <Master mode only> When 1 is written to the I2CnCTL.TX-SCL = low 12CnINTF.ERRIF = 1I2CnCTL.TXSTART = 0 START bit while the I2CnINTF.BSY bit = 0 I2CnINTF.STARTIF = 1 <Master mode only> When 1 is written to the I2CnCTL.TXS-SCL = low12CnINTF.ERRIF = 1TOP bit while the I2CnINTF.BSY bit = 0 I2CnCTL.TXSTOP = 0I2CnINTF.STOPIF = 1 <Master mode only> When 1 is written to the I2CnCTL.TX-SDA I2CnINTF.ERRIF = 1START bit while the I2CnINTF.BSY bit = 0 (Refer to "Automatic | Automatic bus clearing I2CnCTL.TXSTART = 0Bus Clearing Operation.") failure 12CnINTF.STARTIF = 1

Table 13.4.9.1 Hardware Error Detection Function

13.5 Interrupts

The I2C has a function to generate the interrupts shown in Table 13.5.1.


Table 13.5.1 I2C Interrupt Function

Interrupt	Interrupt flag	Set condition	Clear condition
End of data	I2CnINTF.BYTEENDIF	When eight-bit data transfer and the following ACK/	Writing 1,
transfer		NACK transfer are completed	software reset
General call	I2CnINTF.GCIF	Slave mode only: When the general call address is	Writing 1,
address reception		received	software reset
NACK reception	I2CnINTF.NACKIF	When a NACK is received	Writing 1,
			software reset
STOP condition	12CnINTF. STOPIF	Master mode: When a STOP condition is gener-	Writing 1,
		ated and the bus free time (tBUF) between STOP and	software reset
		START conditions has elapsed	
		Slave mode: When a STOP condition is detected	
		while the I2C Ch.n is selected as the slave currently	
		accessed	
START condition	I2CnINTF. STARTIF	Master mode: When a START condition is issued	Writing 1,
		Ola a manda Wilana an addusa a madab ia dalah da	software reset
		Slave mode: When an address match is detected	
	IOO INTE EDDIE	(including general call)	147.11
Error detection	I2CnINTF. ERRIF	Refer to "Error Detection."	Writing 1,
D : 1 ((()	IOO INITE DOGIE	140	software reset
Receive buffer full	12CnINTF. RBFIF	When received data is loaded to the receive data	· ·
		buffer	data (to empty the
			receive data buffer), software reset
Tueses it les effect	IOC-INTE TOEIE	Mantagara da Mhan a CTART agaditian is issued ag	
Transmit buffer	I2CnINTF. TBEIF	Master mode: When a START condition is issued or	vvriting transmit data
empty		when an ACK is received from the slave	
		Slave mode: When transmit data written to the	
		transmit data buffer is transferred to the shift regis-	
		ter or when an address match is detected with R/W	
		bit set to 1	


The I2C provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

(1) START condition interrupt


Master mode




Slave mode



(2) STOP condition interrupt Master mode



Slave mode



(fclk_l2Cn: I2C operating clock frequency [Hz], BRT: I2CnBR.BRT[6:0] bits setting value (1 to 127)) Figure 13.5.1 START/STOP Condition Interrupt Timings

13.6 Control Registers

I2C Ch.n Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks		
I2CnCLK	15–9	-	0x00	_	R	_		
	8	DBRUN	0	H0	R/W			
	7–6	-	0x0	-	R			
	5–4	CLKDIV[1:0]	0x0	H0	R/W			
	3–2	_	0x0	-	R			
	1-0	CLKSRC[1:0]	0x0	H0	R/W			

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the I2C operating clock is supplied in DEBUG mode or not.

1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode

Bits 7-6 Reserved

Bits 5-4 CLKDIV[1:0]

These bits select the division ratio of the I2C operating clock.

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of the I2C.

Table 13.6.1 Clock Source and Division Ratio Settings

I2CnCLK.		I2CnCLK.CLK	I2CnCLK.CLKSRC[1:0] bits				
CLKDIV[1:0] bits	0x0	0x1	0x2	0x3			
CENDIV[1:0] bits	IOSC	OSC1	OSC3	EXOSC			
0x3	1/8	1/1	1/8	1/1			
0x2	1/4		1/4				
0x1	1/2		1/2				
0x0	1/1		1/1				

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

Note: The I2CnCLK register settings can be altered only when the I2CnCTL.MODEN bit = 0.

I2C Ch.n Mode Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnMOD	15–8	_	0x00	_	R	_
	7–3	_	0x00	_	R	
	2	OADR10	0	H0	R/W	
	1	GCEN	0	H0	R/W	
	0	_	0	_	R	

Bits 15-3 Reserved

Bit 2 OADR10

This bit sets the number of own address bits for slave mode.

1 (R/W): 10-bit address 0 (R/W): 7-bit address

Bit 1 GCEN

This bit sets whether to respond to master general calls in slave mode or not.

1 (R/W): Respond to general calls.

0 (R/W): Do not respond to general calls.

Bit 0 Reserved

Note: The 12CnMOD register settings can be altered only when the 12CnCTL.MODEN bit = 0.

I2C Ch.n Baud-Rate Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnBR	15–8	_	0x00	_	R	_
	7	-	0	-	R	
	6–0	BRT[6:0]	0x7f	H0	R/W	

Bits 15-7 Reserved

Bits 6-0 BRT[6:0]

These bits set the I2C Ch.n transfer rate for master mode. For more information, refer to "Baud Rate Generator."

Notes: • The I2CnBR register settings can be altered only when the I2CnCTL.MODEN bit = 0.

• Be sure to avoid setting the I2CnBR register to 0.

I2C Ch.n Own Address Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnOADR	15–10	_	0x00	_	R	_
	9–0	OADR[9:0]	0x000	H0	R/W	

Bits 15-10 Reserved

Bits 9-0 OADR[9:0]

These bits set the own address for slave mode.

The I2CnOADR.OADR[9:0] bits are effective in 10-bit address mode (I2CnMOD.OADR10 bit = 1), or the I2CnOADR.OADR[6:0] bits are effective in 7-bit address mode (I2CnMOD.OADR10 bit = 0).

Note: The 12CnOADR register settings can be altered only when the 12CnCTL.MODEN bit = 0.

I2C Ch.n Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnCTL	15–8	-	0x00	_	R	_
	7–6	_	0x0	-	R	
	5	MST	0	H0	R/W	
	4	TXNACK	0	H0/S0	R/W	
	3	TXSTOP	0	H0/S0	R/W	
	2	TXSTART	0	H0/S0	R/W	
	1	SFTRST	0	H0	R/W	
	0	MODEN	0	H0	R/W	

Bits 15-6 Reserved

Bit 5 MST

This bit selects the I2C Ch.n operating mode.

1 (R/W): Master mode 0 (R/W): Slave mode

Bit 4 TXNACK

This bit issues a request for sending a NACK at the next responding.

1 (W): Issue a NACK. 0 (W): Ineffective

1 (R): On standby or during sending a NACK

0 (R): NACK has been sent.

This bit is automatically cleared after a NACK has been sent.

Bit 3 TXSTOP

This bit issues a STOP condition in master mode. This bit is ineffective in slave mode.

1 (W): Issue a STOP condition.

0 (W): Ineffective

1 (R): On standby or during generating a STOP condition

0 (R): STOP condition has been generated.

This bit is automatically cleared when the bus free time (tBUF defined in the I²C Specifications) has elapsed after the STOP condition has been generated.

Bit 2 TXSTART

This bit issues a START condition in master mode. This bit is ineffective in slave mode.

1 (W): Issue a START condition.

0 (W): Ineffective

1 (R): On standby or during generating a START condition

0 (R): START condition has been generated.

This bit is automatically cleared when a START condition has been generated.

Bit 1 SFTRST

This bit issues software reset to the I2C.

1 (W): Issue software reset

0 (W): Ineffective

1 (R): Software reset is executing.

0 (R): Software reset has finished. (During normal operation)

Setting this bit resets the I2C transmit/receive control circuit and interrupt flags. This bit is automatically cleared after the reset processing has finished.

Bit 0 MODEN

This bit enables the I2C operations.

1 (R/W): Enable I2C operations (The operating clock is supplied.) 0 (R/W): Disable I2C operations (The operating clock is stopped.)

Note: If the I2CnCTL.MODEN bit is altered from 1 to 0 during sending/receiving data, the data being sent/received cannot be guaranteed. When setting the I2CnCTL.MODEN bit to 1 again after that, be sure to write 1 to the I2CnCTL.SFTRST bit as well.

I2C Ch.n Transmit Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnTXD	15–8	_	0x00	_	R	_
	7–0	TXD[7:0]	0x00	H0	R/W	

Bits 15-8 Reserved

Bits 7-0 TXD[7:0]

Data can be written to the transmit data buffer through these bits. Make sure the I2CnINTF.TBEIF bit is set to 1 before writing data.

Note: Be sure to avoid writing to the I2CnTXD register when the I2CnINTF.TBEIF bit = 0, otherwise transmit data cannot be guaranteed.

I2C Ch.n Receive Data Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnRXD	15–8	_	0x00	_	R	_
	7–0	RXD[7:0]	0x00	H0	R	

Bits 15-8 Reserved

Bits 7-0 RXD[7:0]

The receive data buffer can be read through these bits.

I2C Ch.n Status and Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnINTF	15–13	_	0x0	_	R	_
	12	SDALOW	0	H0	R	
	11	SCLLOW	0	H0	R	
	10	BSY	0	H0/S0	R	
	9	TR	0	H0	R	
	8	-	0	-	R	
	7	BYTEENDIF	0	H0/S0	R/W	Cleared by writing 1.
	6	GCIF	0	H0/S0	R/W	
	5	NACKIF	0	H0/S0	R/W	
	4	STOPIF	0	H0/S0	R/W	
	3	STARTIF	0	H0/S0	R/W	
	2	ERRIF	0	H0/S0	R/W	
	1	RBFIF	0	H0/S0	R	Cleared by reading the I2CnRXD reg-
						ister.
	0	TBEIF	0	H0/S0	R	Cleared by writing to the I2CnTXD
						register.

Bits 15-13 Reserved

Bit 12 SDALOW

This bit indicates that SDA is set to low level.

1 (R): SDA = Low level 0 (R): SDA = High level

Bit 11 SCLLOW

This bit indicates that SCL is set to low level.

1 (R): SCL = Low level0 (R): SCL = High level

Bit 10 BSY

This bit indicates that the I²C bus is placed into busy status.

1 (R): I²C bus busy 0 (R): I²C bus free

Bit 9 TR

This bit indicates whether the I2C is set in transmission mode or not.

1 (R): Transmission mode 0 (R): Reception mode

Bit 8 Reserved

Bit 7 BYTEENDIF

Bit 6 GCIF

Bit 5 NACKIF

Bit 4 STOPIF

Bit 3 STARTIF

Bit 2 ERRIF

Bit 1 RBFIF

Bit 0 TBEIF

These bits indicate the I2C interrupt cause occurrence status.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

I2CnINTF.BYTEENDIF bit: End of transfer interrupt

I2CnINTF.GCIF bit: General call address reception interrupt

I2CnINTF.NACKIF bit:NACK reception interruptI2CnINTF.STOPIF bit:STOP condition interruptI2CnINTF.STARTIF bit:START condition interruptI2CnINTF.ERRIF bit:Error detection interruptI2CnINTF.RBFIF bit:Receive buffer full interruptI2CnINTF.TBEIF bit:Transmit buffer empty interrupt

I2C Ch.n Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
I2CnINTE	15–8	_	0x00	-	R	_
	7	BYTEENDIE	0	H0	R/W	
	6	GCIE	0	H0	R/W	
	5	NACKIE	0	H0	R/W	
	4	STOPIE	0	H0	R/W	
	3	STARTIE	0	H0	R/W	
	2	ERRIE	0	H0	R/W	
	1	RBFIE	0	H0	R/W	
	0	TBEIE	0	H0	R/W	

Bits 15-8 Reserved

13 I2C (I2C)

Bit 7 **BYTEENDIE** Bit 6 **GCIE** Bit 5 **NACKIE STOPIE** Bit 4 Bit 3 **STARTIE** Bit 2 **ERRIE** Bit 1 **RBFIE** Bit 0 **TBEIE**

These bits enable I2C interrupts. 1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

I2CnINTE.BYTEENDIE bit: End of transfer interrupt

I2CnINTE.GCIE bit: General call address reception interrupt

 I2CnINTE.NACKIE bit:
 NACK reception interrupt

 I2CnINTE.STOPIE bit:
 STOP condition interrupt

 I2CnINTE.STARTIE bit:
 START condition interrupt

 I2CnINTE.ERRIE bit:
 Error detection interrupt

 I2CnINTE.RBFIE bit:
 Receive buffer full interrupt

 I2CnINTE.TBEIE bit:
 Transmit buffer empty interrupt

14 LCD Driver (LCD8A)

14.1 Overview

LCD8A is an LCD driver to drive an LCD panel. The features of the LCD8A are listed below.

- The frame frequency is configurable into 16 steps.
- Provides all on, all off, and inverse display functions as well as normal display.
- The segment and common pin assignments can be inverted.
- Provides a partial common output drive function.
- Provides an n-segment-line inverse AC drive function.
- The LCD contrast is adjustable into 16 steps.
- Provides the frame signal monitoring output pin.
- Can generate interrupts every frame.

Figure 14.1.1 shows the LCD8A configuration.

Configuration in this IC

• Number of segments supported: Max. 224 segments (28 segments × 8 commons)

• SEG/COM outputs: $28SEG \times 8/7/6/5COM \text{ or } 32SEG \times 4/3/2/1COM$

Drive bias: 1/3 bias Embedded display data RAM: 32 bytes




Figure 14.1.1 LCD8A Configuration

14.2 Output Pins and External Connections

14.2.1 List of Output Pins

Table 14.2.1.1 lists the LCD8A pins.

Table 14.2.1.1 List of LCD8A Pins

Pin name	I/O*	Initial status*	Function
SEG31-0	Α	O (L)	Segment data output pin
COM7-0	А	O (L)	Common data output pin
LFRO	0	O (L)	Frame signal monitoring output pin
Vc1	Р	_	LCD panel drive power supply pin
Vc2	Р	-	LCD panel drive power supply pin
Vcз	Р	-	LCD panel drive power supply pin
C _{P1}	Α	-	LCD voltage booster capacitor connecting pin
C _{P2}	Α	_	LCD voltage booster capacitor connecting pin

^{*} Indicates the status when the pin is configured for LCD8A.

If the port is shared with the LCD8A pin and other functions, the LCD8A output function must be assigned to the port before activating the LCD8A. For more information, refer to the "I/O Ports" chapter.

The SEG31–28 outputs and COM4–7 outputs share the pins and selecting a drive duty switches the pins to SEG pins or COM pins. For the pin configuration, refer to "Drive Duty Switching."

14.2.2 External Connections

Figure 14.2.2.1 shows a connection diagram between LCD8A and an LCD panel.




Figure 14.2.2.1 Connections between LCD8A and an LCD Panel

14.3 Clock Settings

14.3.1 LCD8A Operating Clock

When using LCD8A, the LCD8A operating clock CLK_LCD8A must be supplied to LCD8A from the clock generator. The CLK_LCD8A supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following LCD8CLK register bits:
 - LCD8CLK.CLKSRC[1:0] bits (Clock source selection)
 - LCD8CLK.CLKDIV[2:0] bits (Clock division ratio selection = Clock frequency setting)

The CLK_LCD8A frequency should be set to around 32 kHz.

14.3.2 Clock Supply in SLEEP Mode

When using LCD8A during SLEEP mode, the LCD8A operating clock CLK_LCD8A must be configured so that it will keep supplying by writing 0 to the CLGOSC_xxxxSLPC bit for the CLK_LCD8A clock source.

14.3.3 Clock Supply in DEBUG Mode

The CLK_LCD8A supply during DEBUG mode should be controlled using the LCD8CLK.DBRUN bit. The CLK_LCD8A supply to LCD8A is suspended when the CPU enters DEBUG mode if the LCD8CLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK_LCD8A supply resumes. Although LCD8A stops operating and the display is turned off when the CLK_LCD8A supply is suspended, the registers retain the status before DEBUG mode was entered. If the LCD8CLK.DBRUN bit = 1, the CLK_LCD8A supply is not suspended and LCD8A will keep operating in DEBUG mode.

14.3.4 Frame Frequency

The LCD8A frame signal is generated by dividing CLK_LCD8A. The frame frequency is determined by selecting a division ratio from 16 variations depending on the drive duty using the LCD8TIM.FRMCNT[3:0] bits. Use the following equation to calculate the frame frequency.

$$f_{FR} = \frac{f_{CLK_LCD8A}}{16 \times (FRMCNT + 1) \times (LDUTY + 1)}$$
 (Eq. 14.1)

Where

ffr: Frame frequency [Hz]

fclk_lcd8A: LCD8A operating clock frequency [Hz]

FRMCNT: LCD8TIM.FRMCNT[3:0] setting value (0 to 15) LDUTY: LCD8TIM.LDUTY[2:0] setting value (0 to 7)

Table 14.3.4.1 lists frame frequency settings when fclk_lcd8A = 32,768 Hz as an example.

LCD8TIM. Frame frequency [Hz] 1/2 duty FRMCNT[3:0] bits 1/8 duty 1/7 duty 1/6 duty 1/5 duty 1/4 duty 1/3 duty Static 16.0 18.3 21.3 25.6 32.0 42.7 64.0 128.0 15 14 17.1 19.5 22.8 27.3 34.1 45.5 68.3 136.5 29.3 13 18.3 20.9 24.4 36.6 48.8 73.1 146.3 12 52.5 78.8 157.5 19.7 22.5 26.3 31.5 39.4 42.7 11 21.3 24.4 28.4 34.1 56.9 85.3 170.7 10 23.3 26.6 31.0 37.2 46.5 62.1 93.1 186.2 9 25.6 29.3 34.1 41.0 51.2 68.3 102.4 204.8 75.9 8 28.4 32.5 37.9 45.5 56.9 113.8 227.6 7 32.0 36.6 42.7 64.0 85.3 128.0 256.0 51.2 6 36.6 41.8 48.8 58.5 73.1 97.5 146.3 292.6 5 42.7 48.8 56.9 68.3 85.3 113.8 170.7 341.3 4 51.2 58.5 68.3 81.9 102.4 136.5 204.8 409.6 3 64.0 73.1 85.3 102.4 128.0 170.7 256.0 512.0 2 97.5 136.5 170.7 227.6 682.7 85.3 113.8 341.3 128.0 146.3 170.7 204.8 256.0 341.3 512.0 1,024.0 1 0 409.6 512.0 256.0 292.6 341.3 682.7 1,024.0 2,048.0

Table 14.3.4.1 Frame Frequency Settings (when fclk_lcdba = 32,768 Hz)

The frame signal can be monitored at the LFRO pin.

14.4 LCD Power Supply

The LCD drive voltages V_{C1} to V_{C3} can be generated by the internal LCD power supply circuit (LCD voltage regulator and LCD voltage booster). One or all voltages can also be applied from outside the IC.

14.4.1 Internal Generation Mode

This mode generates all the LCD drive voltages V_{C1} to V_{C3} on the chip. To put LCD8A into internal generation mode, set both the LCD8PWR.VCEN and LCD8PWR.BSTEN bits to 1 to turn both the LCD voltage regulator and LCD voltage booster on. Figure 14.4.1.1 shows an external connection example for internal generation mode.




Figure 14.4.1.1 External Connection Example for Internal Generation Mode

14.4.2 External Voltage Application Mode 1

In this mode, all the LCD drive voltages V_{C1} to V_{C3} are applied from outside the IC. To put LCD8A into external voltage application mode 1, set both the LCD8PWR.VCEN and LCD8PWR.BSTEN bits to 0 to turn both the LCD voltage regulator and LCD voltage booster off. Figure 14.4.2.1 shows an external connection example for external voltage application mode 1.




Figure 14.4.2.1 External Connection Example for External Voltage Application Mode 1 (resistor divider)

14.4.3 External Voltage Application Mode 2

In this mode, the LCD drive voltage Vc1 or Vc2 is applied from outside the IC and other voltages are internally generated. To put LCD8A into external voltage application mode 2, set the LCD8PWR.VCEN bit to 0 to turn the LCD voltage regulator off and the LCD8PWR.BSTEN bit to 1 to turn the LCD voltage booster on. Figure 14.4.3.1 shows an external connection example for external voltage application mode 2.




Figure 14.4.3.1 External Connection Example for External Voltage Application Mode 1 (when Vc1 is applied)

14.4.4 LCD Voltage Regulator Settings

When using internal generation mode, select the reference voltage for boosting voltage generated by the LCD voltage regulator according to the power supply voltage VDD. Set the LCD8PWR.VCSEL bit as shown in Table 14.4.4.1. Current consumption can be reduced by selecting reference voltage VC2 as compared with reference voltage VC1.

Table 14.4.4.1 Selecting Reference Voltage for Boosting Voltage According to Power Supply Voltage VDD

LCD8PWR.VCSEL bit	Power supply voltage VDD	Reference voltage for boosting voltage
0	1.8 to 5.5 V	V _{C1}
1	2.5 to 5.5 V	Vc2

By setting the LCD8PWR.HVLD bit to 1, the LCD voltage regulator enters heavy load protection mode and ensures stable Vc1 to Vc3 outputs. Heavy load protection mode should be set when the display has inconsistencies in density. Current consumption increases in heavy load protection mode, therefore do not set heavy load protection mode if unnecessary.

14.4.5 LCD Voltage Booster Setting

Set the booster clock frequency used in the LCD voltage booster using the LCD8TIM.BSTC[1:0] bits. Set it to the frequency that provides the best VC1–VC3 output stability after being evaluated using the actual circuit board.

14.4.6 LCD Contrast Adjustment

The LCD panel contrast can be adjusted within 16 levels using the LCD8PWR.LC[3:0] bits. This function is realized by controlling the voltage output from the LCD voltage regulator. Therefore, the LCD8PWR.LC[3:0] bits cannot be used for contrast adjustment in external voltage application modes 1 and 2.

14.5 Operations

14.5.1 Initialization

The LCD8A should be initialized with the procedure shown below.

- 1. Assign the LCD8A output function to the ports. (Refer to the "I/O Ports" chapter.)
- 2. Configure the LCD8CLK.CLKSRC[1:0] and LCD8CLK.CLKDIV[2:0] bits. (Configure operating clock)
- 3. Write 1 to the LCD8CTL.MODEN bit. (Enable LCD8A operating clock)
- 4. Configure the following LCD8TIM register bits:

LCD8TIM.LDUTY[2:0] bits (Set drive duty)
 LCD8TIM.FRMCNT[3:0] bits (Set frame frequency)
 LCD8TIM.NLINE[2:0] bits (Set n-line inverse AC drive)
 LCD8TIM.BSTC[1:0] bits (Set booster clock frequency)

5. Configure the following LCD8PWR register bits:

LCD8PWR.VCEN bit (Enable LCD voltage regulator)
 LCD8PWR.VCSEL bit (Set reference voltage for boosting)
 LCD8PWR.BSTEN bit (Enable LCD voltage booster)
 LCD8PWR.LC[3:0] bits (Set LCD contrast initial value)

6. Configure the following LCD8DSP register bits:

- LCD8DSP.DSPAR bit (Select display area)

LCD8DSP.COMREV bit (Select COM pin assignment direction)
 LCD8DSP.SEGREV bit (Select SEG pin assignment direction)

7. Write display data to the display data RAM.

8. Set the following bits when using the interrupt:

Write 1 to the LCD8INTF.FRMIF bit. (Clear interrupt flag)
 Set the LCD8INTE.FRMIE bit to 1. (Enable LCD8A interrupt)

14.5.2 Display On/Off

The LCD display state is controlled using the LCD8DSP.DSPC[1:0] bits.

Table 14.5.2.1 LCD Display Control

LCD8DSP.DSPC[1:0] bits	LCD display
0x3	All off (static drive)
0x2	All on
0x1	Normal display
0x0	Display off

When "Display off" is selected, the drive voltage supply stops and the LCD driver pin outputs are all set to Vss level.

Since "All on" and "All off" directly control the driving waveform output by the LCD driver, data in the display data RAM is not altered. The common pins are set to dynamic drive for "All on" and to static drive for "All off." This function can be used to make the display flash on and off without altering the display memory.

Note: When "Display off" is selected, the electric charges of Vc4 (or Vc3) must be discharged in the following procedure.

<When the LCD drive voltages are generated in internal generation mode>

- 1. Set the LCD8DSP.DSPC[1:0] bit to 0x0. (Display off)
- 2. Wait until the electric charge of the LCD panel is discharged.
- 3. Set the LCD8PWR.VCEN bit to 0. (Disable LCD voltage regulator)
- 4. Set the LCD8PWR.HVLD bit to 1. (Enable heavy load protection mode)
- Before stopping CLK_LCD8A, make certain that the Vc4 (or Vc3) voltage has dropped to VDD -1 V or less.

<When the LCD drive voltages are generated in an external generation mode>

- 1. Set the LCD8DSP.DSPC[1:0] bit to 0x0. (Display off)
- 2. Wait until the electric charge of the LCD panel is discharged.
- 3. Turn the external power supply off.
- 4. Set the LCD8PWR.HVLD bit to 1. (Enable heavy load protection mode)
- Before stopping CLK_LCD8A, make certain that the Vc4 (or Vc3) voltage has dropped to VDD -1 V or less.

To turn the display on again, perform the above procedure in the reverse order.

14.5.3 Inverted Display

The LCD panel display can be inverted (black/white inversion) using merely control bit manipulation, without rewriting the display data RAM. Setting the LCD8DSP.DSPREV bit to 0 inverts the display; setting it to 1 returns the display to normal status. Note that the display will not be inverted when the LCD8DSP.DSPC[1:0] bits = 0x3 (All off).

14.5.4 Drive Duty Switching

Drive duty can be set to 1/8 to 1/2 or static drive using the LCD8TIM.LDUTY[2:0] bits. Table 14.5.4.1 shows the correspondence between the LCD8TIM.LDUTY[2:0] bit settings, drive duty, and maximum number of display segments.

Table 14.5.4.1 Drive Duty Settings

LCD8TIM.LDUTY[2:0] bits	Duty	Valid COM pins	Valid SEG pins	Max. number of display segments
0x7	1/8	COM0 to COM7	SEG0 to SEG27	224 segments
0x6	1/7	COM0 to COM6	SEG0 to SEG27	196 segments
0x5	1/6	COM0 to COM5	SEG0 to SEG27	168 segments
0x4	1/5	COM0 to COM4	SEG0 to SEG27	140 segments
0x3	1/4	COM0 to COM3	SEG0 to SEG31	128 segments
0x2	1/3	COM0 to COM2	SEG0 to SEG31	96 segments
0x1	1/2	COM0 to COM1	SEG0 to SEG31	64 segments
0x0	Static	COM0	SEG0 to SEG31	32 segments

14.5.5 Drive Waveforms







Figure 14.5.5.1 1/8 Duty Drive Waveform



14.5.6 Partial Common Output Drive

By setting the LCD8DSP.COMxDEN bit (x = COM No.) to 0, any common outputs can be set to off waveform regardless of the display data RAM contents. The partial common output drive function limits the display to the required area only to reduce power consumption.

14.5.7 n-Segment-Line Inverse AC Drive

The n-line inverse AC drive function may improve the display quality when being reduced such as when crosstalk occurs. To activate the n-line inverse AC drive function, select the number of lines to be inverted using the LCD-8TIM.NLINE[2:0] bits. The setting value should be determined after being evaluated using the actual circuit board. Note that using the n-line inverse AC drive function increases current consumption.

L	CD8TIM.NLINE[2:0] bits	Number of inverse lines					
	0x7	7 lines					
	:	:					
	0x1	1 line					
	0x0	Normal drive					
COMO	0 1 2 3 4 5	5 6 7 0 1 2 3 4 5					

Table 14.5.7.1 Selecting Number of Inverse Lines




Figure 14.5.7.1 1/8 Duty Normal Drive Waveform and 3-line Inverse Drive Waveform

14.6 Display Data RAM

The display data RAM is located beginning with address 0x7000.

The correspondence between the memory bits of the display data RAM and the common/segment pins varies depending on the selected conditions below.

- Drive duty (1/8 to 1/2 or static drive)
- Segment pin assignment (normal or inverse)
- Common pin assignment (normal or inverse)

Figures 14.6.3.1 to 14.6.3.4 show the correspondence between display data RAM and the common/segment pins in some drive duties.

Writing 1 to the display data RAM bit corresponding to a segment on the LCD panel turns the segment on, while writing 0 turns the segment off. Since the display memory is a RAM allowing reading and writing, bits can be controlled individually using logic operation instructions (read-modify-write instructions).

The area unused for display can be used as general-purpose RAM.

14.6.1 Display Area Selection

When 1/4 to 1/2 duty or static drive is selected, two screen areas can be allocated in the display data RAM, and the LCD8DSP.DSPAR bit can be used to switch between the screens. Setting the LCD8DSP.DSPAR bit to 0 selects display area 0; setting to 1 selects display area 1.

14.6.2 Segment Pin Assignment

The display data RAM address assignment for the segment pins can be inverted using the LCD8DSP.SEGREV bit. When the LCD8DSP.SEGREV bit is set to 1, memory addresses are assigned to segment pins in ascending order. When the LCD8DSP.SEGREV bit is set to 0, memory addresses are assigned to segment pins in descending order.

14.6.3 Common Pin Assignment

The display data RAM bit assignment for the common pins can be inverted using the LCD8DSP.COMREV bit. When the LCD8DSP.COMREV bit is set to 1, memory bits are assigned to common pins in ascending order. When the LCD8DSP.COMREV bit is set to 0, memory bits are assigned to common pins in descending order.

	Address					LCD8DSP.	LCD8DSP.
Bit	0x7000	00x7000 			0x701f	COMREV bit = 1	COMREV bit = 0
D0						COM0	COM7
D1						COM1	COM6
D2				l lava and ava		COM2	COM5
D3		Display area	Unused ar			COM3	COM4
D4		Display area		(general- purpose RA	M)	COM4	COM3
D5				purposerin	''')	COM5	COM2
D6						COM6	COM1
D7						COM7	COM0
LCD8DSP.SEGREV bit = 1	SEG0		SEG27				
LCD8DSP.SEGREV bit = 0	SEG27		SEG0				

Figure 14.6.3.1 Display Data RAM Map (1/8 duty)

		Address					LCD8DSP.	LCD8DSP.
Bit	0x7000					0x701f	COMREV bit = 1	COMREV bit = 0
D0							COM0	COM4
D1							COM1	COM3
D2		Display area					COM2	COM2
D3		Unused area (general-purpose RAM)					COM3	COM1
D4							COM4	COM0
D5							-	-
D6							ı	-
D7							-	-
LCD8DSP.SEGREV bit = 1	SEG0	 SEG27	0000					
LCD8DSP.SEGREV bit = 0	SEG27		2					

Figure 14.6.3.2 Display Data RAM Map (1/5 duty)

		Address		LCD8DSP.	LCD8DSP.
Bit	0x7000		COMREV bit = 1	COMREV bit = 0	
D0				COM0	COM3
D1		Display area 0		COM1	COM2
D2		Display area o		COM2	COM1
D3				COM3	COM0
D4				COM0	COM3
D5		Display area 1		COM1	COM2
D6		Display area 1		COM2	COM1
D7				COM3	COM0
LCD8DSP.SEGREV bit = 1	SEG0		SEG31		
LCD8DSP.SEGREV bit = 0	SEG31		SEG0		

Figure 14.6.3.3 Display Data RAM Map (1/4 duty)

	Address				LCD8DSP.
Bit S			COMREV bit = 1	COMREV bit = 0	
D0		Display area 0		COM0	COM0
D1				-	-
D2		Unused area (general-purpose RAM)		_	-
D3			_	-	
D4		Display area 1	COM0	COM0	
D5			_	-	
D6]	Unused area (general-purpose RAM)		-	_
D7				-	-
LCD8DSP.SEGREV bit = 1	SEG0		SEG31		
LCD8DSP.SEGREV bit = 0	SEG31				

Figure 14.6.3.4 Display Data RAM Map (static drive)


14.7 Interrupt

The LCD8A has a function to generate the interrupt shown in Table 14.7.1.

Table 14.7.1 LCD8A Interrupt Function

Interrupt	Interrupt flag	Set condition	Clear condition
Frame	LCD8INTF.FRMIF	Frame switching	Writing 1

The LCD8A provides an interrupt enable bit corresponding to the interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.



14.8 Control Registers

LCD8A Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
LCD8CLK	15–9	_	0x00	_	R	_
	8	DBRUN	1	H0	R/W	
	7	_	0	-	R	
	6–4	CLKDIV[2:0]	0x0	H0	R/W	
	3–2	_	0x0	_	R	
	1–0	CLKSRC[1:0]	0x0	H0	R/W	

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the LCD8A operating clock is supplied in DEBUG mode or not.

1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode

Bit 7 Reserved

Bits 6-4 CLKDIV[2:0]

These bits select the division ratio of the LCD8A operating clock.

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of the LCD8A.

Table 14.8.1 Clock Source and Division Ratio Settings

LCD8CLK.	LCD8CLK.CLKSRC[1:0] bits							
CLKDIV[2:0] bits	0x0	0x1	0x2	0x3				
CENDIV[2:0] bits	IOSC	OSC1	OSC3	EXOSC				
0x7	Reserved	1/1	Reserved	1/1				
0x6								
0x5	1/512		1/512					
0x4	1/256		1/256					
0x3	1/128		1/128					
0x2	1/64		1/64					
0x1	1/32		1/32					
0x0	1/16		1/16					

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

Note: The LCD8CLK register settings can be altered only when the LCD8CTL.MODEN bit = 0.

LCD8A Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
LCD8CTL	15–8	_	0x00	_	R	_
	7–1	-	0x00	_	R	
	0	MODEN	0	H0	R/W	

Bits 15-1 Reserved

Bit 0 MODEN

This bit enables the LCD8A operations.

1 (R/W): Enable LCD8A operations (The operating clock is supplied.) 0 (R/W): Disable LCD8A operations (The operating clock is stopped.)

Note: If the LCD8CTL.MODEN bit is altered from 1 to 0 while the LCD panel is displaying, the LCD display is automatically turned off and the LCD8DSP.DSPC[1:0] bits are also set to 0x0.

LCD8A Timing Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
LCD8TIM	15–14	_	0x0	_	R	_
	13–12	BSTC[1:0]	0x1	H0	R/W	
	11	_	0	-	R	
	10–8	NLINE[2:0]	0x0	H0	R/W	
	7–4	FRMCNT[3:0]	0x3	H0	R/W	
	3	_	0	-	R	
	2–0	LDUTY[2:0]	0x7	H0	R/W	

Bits 15-14 Reserved

Bits 13-12 BSTC[1:0]

These bits select the booster clock frequency for the LCD voltage booster.

Table 14.8.2 Booster Clock Frequency

LCD8TIM.BSTC[1:0] bits	Booster clock frequency [Hz]
0x3	fclk_lcd8a/64
0x2	fclk_lcd8a/32
0x1	fclk_lcd8a/16
0x0	fclk_lcd8a/4

fclk_lcd8A: LCD8A operating clock frequency [Hz]

Bit 11 Reserved

Bits 10-8 NLINE[2:0]

These bits enable the n-line inverse AC drive function and set the number of inverse lines. For more information, refer to "n-Segment-Line Inverse AC Drive."

Bits 7-4 FRMCNT[3:0]

These bits set the frame frequency. For more information, refer to "Frame Frequency."

Bit 3 Reserved

Bits 2-0 LDUTY[2:0]

These bits set the drive duty. For more information, refer to "Drive Duty Switching."

LCD8A Power Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks	
LCD8PWR	15–12	LC[3:0]	0x0	H0	R/W	_	
	11–9	-	0x0	-	R		
	8	BSTEN	0	H0	R/W		
	7–3	-	0x00	-	R		
	2	HVLD	0	H0	R/W		
	1	VCSEL	0	H0	R/W		
	0	VCEN	0	H0	R/W		

Bits 15-12 LC[3:0]

These bits set the LCD panel contrast.

Table 14.8.3 LCD Contrast Adjustment

LCD8PWR.LC[3:0] bits	Contrast
0xf	High (dark)
0xe	<u>↑</u>
:	:
0x1] ↓
0x0	Low (light)

Bits 11-9 Reserved

14 LCD DRIVER (LCD8A)

Bit 8 BSTEN

This bit turns the LCD voltage booster on and off.

1 (R/W): LCD voltage booster on 0 (R/W): LCD voltage booster off

For more information, refer to "LCD Power Supply."

Bits 7-3 Reserved

Bit 2 HVLD

This bit sets the LCD voltage regulator into heavy load protection mode.

1 (R/W): Heavy load protection mode

0 (R/W): Normal mode

For more information, refer to "LCD Voltage Regulator Settings."

Bit 1 VCSEL

This bit sets the LCD voltage regulator output (reference voltage for boosting).

1 (R/W): V_{C2} 0 (R/W): V_{C1}

For more information, refer to "LCD Voltage Regulator Settings."

Bit 0 VCEN

This bit turns the LCD voltage regulator on and off.

1 (R/W): LCD voltage regulator on 0 (R/W): LCD voltage regulator off

For more information, refer to "LCD Power Supply."

LCD8A Display Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
LCD8DSP	15	COM7DEN	1	H0	R/W	_
	14	COM6DEN	1	H0	R/W	
	13	COM5DEN	1	H0	R/W	
	12	COM4DEN	1	H0	R/W	
	11	COM3DEN	1	H0	R/W	
	10	COM2DEN	1	H0	R/W	
	9	COM1DEN	1	H0	R/W	
	8	COM0DEN	1	H0	R/W	
	7	-	0	_	R	
	6	SEGREV	1	H0	R/W	
	5	COMREV	1	H0	R/W	
	4	DSPREV	1	H0	R/W	
	3	_	0	_	R	
	2	DSPAR	0	H0	R/W	
	1–0	DSPC[1:0]	0x0	H0	R/W	

Bit 15	COM7DEN
Bit 14	COM6DEN
Bit 13	COM5DEN
Bit 12	COM4DEN
Bit 11	COM3DEN
Bit 10	COM2DEN
Bit 9	COM1DEN
Rit 8	COMODEN

These bits configure the partial drive of the common output pins.

1 (R/W): Normal output 0 (R/W): Off waveform output

The following shows the correspondence between the bit and the common output pin:

COM7DEN: COM7 pin COM6DEN: COM6 pin COM5DEN: COM5 pin COM4DEN: COM4 pin COM3DEN: COM3 pin COM2DEN: COM2 pin COM1DEN: COM1 pin COM0DEN: COM0 pin

Bit 7 Reserved

Bit 6 SEGREV

This bit selects the segment pin assignment direction.

1 (R/W): Normal assignment 0 (R/W): Inverse assignment

For more information, see Figures 14.6.3.1 to 14.6.3.4.

Bit 5 COMREV

This bit selects the common pin assignment direction.

1 (R/W): Normal assignment 0 (R/W): Inverse assignment

For more information, see Figures 14.6.3.1 to 14.6.3.4.

Bit 4 DSPREV

This bit controls black/white inversion on the LCD display.

1 (R/W): Normal display 0 (R/W): Inverted display

Bit 3 Reserved

Bit 2 DSPAR

This bit switches the display area in the display data RAM.

1 (R/W): Display area 1 0 (R/W): Display area 0

Note: The display area switching takes effect only for 1/4 to 1/2 duty or static drive.

Bits 1-0 DSPC[1:0]

These bits control the LCD display on/off and select a display mode. For more information, refer to "Display On/Off."

LCD8A Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
LCD8INTF	15–8	_	0x00	_	R	_
	7–1	-	0x00	_	R	
	0	FRMIF	0	H0	R/W	Cleared by writing 1.

Bits 15-1 Reserved

Bit 0 FRMIF

This bit indicates the frame interrupt cause occurrence status.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

LCD8A Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
LCD8INTE	15–8	_	0x00	_	R	_
	7–1	-	0x00	-	R	
	0	FRMIE	0	H0	R/W	

Bits 15-1 Reserved

Bit 0 FRMIE

This bit enables the frame interrupt.

1 (R/W): Enable interrupt 0 (R/W): Disable interrupt

15 R/F Converter (RFC)

15.1 Overview

The RFC is a CR oscillation type A/D converter (R/F converter).

The features of the RFC are listed below.

- Converts the sensor resistance into a digital value by performing CR oscillation and counting the oscillation clock
- Achieves high-precision measurement system with low errors by oscillating the reference resistor and the sensor
 in the same conditions to obtain the difference between them.
- Includes a 24-bit measurement counter to count the oscillation clocks.
- Includes a 24-bit time base counter to count the internal clock for equalizing the measurement time between the
 reference resistor and the sensor.
- Supports DC bias resistive sensors and AC bias resistive sensors.
 (A thermometer/hygrometer can be easily implemented by connecting a thermistor or a humidity sensor and a few passive elements (resistor and capacitor).)
- Allows measurement (counting) by inputting external clocks.
- · Provides an output and continuous oscillation function for monitoring the oscillation frequency.
- Can generate reference oscillation completion, sensor (A and B) oscillation completion, measurement counter overflow error, and time base counter overflow error interrupts.

Figure 15.1.1 shows the RFC configuration.

Channel configuration in this IC

• 1 channel (Ch.0)




Figure 15.1.1 RFC Configuration

15.2 Input/Output Pins and External Connections

15.2.1 List of Input/Output Pins

Table 15.2.1.1 lists the RFC pins.

Table 15.2.1.1 List of RFC Pins

Pin name	I/O*	Initial status*	Function
SENBn	Α	Hi-Z	Sensor B oscillation control pin
SENA <i>n</i>	А	Hi-Z	Sensor A oscillation control pin
REFn	А	Hi-Z	Reference oscillation control pin
RFINn	А	Vss	RFCLK input or oscillation control pin
RFCLKOn	0	Hi-Z	RFCLK monitoring output pin
			RFCLK is output to monitor the oscillation frequency.


^{*} Indicates the status when the pin is configured for the RFC.

If the port is shared with the RFC pin and other functions, the RFC input/output function must be assigned to the port before activating the RFC. For more information, refer to the "I/O Ports" chapter.

Note: The RFIN*n* pin goes to Vss level when the port is switched. Be aware that large current may flow if the pin is biased by an external circuit.

15.2.2 External Connections

The figures below show connection examples between the RFC and external sensors. For the oscillation mode and external clock input mode, refer to "Operating Mode."



* Leave the unused pin (SENAn or SENBn) open if one resistive sensor only is used.

Figure 15.2.2.1 Connection Example in Resistive Sensor DC Oscillation Mode





Figure 15.2.2.2 Connection Example in Resistive Sensor AC Oscillation Mode



* Leave the unused pins open.

Figure 15.2.2.3 External Clock Input in External Clock Input Mode

15.3 Clock Settings

15.3.1 RFC Operating Clock

When using the RFC, the RFC operating clock TCCLK must be supplied to the RFC from the clock generator. The TCCLK supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following RFCnCLK register bits:
 - RFCnCLK.CLKSRC[1:0] bits (Clock source selection)
 - RFCnCLK.CLKDIV[1:0] bits (Clock division ratio selection = Clock frequency setting)

The time base counter performs counting with TCCLK set here. Selecting a higher clock results in higher conversion accuracy, note, however, that the frequency should be determined so that the time base counter will not overflow during reference oscillation.

15.3.2 Clock Supply in SLEEP Mode

When using RFC during SLEEP mode, the RFC operating clock TCCLK must be configured so that it will keep supplying by writing 0 to the CLGOSC.xxxxSLPC bit for the TCCLK clock source.

15.3.3 Clock Supply in DEBUG Mode

The TCCLK supply during DEBUG mode should be controlled using the RFCnCLK.DBRUN bit.

The TCCLK supply to the RFC is suspended when the CPU enters DEBUG mode if the RFCnCLK.DBRUN bit = 0. After the CPU returns to normal mode, the TCCLK supply resumes. Although the RFC stops operating when the TCCLK supply is suspended, the output pin and registers retain the status before DEBUG mode was entered. If the RFCnCLK.DBRUN bit = 1, the TCCLK supply is not suspended and the RFC will keep operating in DEBUG mode.

15.4 Operations

15.4.1 Initialization

The RFC should be initialized with the procedure shown below.

- 1. Configure the RFCnCLK.CLKSRC[1:0] and RFCnCLK.CLKDIV[1:0] bits. (Configure operating clock)
- 2. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the RFC*n*INTF register. (Clear interrupt flags)
 - Set the interrupt enable bits in the RFCnINTE register to 1. (Enable interrupts)
- 3. Assign the RFC input/output function to the ports. (Refer to the "I/O Ports" chapter.)

15 R/F CONVERTER (RFC)

4. Configure the following RFCnCTL register bits:

- RFCnCTL.EVTEN bit (Enable/disable external clock input mode)

RFCnCTL.SMODE[1:0] bits (Select oscillation mode)
 Set the RFCnCTL.MODEN bit to 1. (Enable RFC operations)

15.4.2 Operating Modes

The RFC has two oscillation modes that use the RFC internal oscillation circuit and an external clock input mode for measurements using an external input clock. The channels may be configured to a different mode from others.

Oscillation mode

The oscillation mode is selected using the RFCnCTL.SMODE[1:0] bits.

DC oscillation mode for resistive sensor measurements

This mode performs measurements by DC driving the reference resistor and the resistive sensor to oscillate. Set the RFC into this mode when a DC bias resistive sensor is connected. This mode allows connection of two resistive sensors to a channel.

AC oscillation mode for resistive sensor measurements

This mode performs measurements by AC driving the reference resistor and the resistive sensor to oscillate. Set the RFC into this mode when an AC bias resistive sensor is connected. One resistive sensor only can be connected to a channel.

External clock input mode (event counter mode)

This mode enables input of external clock/pulses to perform counting similar to the internal oscillation clock. A sine wave may be input as well as a square wave (for the threshold value of the Schmitt input, refer to "R/F Converter Characteristics, High level Schmitt input threshold voltage V_{T+} and Low level Schmitt input threshold voltage V_{T+} in the "Electrical Characteristics" chapter). This function is enabled by setting the RFCnCTL. EVTEN bit to 1. The measurement procedure is the same as when the internal oscillation circuit is used.

15.4.3 RFC Counters

The RFC incorporates two counters shown below.

Measurement counter (MC)

The measurement counter is a 24-bit presettable up counter. Counting the reference oscillation clock and the sensor oscillation clock for the same duration of time using this counter minimizes errors caused by voltage, and unevenness of IC quality, as well as external parts and on-board parasitic elements. The counter values should be corrected via software after the reference and sensor oscillations are completed according to the sensor characteristics to determine the value being currently detected by the sensor.

Time base counter (TC)

The time base counter is a 24-bit presettable up/down counter. The time base counter counts up with TCCLK during reference oscillation to measure the reference oscillation time. During sensor oscillation, it counts down from the reference oscillation time and stops the sensor oscillation when it reaches 0x000000. This means that the sensor oscillation time becomes equal to the reference oscillation time. The value counted during reference oscillation should be saved in the memory. It can be reused at subsequent sensor oscillations omitting reference oscillations.

Counter initial value

To obtain the difference between the reference oscillation and sensor oscillation clock count values from the measurement counter simply, appropriate initial values must be set to the measurement counter before starting reference oscillation.

Connecting the reference element and sensor with the same resistance will result in <Initial value: n> = <Counter value at the end of sensor oscillation: m> (if error = 0). Setting a large <Initial value: n> increases the resolution of measurement. However, the measurement counter may overflow during sensor oscillation when the sensor value decreases below the reference element value (the measurement will be canceled). The initial value for the measurement counter should be determined taking the range of sensor value into consideration.

The time base counter should be set to 0x000000 before starting reference oscillation.

Counter value read

The measurement and time base counters operate on RFCCLK and TCCLK, respectively. Therefore, to read correctly by the CPU while the counter is running, read the counter value twice or more and check to see if the same value is read.

15.4.4 Converting Operations and Control Procedure

An R/F conversion procedure and the RFC operations are shown below. Although the following descriptions assume that the internal oscillation circuit is used, external clock input mode can be controlled with the same procedure

R/F control procedure

- 1. Set the initial value (0x000000 n) to the RFCnMCH and RFCnMCL registers (measurement counter).
- 2. Clear the RFCnTCH and RFCnTCL registers (time base counter) to 0x000000.
- 3. Clear both the RFCnINTF.EREFIF and RFCnINTF.OVTCIF bits by writing 1.
- 4. Set the RFCnTRG.SREF bit to 1 to start reference oscillation.
- 5. Wait for an RFC interrupt.
 - i. If the RFCnINTF.EREFIF bit = 1 (reference oscillation completion), clear the RFCnINTF.EREFIF bit and then go to Step 6.
 - ii. If the RFCnINTF.OVTCIF bit = 1 (time base counter overflow error), clear the RFCnINTF.OVTCIF bit and terminate measurement as an error or retry after altering the measurement counter initial value.
- 6. Clear the RFCnINTF.ESENAIF, RFCnINTF.ESENBIF, and RFCnINTF.OVMCIF bits by writing 1.
- 7. Set the RFCnTRG.SSENA bit (sensor A) or the RFCnTRG.SSENB bit (sensor B) corresponding to the sensor to be measured to 1 to start sensor oscillation (use the RFCnTRG.SSENA bit in AC oscillation mode).
- 8. Wait for an RFC interrupt.
 - If the RFCnINTF.ESENAIF bit = 1 (sensor A oscillation completion) or the RFCnINTF.ESENBIF bit = 1 (sensor B oscillation completion), clear the RFCnINTF.ESENAIF or RFCnINTF.ESENBIF bit and then go to Step 9.
 - ii. If the RFCnINTF.OVMCIF bit = 1 (measurement counter overflow error), clear the RFCnINTF.OVMCIF bit and terminate measurement as an error or retry after altering the measurement counter initial value.
- Read the RFCnMCH and RFCnMCL registers (measurement counter) and correct the results depending on the sensor to obtain the detected value.

R/F converting operations

Reference oscillation

When the RFCnTRG.SREF bit is set to 1 in Step 4 of the conversion procedure above, the RFC Ch.n starts CR oscillation using the reference resistor. The measurement counter starts counting up using the CR oscillation clock from the initial value that has been set. The time base counter starts counting up using TCCLK from 0x000000.

When the measurement counter or the time base counter overflows (0xffffff \rightarrow 0x000000), the RFCnTRG. SREF bit is cleared to 0 and the reference oscillation stops automatically.

The measurement counter overflow sets the RFCnINTF.EREFIF bit to 1 indicating that the reference oscillation has been terminated normally. If the RFCnINTE.EREFIE bit = 1, a reference oscillation completion interrupt request occurs at this point.

The time base counter overflow sets the RFCnINTF.OVTCIF bit to 1 indicating that the reference oscillation has been terminated abnormally. If the RFCnINTE.OVTCIE bit = 1, a time base counter overflow error interrupt request occurs at this point.

Sensor oscillation

When the RFCnTRG.SSENA bit (sensor A) or the RFCnTRG.SSENB bit (sensor B) is set to 1 in Step 7 of the conversion procedure above, the RFC Ch.n starts CR oscillation using the sensor. The measurement counter starts counting up using the CR oscillation clock from 0x000000. The time base counter starts counting down using TCCLK from the value at the end of reference oscillation.

When the time base counter reaches 0x000000 or the measurement counter overflows (0xffffff \rightarrow 0x000000), the RFCnTRG.SSENA bit or the RFCnTRG.SSENB bit that started oscillation is cleared to 0 and the sensor oscillation stops automatically.

The time base counter reaching 0x000000 sets the RFCnINTF.ESENAIF bit (sensor A) or the RFCnINTF. ESENBIF bit (sensor B) to 1 indicating that the sensor oscillation has been terminated normally. If the RFCnINTE.ESENAIE bit = 1 or the RFCnINTE.ESENBIE bit = 1, a sensor A or sensor B oscillation completion interrupt request occurs at this point.

The measurement counter overflow sets the RFCnINTE.OVMCIF to 1 indicating that the sensor oscillation has been terminated abnormally. If the RFCnINTE.OVMCIE bit = 1, a measurement counter overflow error interrupt request occurs at this point.




Figure 15.4.4.1 Counter Operations During Reference/Sensor Oscillation

Forced termination

To abort reference oscillation or sensor oscillation, write 0 to the RFCnTRG.SREF bit (reference oscillation), the RFCnTRG.SSENA bit (sensor A oscillation), or the RFCnTRG.SSENB bit (sensor B oscillation) used to start the oscillation. The counters maintain the value at the point they stopped, note, however, that the conversion results cannot be guaranteed if the oscillation is resumed. When resuming oscillation, execute from counter initialization again.

Conversion error


Performing reference oscillation and sensor oscillation with the same resistor and capacitor results $n \approx m$. The difference between n and m is a conversion error. Table 15.4.4.1 lists the error factors. (n: measurement counter initial value, m: measurement counter value at the end of sensor oscillation)

Table 15.4.4.1 Error Factors

Error factor	Influence
External part tolerances	Large
Power supply voltage fluctuations	Large
Parasitic capacitance and resistance of the board	Middle
Temperature	Small
Unevenness of IC quality	Small

15.4.5 CR Oscillation Frequency Monitoring Function

The CR oscillation clock (RFCLK) generated during converting operation can be output from the RFCLKOn pin for monitoring. By setting the RFCnCTL.CONEN bit to 1, the RFC Ch.n enters continuous oscillation mode that disables oscillation stop conditions to continue oscillating operations. In this case, set the the RFCnTRG.SREF bit (reference oscillation), the RFCnTRG.SSENA bit (sensor A oscillation), or the RFCnTRG.SSENB bit (sensor B oscillation) to 1 to start oscillation. Set the bit to 0 to stop oscillation. Using this function helps easily measure the CR oscillation clock frequency. Furthermore, setting the RFCnCTL.RFCLKMD bit to 1 changes the output clock to the divided-by-two RFCLK clock.



15.5 Interrupts

The RFC has a function to generate the interrupts shown in Table 15.5.1.

Table 15.5.1 RFC Interrupt Function

Table 1818.1 Til & Interrupt Fariotien						
Interrupt	Interrupt flag	Set condition	Clear condition			
Reference oscillation completion	RFCnINTF.EREFIF	When reference oscillation has been completed normally due to a measurement counter overflow	Writing 1			
Sensor A oscillation completion	RFCnINTF.ESENAIF	When sensor A oscillation has been completed normally due to the time base counter reaching 0x000000	Writing 1			
Sensor B oscillation completion	RFCnINTF.ESENBIF	When sensor B oscillation has been completed normally due to the time base counter reaching 0x000000	Writing 1			
Measurement counter overflow error	RFCnINTF.OVMCIF	When sensor oscillation has been terminated abnormally due to a measurement counter overflow	Writing 1			
Time base counter overflow error	RFCnINTF.OVTCIF	When reference oscillation has been terminated abnormally due to a time base counter overflow	Writing 1			

The RFC provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

15.6 Control Registers

RFC Ch.n Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnCLK	15–9	_	0x00	_	R	_
	8	DBRUN	1	H0	R/W	
	7–6	_	0x0	_	R	
	5–4	CLKDIV[1:0]	0x0	H0	R/W	
	3–2	_	0x0	_	R	
	1–0	CLKSRC[1:0]	0x0	H0	R/W	

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the RFC operating clock is supplied in DEBUG mode or not.

1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode

Bits 7-6 Reserved

Bits 5-4 CLKDIV[1:0]

These bits select the division ratio of the RFC operating clock.

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of the RFC.

Table 15.6.1 Clock Source and Division Ratio Settings

RFCnCLK.	RFCnCLK.CLKSRC[1:0] bits							
	0x0	0x1	0x2	0x3				
CLKDIV[1:0] bits	IOSC	OSC1	OSC3	EXOSC				
0x3		1/1						
0x2								
0x1								
0x0		1/1						

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

Note: The RFCnCLK register settings can be altered only when the RFCnCTL.MODEN bit = 0. (TBD)

RFC Ch.n Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnCTL	15–9	_	0x00	_	R	_
	8	RFCLKMD	0	H0	R/W	
	7	CONEN	0	H0	R/W	
	6	EVTEN	0	H0	R/W	
	5–4	SMODE[1:0]	0x0	H0	R/W	
	3–1	_	0x0	-	R	
	0	MODEN	0	H0	R/W	

Bits 15-9 Reserved

Bit 8 RFCLKMD

This bit sets the RFCLKOn pin to output the divided-by-two oscillation clock.

1 (R/W): Divided-by-two clock output 0 (R/W): Oscillation clock output

For more information, refer to "CR Oscillation Frequency Monitoring Function."

Bit 7 CONEN

This bit disables the automatic CR oscillation stop function to enable continuous oscillation function.

1 (R/W): Enable continuous oscillation 0 (R/W): Disable continuous oscillation

For more information, refer to "CR Oscillation Frequency Monitoring Function."

Bit 6 EVTEN

This bit enables external clock input mode (event counter mode).

1 (R/W): External clock input mode

0 (R/W): Normal mode

For more information, refer to "Operating Modes."

Note: Do not input an external clock before the RFC*n*CTL.EVTEN bit is set to 1. The RFIN*n* pin is pulled down to Vss level when the port function is switched for the R/F converter.

Bits 5-4 SMODE[1:0]

These bits configure the oscillation mode. For more information, refer to "Operating Modes."

Table 15.6.2 Oscillation Mode Selection

RFCnCTL.SMODE[1:0] bits	Oscillation mode
0x3, 0x2	Reserved
0x1	AC oscillation mode for resistive sensor measurements
0x0	DC oscillation mode for resistive sensor measurements

Bits 3-1 Reserved

Bit 0 MODEN

This bit enables the RFC operations.

1 (R/W): Enable RFC operations (The operating clock is supplied.) 0 (R/W): Disable RFC operations (The operating clock is stopped.)

Note: If the RFCnCTL.MODEN bit is altered from 1 to 0 during R/F conversion, the counter value being converted cannot be guaranteed. R/F conversion cannot be resumed.

RFC Ch.n Oscillation Trigger Register

			_			
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnTRG	15–8	_	0x00	_	R	-
	7–3	-	0x00	-	R	
	2	SSENB	0	H0	R/W	
	1	SSENA	0	H0	R/W	
	0	SREF	0	H0	R/W	

Bits 15-3 Reserved

Bit 2 SSENB

This bit controls CR oscillation for sensor B. This bit also indicates the CR oscillation status.

1 (W): Start oscillation0 (W): Stop oscillation1 (R): Being oscillated0 (R): Stopped

Note: Writing 1 to the RFCnTRG.SSENB bit does not start oscillation when the RFCnCTL. SMODE[1:0] bits = 0x1 (AC oscillation mode for resistive sensor measurements).

Bit 1 SSENA

This bit controls CR oscillation for sensor A. This bit also indicates the CR oscillation status.

1 (W): Start oscillation0 (W): Stop oscillation1 (R): Being oscillated0 (R): Stopped

Bit 0 **SREF**

This bit controls CR oscillation for the reference resistor. This bit also indicates the CR oscillation sta-

1 (W): Start oscillation 0(W): Stop oscillation 1 (R): Being oscillated 0(R): Stopped

Notes: • Settings in this register are all ineffective when the RFCnCTL.MODEN bit = 0 (RFC operation disabled).

- When writing 1 to the RFCnTRG.SREF bit, the RFCnTRG.SSENA bit, or the RFCnTRG. SSENB bit to start oscillation, be sure to avoid having more than one bit set to 1.
- Be sure to clear the interrupt flags (RFCnINTF.EREFIF bit, RFCnINTF.ESENAIF bit, RFCnINTF. ESENBIF bit, RFCnINTF.OVMCIF bit, and RFCnINTF.OVTCIF bit) before starting oscillation using this register.

RFC Ch.n Measurement Counter Low and High Registers

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnMCL	15–0	MC[15:0]	0x0000	H0	R/W	_
RFCnMCH	15–8	_	0x00	_	R	_
	7–0	MC[23:16]	0x00	H0	R/W	

Or

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnMCL	31–24	_	0x00	-	R	_
RFCnMCH	23-0	MC[23:0]	0x000000	H0	R/W	

Bits 31-24 Reserved

Bits 23-0 MC[23:0]

Measurement counter data can be read and written through these bits.

Note: The measurement counter must be set from the low-order value (RFCnMCL.MC[15:0] bits) first when data is set using a 16-bit access instruction. The counter may not be set to the correct value if the high-order value (RFCnMCH.MC[23:16] bits) is written first.

RFC Ch.n Time Base Counter Low and High Registers

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnTCL	15–0	TC[15:0]	0x0000	H0	R/W	_
RFCnTCH	15–8	_	0x00	_	R	_
	7–0	TC[23:16]	0x00	H0	R/W	

Or

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnTCL	31–24	_	0x00	_	R	_
RFCnTCH	23–0	TC[23:0]	0x000000	H0	R/W	

Bits 31-24 Reserved

Bits 23-0 TC[23:0]

Time base counter data can be read and written through these bits.

Note: The time base counter must be set from the low-order value (RFCnTCL.TC[15:0] bits) first when data is set using a 16-bit access instruction. The counter may not be set to the correct value if the high-order value (RFCnTCH.TC[23:16] bits) is written first.

RFC Ch.n Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnINTF	15–8	_	0x00	_	R	_
	7–5	_	0x0	-	R	
	4	OVTCIF	0	H0	R/W	Cleared by writing 1.
	3	OVMCIF	0	H0	R/W	
	2	ESENBIF	0	H0	R/W	
	1	ESENAIF	0	H0	R/W	
	0	EREFIF	0	H0	R/W	

Bits 15-5 Reserved

Bit 4 OVTCIF
Bit 3 OVMCIF
Bit 2 ESENBIF
Bit 1 ESENAIF
Bit 0 FREFIF

These bits indicate the RFC interrupt cause occurrence status.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt: RFCnINTF.OVTCIF bit: Time base counter overflow error interrupt RFCnINTF.OVMCIF bit: Measurement counter overflow error interrupt RFCnINTF.ESENBIF bit: Sensor B oscillation completion interrupt RFCnINTF.ESENAIF bit: Sensor A oscillation completion interrupt RFCnINTF.EREFIF bit: Reference oscillation completion interrupt

RFC Ch.n Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
RFCnINTE	15–8	_	0x00	_	R	_
	7–5	_	0x0	ı	R	
	4	OVTCIE	0	H0	R/W	
	3	OVMCIE	0	H0	R/W	
	2	ESENBIE	0	H0	R/W	
	1	ESENAIE	0	H0	R/W	
	0	EREFIE	0	H0	R/W	

Bits 15-5 Reserved

Bit 4	OVTCIE
Bit 3	OVMCIE
Bit 2	ESENBIE
Bit 1	ESENAIE
Rit 0	FRFFIF

These bits enable RFC interrupts. 1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt: RFCnINTE.OVTCIE bit: Time base counter overflow error interrupt RFCnINTE.OVMCIE bit: Measurement counter overflow error interrupt RFCnINTE.ESENBIE bit: Sensor B oscillation completion interrupt RFCnINTE.ESENAIE bit: Sensor A oscillation completion interrupt RFCnINTE.EREFIE bit: Reference oscillation completion interrupt

16 MR Sensor Controller (AMRC)

16.1 Overview

The AMRC is an MR sensor controller that can be applied to flowmeters. The features of the AMRC are listed below.

- · Allows direct connection with an MR sensor.
- Inputs analog rotation phase signals from an MR sensor to detect normal rotations, reverse rotations, stops, and phase dropouts.
- Selectable 16 sensing cycles.
- Includes various counters to count the number of normal rotation, reverse rotation, and stop detections.
 - Three event counters Ch.0-Ch.2 that provide notification of specified numbers of normal or reverse rotation detections (Event counters Ch.0 and Ch.2 can count number of comparator changes.)
 - Unit counter for keeping count of the above notifications from event counter Ch.0
 - Normal rotation counter for keeping count of the number of normal rotation detections
 - Reverse/stop counter for keeping count of the number of reverse or stop detections
- Provides a pulse output function with programmable pulse width.
- Can generate unit counter compare match, event counter underflow, comparator change, phase dropout, stop, reverse rotation, and normal rotation interrupts.

Figure 16.1.1 shows the AMRC configuration.




Figure 16.1.1 AMRC Configuration

16.2 Input/Output Pins and External Connections

16.2.1 List of Input/Output Pins

Table 16.2.1.1 lists the AMRC pins.

Table 16.2.1.1 List of AMRC Pins

Pin name	I/O*	Initial status*	Function
CMPIN0P	А	Hi-Z	Comparator Ch.0 input +
CMPIN0N	Α	Hi-Z	Comparator Ch.0 input -
CMPIN1P	Α	Hi-Z	Comparator Ch.1 input +
CMPIN1N	Α	Hi-Z	Comparator Ch.1 input -
SENSEN	0	Hi-Z	MR sensor enable output
EVPLS	0	Hi-Z	Pulse output
EXHYS0	0	Hi-Z	External hysteresis control output Ch.0
EXHYS1	0	Hi-Z	External hysteresis control output Ch.1

^{*} Indicates the status when the pin is configured for the AMRC.

If the port is shared with the AMRC pin and other functions, the AMRC input/output function must be assigned to the port before activating the AMRC. For more information, refer to the "I/O Ports" chapter.

16.2.2 External Connections

Figures 16.2.2.1 and 16.2.2.2 show examples of connections between the AMRC and an MR sensor.




Figure 16.2.2.1 Connections with the MR Sensor Manufactured by KOHDEN CO.,LTD.




Figure 16.2.2.2 Connections with an MR Sensor when External Hysteresis Resistors are Used

16.3 Clock Settings

16.3.1 AMRC Operating Clock

When using the AMRC, the AMRC operating clock CLK_AMRC must be supplied to the AMRC from the clock generator. The AMRC uses the OSC1 oscillation clock as its operating clock (CLK_AMRC = OSC1 clock), therefore, the OSC1 oscillator circuit must be enabled in the clock generator (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).

16.3.2 Clock Supply in SLEEP Mode

When using the AMRC during SLEEP mode, the AMRC operating clock CLK_AMRC must be configured so that it will keep supplying by writing 0 to the CLGOSC.OSC1SLPC bit.

16.3.3 Clock Supply in DEBUG Mode

The CLK_AMRC supply during DEBUG mode should be controlled using the AMRCCLK.DBRUN bit.

The CLK_AMRC supply to the AMRC is suspended when the CPU enters DEBUG mode if the AMRCCLK.DB-RUN bit = 0. After the CPU returns to normal mode, the CLK_AMRC supply resumes. Although the AMRC stops operating when the CLK_AMRC supply is suspended, the output pin and registers retain the status before DEBUG mode was entered. If the AMRCCLK.DBRUN bit = 1, the CLK_AMRC supply is not suspended and the AMRC will keep operating in DEBUG mode.

16.4 Operations

16.4.1 Initialization

The AMRC should be initialized with the procedure shown below.

- 1. Assign the AMRC input/output function to the ports. (Refer to the "I/O Ports" chapter.)
- 2. Configure the following AMRCCTL register bits:
 - AMRCCTL.DIRSET bit (Set normal direction of rotation)
 - AMRCCTL.ECHxTRGROT bit (Select rotation detection event (normal/reverse rotation)

for event counter Ch.x)

- AMRCCTL.ECH02TRGMOD bit (Select event counter Ch.0/2 trigger (comparator change/rotation

detection))

- AMRCCTL.TRGCYC[3:0] bits (Set measurement trigger cycles)

- AMRCCTL.REVSTPTRG bit (Select reverse/stop counter trigger source)

- Set the AMRCCTL.RSTUPCNT bit to 1. (Reset reverse/stop, normal rotation, and unit counters)

- 3. Set the event counter Ch.x preset value to the AMRCECNTx.ECPR[7:0] bits.
- 4. Configure the following AMRCEVPLS register bits to output pulses:

- AMRCEVPLS.EVPOL bit (Select pulse polarity)

AMRCEVPLS.EVOSEL bit (Select pulse output trigger source)
 Set the AMRCEVPLS.EVEN bit to 1. (Enable pulse output function)

- AMRCEVPLS.EVW[5:0] bits (Set the pulse width)

Configure the following AMRCACTL register bits to control hysteresis function:
 AMRCACTL.EXHYSxINV bits (Invert external hysteresis voltage)
 AMRCACTL.HYSxEN bits (Enable/disable internal hysteresis)

- 6. Set the comparison value to the AMRCUCMP.UCMP[11:0] bits if unit counter compare match interrupts are used.
- 7. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the AMRCINTF register. (Clear interrupt flags)
 Set the interrupt enable bits in the AMRCINTE register to 1. (Enable interrupts)
- 8. Write 1 to the AMRCCTL.MODEN bit. (Enable AMRC operation)

16.4.2 Measurement Control and Operations

A measurement start/stop procedure and the operations are shown below.

Measurement control procedure

- 1. Write 1 to the AMRCCTL.CTLST bit to start measurement.
- Wait for AMRC interrupts (unit counter compare match, event counter underflow, comparator change, phase dropout, stop, reverse rotation, and normal rotation) and perform processing according to the interrupt that occurred.
- 3. Write 1 to the AMRCCTL.CTLSTP bit to stop measurement.


AMRC operations

The AMRC starts operating when 1 is written to the AMRCCTL.CTLST bit. The AMRCCTL.CTLST bit is automatically cleared to 0 when measurement operations start.

The AMRC asserts the SENSEN output (activates the MR sensor) and turns power to the analog measurement block on to input the MR sensor output signals from the CMPINxP and CMPINxN pins in the trigger cycles set using the AMRCCTL.TRGCYC[3:0] bits. The AMRC detects normal rotation, reverse rotation, stop, or phase dropout status from these input signals as shown below.

Detecting normal rotation, reverse rotation, stop, and phase dropout statuses

Rotating the magnet, which is opposed to the MR sensor, varies the sensor outputs as shown in Figure 16.4.2.1.






Figure 16.4.2.1 MR Sensor Output Waveforms

The AMRC compares the sensor outputs between (+A) and (-A) and between (+B) and (-B) using the internal comparators to detect a rotation angle in 45° units as shown in Table 16.4.2.1.

Table 10.4.2.1 Comparator Outputs and Notation Angle										
Commonator output	Rotation angle									
Comparator output	0-45°	45–90°	90-135°	135–180°	180-225°	225-270°	270-315°	315-360°		
FSENA = (+A) - (-A)	0	1	1	0	0	1	1	0		
FSENB = (+B) - (-B)	1	1	0	0	1	1	0	0		
SENS_VAL	2	3	1	0	2	3	1	0		
PHASE	0	1	2	3	4	5	6	7		

Table 16.4.2.1. Comparator Outputs and Rotation Angle

FSENA and FSENB are the comparator outputs and they are merged into SENS VAL. SENS VAL changes in 45° units.

The rotation status is detected from change of SENS VAL as below.

Normal rotation: When SENS VAL changes $2 \rightarrow 3$, $3 \rightarrow 1$, $1 \rightarrow 0$, or $0 \rightarrow 2$ Reverse rotation: When SENS VAL changes $0 \rightarrow 1, 1 \rightarrow 3, 3 \rightarrow 2$, or $2 \rightarrow 0$ Stop:

When SENS VAL does not change; $2 \rightarrow 2$, $3 \rightarrow 3$, $1 \rightarrow 1$, or $0 \rightarrow 0$

(This status also occurs when the detection interval is sufficiently short and detection op-

erations respond to the interval.)

Phase dropout: When SENS VAL changes to a status other than above

The normal direction of rotation and the reverse direction can be interchanged using the AMRCCTL.DIR-SET bit.

The AMRCSTAT.CTLEN bit is set to 1 while the sensor signals are being input and AMRC is performing measurement. The detected phase number is set to the AMRCSTAT.PHASE[2:0] bits. When the AMRC detects normal rotation, reverse rotation, stop, or phase dropout from the input signals, it sets the AMRCINTF.NMLRIF, AMRCINTF.REVRIF, AMRCINTF.STPIF, or AMRCINTF.RSKIPIF bit to 1, respectively.

The AMRC can automatically generate measurement triggers. Figure 16.4.2.2 shows an example of a measurement trigger cycle, PHASE change, and the AMRCINTF.NMLRIF bit set timings. The measurement trigger cycle can be changed dynamically. This switching takes a maximum of "Trigger cycle time before switching/2 + Trigger cycle time after switching/2."




Figure 16.4.2.2 Example of Measurement Operation Timings

Furthermore, the counters shown below count up/down according to the detection results.

Event counters Ch.0 to Ch.2

Three event counters are eight-bit presettable down counters and the initial count value and the event to trigger counting down (see Table 16.4.2.2) can be configured individually. The event counter Ch.x performs counting down from the initial value set to the AMRCECNTx.ECPR[7:0] bits every time the event occurs. When an underflow occurs in the counter, the AMRC presets the initial value to the counter again and sets the AMRCINTF.CNTxIF bit to 1. At the same time, an event counter Chx underflow interrupt request occurs if the AMRCINTE.CNTxIE bit = 1.

Tabla	16 /	$^{\circ}$	Event Selection

AMRCCTL.	AMRCCTL.	Event (count down trigger source)						
ECH02TRGMOD bit	ECHxTRGROT bit	Ch.0	Ch.1	Ch.2				
1	1	Comparator Ch.0	Reverse rotation detection	Comparator Ch.1				
1	0	change	Normal rotation detection	change				
0	1	Reverse rotation detection						
0	0		Normal rotation detection					

Unit counter

The unit counter is a 12-bit up counter that counts the number of underflow occurences in the event counter Ch.0. It is cleared to 0x000 by writing 1 to the AMRCCTL.RSTUPCNT bit.

A comparison value can be set to the AMRCUCMP.UCMP[11:0] bits. When the unit counter reaches the comparison value, the AMRC clears the counter to 0x000 and sets the AMRCINTF.UCNTIF bit to 1. At the same time, a unit counter compare match interrupt request occurs if the AMRCINTE.UCNTIE bit = 1.

Normal rotation counter

The normal rotation counter is a 16-bit up counter that counts the number of normal rotation detections. It is cleared to 0x0000 by writing 1 to the AMRCCTL.RSTUPCNT bit.


Reverse/stop counter

The reverse/stop counter is a 16-bit up counter that counts the number of reverse rotation detections or stop detections (selected using the AMRCCTL.REVSTPTRG bit). It is cleared to 0x0000 by writing 1 to the AMRCCTL.RSTUPCNT bit.

Figure 16.4.2.3 shows a counter operation example.

Unit counter

Event counter Ch.2



Conditions) Event counter Ch.0: preset value = 3, event = normal rotation detection

Figure 16.4.2.3 Counter Operation Example

10

16.4.3 Pulse Output Function

The AMRC can output pulses from the EVPLS pin by software control or when an event counter Ch.1 underflow occurs. To use this function, set the AMRCEVPLS.EVEN bit to 1.

The output pulse is set to positive polarity or negative polarity by setting the AMRCEVPLS.EVPOL bit to 0 or 1, respectively. The pulse width can also be set using the AMRCEVPLS.EVW[5:0] bits as follows:

$$tevw = \frac{(EVW + 1) \times 512}{fosc_1} \qquad EVW = \frac{tevw \times fosc_1}{512} - 1 \qquad (Eq. 16.1)$$

Where

tevw: Pulse width [s]

fosci: OSC1 oscillation frequency [Hz]

EVW: AMRCEVPLS.EVW[5:0] bits setting value (0 to 63)

For example, when $fosc_1 = 32,768$ Hz, the pulse width can be set within the range from 15.6 ms (AMRCEVPLS. EVW[5:0] bits = 0) to 1,000 ms (AMRCEVPLS.EVW[5:0] bits = 63).

0

9

The pulse output trigger source is selected by the AMRCEVPLS.EVOSEL bit. When the AMRCEVPLS.EVOSEL bit = 0, a software trigger can only be used. When the AMRCEVPLS.EVOSEL bit = 1, an event counter Ch.1 underflow is used as a trigger in addition to a software trigger. To issue a software trigger, write 1 to the AMRCCTL. EPOUTTRG bit.

The software trigger and event counter Ch.1 underflow generated while the pulse is being output are all ignored. To abort the pulse output while the pulse is being output, write 1 to the AMRCCTL.CTLSTP bit.

The EVPLS pin status can be checked by reading the AMRCSTAT.PSEOUT bit. When the AMRCSTAT.PSEOUT bit = 0, the EVPLS pin outputs a low level; when the AMRCSTAT.PSEOUT bit = 1, the EVPLS pin outputs a high level.

16.4.4 Hysteresis Control Function

The internal comparators have a hysteresis function that take effect by setting the AMRCACTL.HYS0EN bit (for CMPIN0P input) or the AMRCACTL.HYS1EN bit (for CMPIN1P input) to 1.

Also a resistor can be connected to the EXHYS0 pin (CMPIN0P input) or the EXHYS1 pin (CMPIN1P input) (see Figure 16.2.2.2) to control the hysteresis according to the comparator input signal. The hysteresis polarity can be inverted using the AMRCACTL.EXHYS0INV/EXHYS1INV bit.

16.5 Interrupts

The AMRC has a function to generate the interrupts shown in Table 16.5.1.

Interrupt	Interrupt flag	Set condition	Clear condition
Unit counter compare match	AMRCINTF.UCNTIF	When the unit counter reaches the value set in the AMRCUCMP.UCMP[11:0] bits	Writing 1
Event counter Ch.2 underflow	AMRCINTF.CNT2IF	When an underflow has occurred in the event counter Ch.2	Writing 1
Event counter Ch.1 underflow	AMRCINTF.CNT1IF	When an underflow has occurred in the event counter Ch.1	Writing 1
Event counter Ch.0 underflow	AMRCINTF.CNT0IF	When an underflow has occurred in the event counter Ch.0	Writing 1
Comparator Ch.1 change	AMRCINTF.DIF1IF	When the comparator Ch.1 output changes	Writing 1
Comparator Ch.0 change	AMRCINTF.DIF0IF	When the comparator Ch.0 output changes	Writing 1
Phase dropout	AMRCINTF.RSKIPIF	When a phase dropout is detected	Writing 1
Stop	AMRCINTF.STPIF	When stop status is detected	Writing 1
Reverse rotation	AMRCINTF.REVRIF	When reverse rotation is detected	Writing 1
Normal rotation	AMRCINTF.NMLRIF	When normal rotation is detected	Writing 1

Table 16.5.1 AMRC Interrupt Function

The AMRC provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

16.6 Control Registers

Note: When writing to the control registers, do not alter the "(reserved)" bits from the "Initial" value.

AMRC Clock Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
AMRCCLK	15–9	_	0x00	-	R	_
	8	DBRUN	1	H0	R/W	
	7–6	-	0x0	-	R	
	5–4	CLKDIV[1:0]	0x0	H0	R	
	3–2	_	0x0	-	R	
	1–0	CLKSRC[1:0]	0x1	H0	R	

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the AMRC operating clock is supplied in DEBUG mode or not.

1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode

Bits 7-6 Reserved

Bits 5-4 CLKDIV[1:0]

These bits indicate the division ratio of the AMRC operating clock. It is fixed at 0x0 (divided by 1).

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits indicate the clock source of the AMRC. It is fixed at 0x1 (OSC1).

AMRC AFE Control Register

		3				
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
AMRCACTL	15	(reserved)	0	H0	R/W	_
	14–8	-	0x00	_	R	
	7–6	(reserved)	0x0	H0	R/W	
	5–4	-	0x0	_	R	
	3	EXHYS1INV	0	H0	R/W	
	2	EXHYS0INV	0	H0	R/W	
	1	HYS1EN	1	H0	R/W	
	0	HYS0EN	1	H0	R/W	

Bits 15-4 Reserved

Bit 3 EXHYS1INV

Bit 2 EXHYSOINV

These bits invert the external hysteresis polarity.

1 (R/W): External hysteresis polarity is inverted.

0 (R/W): External hysteresis polarity is not inverted.

The following shows the correspondence between the bit and external hysteresis:

AMRCACTL.EXHYS1INV bit: External hysteresis 1 (CMPIN1P pin) AMRCACTL.EXHYS0INV bit: External hysteresis 0 (CMPIN0P pin)

Bit 1 HYS1EN Bit 0 HYS0EN

These bits enable the internal hysteresis.

1 (R/W): Enable internal hysteresis

0 (R/W): Disable internal hysteresis

The following shows the correspondence between the bit and internal hysteresis:

AMRCACTL.HYS1EN bit: Internal hysteresis 1 (CMPIN1P pin)
AMRCACTL.HYS0EN bit: Internal hysteresis 0 (CMPIN0P pin)

AMRC Pulse Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
AMRCEVPLS	15	EVPOL	0	H0	R/W	_
	14	EVOSEL	0	H0	R/W	
	13–9	_	0x00	-	R	
	8	EVEN	0	H0	R/W	
	7–6	_	0x0	-	R	
	5–0	EVW[5:0]	0x00	H0	R/W	

Bit 15 EVPOL

This bit sets the pulse output polarity.

1 (R/W): Negative polarity 0 (R/W): Positive polarity

Bit 14 EVOSEL

This bit selects the trigger source to output a pulse.

1 (R/W): Software trigger (AMRCCTL.EPOUTTRG bit) and event counter Ch.1 underflow

0 (R/W): Software trigger (AMRCCTL.EPOUTTRG bit)

The triggers issued while a pulse is being output are ignored.

Bits 13-9 Reserved

Bit 8 EVEN

This bit enables the pulse output function. 1 (R/W): Enable pulse output function

0 (R/W): Disable pulse output function

Bits 7-6 Reserved

Bits 5-0 EVW[5:0]

These bits set the pulse width.

For more information, refer to "Pulse Output Function."

AMRC Control Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
AMRCCTL	15	DIRSET	0	H0	R/W	_
	14	ECH2TRGROT	0	H0	R/W	
	13	ECH1TRGROT	0	H0	R/W	
	12	ECH0TRGROT	0	H0	R/W	
	11	ECH02TRGMOD	0	H0	R/W	
	10	MODEN	0	H0	R/W	
	9	CTLSTP	0	H0	R/W	
	8	CTLST	0	H0	R/W	
	7	-	0	-	R	
	6	RSTUPCNT	0	H0	R/W	
	5	REVSTPTRG	0	H0	R/W	
	4	EPOUTTRG	0	H0	R/W	
	3–0	TRGCYC[3:0]	0xa	H0	R/W	

Bit 15 DIRSET

This bit specifies the normal direction of rotation.

1 (R/W): Normal rotation = counterclockwise

0 (R/W): Normal rotation = clockwise

16 MR SENSOR CONTROLLER (AMRC)

Bit 14 ECH2TRGROT

Bit 13 ECH1TRGROT

Bit 12 ECH0TRGROT

These bits select the direction of rotation as the count-down trigger source for the event counters Ch.2, Ch.1, and Ch.0. In the event counters Ch.2 and Ch.0, these bits take effect when the AMRCCTL. ECH02TRGMOD bit = 0.

1 (R/W): Reverse rotation detection 0 (R/W): Normal rotation detection

Bit 11 ECH02TRGMOD

This bit selects the count-down trigger source for the event counters Ch.2 and Ch.0.

1 (R/W): Comparator Ch.1 change (event counter Ch.2)

Comparator Ch.0 change (event counter Ch.0)

0 (R/W): Rotation detection specified by the AMRCCTL.ECH2TRGROT bit (event counter Ch.2)

Rotation detection specified by the AMRCCTL.ECH0TRGROT bit (event counter Ch.0)

Bit 10 MODEN

This bit enables the AMRC operations.

1 (R/W): Enable AMRC operations (The operating clock is supplied.) 0 (R/W): Disable AMRC operations (The operating clock is stopped.)

Note: If the AMRCCTL.MODEN bit is set to 0 during measurement or when the pulse is being output, the AMRC operating clock is stopped forcibly and subsequent operations cannot be guaranteed. To stop measurement or pulse output, write 1 to the AMRCCTL.CTLSTP bit to stop operations and set the AMRCEVPLS.EVEN bit to 0 before setting the AMRCCTL. MODEN bit to 0.

Bit 9 CTLSTP

This bit terminates measurement.

1 (W): Terminate measurement

0 (W): Ineffective 1 (R): Terminating 0 (R): Stopped

Writing 1 to this bit also terminates output of a pulse.

Bit 8 CTLST

This bit starts measurement.

1 (W): Start measurement

0 (W): Ineffective 1 (R): Starting

0 (R): During measurement/stopped

Bit 7 Reserved

Bit 6 RSTUPCNT

This bit resets the reverse/stop, normal rotation, and unit counters.

1 (W): Reset 0 (W): Ineffective 1 (R): Resetting

0 (R): Reset finished/in normal operations

Bit 5 REVSTPTRG

This bit selects the count source for the reverse/stop counter.

1 (R/W): Reverse rotation detected

0 (R/W): Stop detected

Bit 4 EPOUTTRG

This bit issues a software trigger to output a pulse.

1 (W): Output trigger 0 (W): Ineffective 1 (R): Output initiating

0 (R): Output initiating operations finished

Bits 3-0 TRGCYC[3:0]

These bits set the measurement trigger cycle.

Table 16.6.1 Measurement Trigger Cycle Settings

Setting value	Trigger cycle [Hz]	Setting value	Trigger cycle [Hz]
0xf	1,365.3	0x7	128
0xe	682.7	0x6	64
0xd	341.3	0x5	32
0xc	4,096	0x4	16 (low-rev trigger)
0xb	2,048	0x3	8
0xa	1,024 (high-rev trigger)	0x2	4
0x9	512	0x1	2
0x8	256	0x0	1

The order of 16 Hz (low-rev trigger) should be selected while the magnet is at stop status to reduce power consumption, and switch it to the order of 1,024 Hz (high-rev trigger) after the magnet starts rotation.

AMRC Normal Rotation Counter Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
AMRCNMLCNT	15–0	NMLCNT[15:0]	0x0000	_	R	Cleared by writing 1 to the
						AMRCCTL.RSTUPCNT bit.

Bits 15-0 NMLCNT[15:0]

The normal rotation counter value can be read out from these bits.

The correct value may not be read during counting. The AMRCNMLCNT register must be read twice and assume the counter value was read successfully if the two read results are the same. For more information on the normal rotation counter, refer to the "Measurement Control and Operations" section.

AMRC Reverse/Stop Counter Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
AMRCREVSTPCNT	15–0	REVSTPCNT[15:0]	0x0000	-	R	Cleared by writing 1 to the AMRCCTL.RSTUPCNT bit.

Bits 15-0 REVSTPCNT[15:0]

The reverse/stop counter value can be read out from these bits.

The correct value may not be read during counting. The AMRCREVSTPCNT register must be read twice and assume the counter value was read successfully if the two read results are the same. For more information on the reverse/stop counter, refer to the "Measurement Control and Operations" section.

AMRC Event Counter Ch.x Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
AMRCECNT <i>x</i>	15–8	ECNT[7:0]	0xff	H0	R	_
	7–0	ECPR[7:0]	0xff	H0	R/W	

Bits 15-8 ECNT[7:0]

The event counter Ch.x (x = 0 to 2) value can be read out from these bits.

The correct value may not be read during counting. The AMRCECNTx.ECNT[7:0] bits must be read twice and assume the counter value was read successfully if the two read results are the same. For more information on the event counter, refer to "Measurement Control and Operations."

Bits 7-0 ECPR[7:0]

These bits set the counter initial value to be preset to the event counter Ch.x. The initial value is preset to the event counter Ch.x when data is written here or when an underflow occurs in the event counter Ch.x.

AMRC Unit Counter Compare Setting Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
AMRCUCMP	15–12	_	0x0	-	R	-
	11–0	UCMP[11:0]	0x000	H0	R/W	

Bits 15-12 Reserved

Bits 11-0 UCMP[11:0]

Set the value to be compared with the unit counter to these bits.

Writing data here clears the unit counter to 0x000.

When the unit counter reaches the value set, a unit counter compare match interrupt request occurs.

AMRC Unit Counter Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
AMRCUCNT	15–12	_	0x0	_	R	_
	11–0	UCNT[11:0]	0x000	H0		Cleared by writing 1 to the AMRCCTL.RSTUPCNT bit or writing data to the AMRCUCMP.UCMP[11:0] bits.

Bits 15-12 Reserved

Bits 11-0 UCNT[11:0]

The unit counter value can be read out from these bits.

The correct value may not be read during counting. The AMRCUCNT.UCNT[11:0] bits must be read twice and assume the counter value was read successfully if the two read results are the same. For more information on the unit counter, refer to the "Measurement Control and Operations" section.

AMRC Status Register

		9.010.				·
Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
AMRCSTAT	15–12	_	0x0	_	R	_
	11	FSENB	0	H0	R	
	10	FSENA	0	H0	R	
	9-8	(reserved)	0x0	H0	R	
	7–6	(reserved)	0x0	H0	R	
	5	PSEOUT	0	H0	R	
	4	CTLEN	0	H0	R	
	3	_	0	_	R	
	2-0	PHASE[2:0]	0x0	H0	R	

Bits 15-12 Reserved

Bit 11 FSENB

This bit indicates the comparator Ch.1 output status.

1 (R): 1 output 0 (R): 0 output

Bit 10 FSENA

This bit indicates the comparator Ch.0 output status.

1 (R): 1 output 0 (R): 0 output

Bits 9-6 Reserved

16-12

Bit 5 PSEOUT

This bit indicates the pulse output (EVPLS pin) status.

1 (R): High level output 0 (R): Low level output

Bit 4 CTLEN

This bit indicates the measurement status.

1 (R): Measuring 0 (R): Idle

Bit 3 Reserved

Bits 2-0 PHASE[2:0]

These bits indicate the current phase number.

The correct value may not be read during measurement. The AMRCSTAT.PHASE[2:0] bits must be read twice and assume the counter value was read successfully if the two read results are the same.

AMRC Interrupt Flag Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
AMRCINTF	15–13	_	0x0	_	R	_
	12	UCNTIF	0	H0	R/W	Cleared by writing 1.
	11	(reserved)	0	H0	R	_
	10	CNT2IF	0	H0	R/W	Cleared by writing 1.
	9	CNT1IF	0	H0	R/W	
	8	CNT0IF	0	H0	R/W	
	7	DIF1IF	0	H0	R/W	
	6	(reserved)	0	H0	R	_
	5	DIF0IF	0	H0	R/W	Cleared by writing 1.
	4	(reserved)	0	H0	R	_
	3	RSKIPIF	0	H0	R/W	Cleared by writing 1.
	2	STPIF	0	H0	R/W	
	1	REVRIF	0	H0	R/W	
	0	NMLRIF	0	H0	R/W	

Bit 6	Reserved
Bit 4	Reserved
Bit 12	UCNTIF
Bit 10	CNT2IF
Bit 9	CNT1IF
Bit 8	CNT0IF
Bit 7	DIF1IF

Bits 15-13 Reserved

Reserved

Bit 11

Bit 5

Bit 3 RSKIPIF

Bit 2 STPIF

Bit 1 REVRIF Bit 0 NMLRIF

NIVILHIE

DIF0IF

These bits indicate the AMRC interrupt cause occurrence status.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

AMRCINTF.UCNTIF bit: Unit counter compare match interrupt AMRCINTF.CNT2IF bit: Event counter Ch.2 underflow interrupt

16 MR SENSOR CONTROLLER (AMRC)

AMRCINTF.CNT1IF bit: Event counter Ch.1 underflow interrupt AMRCINTF.CNT0IF bit: Event counter Ch.0 underflow interrupt AMRCINTF.DIF1IF bit: Comparator Ch.1 change interrupt AMRCINTF.DIF0IF bit: Comparator Ch.0 change interrupt

AMRCINTF.RSKIPIF bit: Phase dropout interrupt

AMRCINTF.STPIF bit: Stop interrupt

AMRCINTF.REVRIF bit: Reverse rotation interrupt AMRCINTF.NMLRIF bit: Normal rotation interrupt

AMRC Interrupt Enable Register

Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
AMRCINTE	15–13	-	0x0	_	R	_
	12	UCNTIE	0	H0	R/W	
	11	(reserved)	0	H0	R/W	Always set to 0.
	10	CNT2IE	0	H0	R/W	_
	9	CNT1IE	0	H0	R/W	
	8	CNT0IE	0	H0	R/W	
	7	DIF1IE	0	H0	R/W	
	6	(reserved)	0	H0	R/W	Always set to 0.
	5	DIF0IE	0	H0	R/W	_
	4	(reserved)	0	H0	R/W	Always set to 0.
	3	RSKIPIE	0	H0	R/W	_
	2	STPIE	0	H0	R/W	
	1	REVRIE	0	H0	R/W	
	0	NMLRIE	0	H0	R/W	

Bits 15-13 Reserved

Bit 11	Reserved (Always set to 0.)
Bit 6	Reserved (Always set to 0.)
Bit 4	Reserved (Always set to 0.)

Bit 12 UCNTIE Bit 10 CNT2IE CNT1IE Bit 9 Bit 8 **CNT0IE** Bit 7 DIF1IE Bit 5 **DIFOIE** Bit 3 **RSKIPIE** Bit 2 STPIE Bit 1 **REVRIE**

NMLRIE

These bits enable AMRC interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

AMRCINTE.UCNTIE bit: Unit counter compare match interrupt

AMRCINTE.CNT2IE bit: Event counter Ch.2 underflow interrupt

AMRCINTE.CNT1IE bit: Event counter Ch.1 underflow interrupt

AMRCINTE.CNT0IE bit: Event counter Ch.0 underflow interrupt

AMRCINTE.DIF1IE bit: Comparator Ch.1 change interrupt

AMRCINTE.DIF0IE bit: Comparator Ch.0 change interrupt

AMRCINTE.RSKIPIE bit: Phase dropout interrupt

AMRCINTE.STPIE bit: Stop interrupt

AMRCINTE.REVRIE bit: Reverse rotation interrupt AMRCINTE.NMLRIE bit: Normal rotation interrupt

Bit 0

17 Electrical Characteristics

17.1 Absolute Maximum Ratings

(Vss = 0 V)

Item	Symbol		Condition	Rated value	Unit
Power supply voltage	V _{DD}			-0.3 to 7.0	V
Flash programming voltage	VPP			-0.3 to 8.0	V
LCD power supply voltage	Vc1			-0.3 to 7.0	V
	Vc2			-0.3 to 7.0	V
	Vсз			-0.3 to 7.0	V
Input voltage	Vı	P03-07, P14-1	7, P20, #RESET	-0.3 to V _{DD} + 0.5	V
		P00-02, P10-1	3, P21–27, P30–37, P40–47,	-0.3 to 7.0	V
		P50-57, PD0-D	01		
Output voltage	Vo	P00-07, P10-1	7, P20–21, P32, P34–35, P56–57,	-0.3 to V _{DD} + 0.5	V
		PD0-D2			
High level output current	Іон	1 pin	P00–07, P10–17, P20–21, P32,	-10	mA
		Total of all pins	P34–35, P56–57, PD0–D2	-20	mA
Low level output current	lol	1 pin	P00-07, P10-17, P20-21, P32,	10	mA
		Total of all pins	P34–35, P56–57, PD0–D2	20	mA
Operating temperature	Ta			-40 to 85	°C
Storage temperature	Tstg			-65 to 125	°C

17.2 Recommended Operating Conditions

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Power supply voltage	Vdd	For normal operation, Flash programming	1.8	_	5.5	V
		When AMRC is used	2.0	-	5.5	٧
Flash programming voltage	VPP		7.3	7.5	7.7	V
LCD power supply voltage	V _{C1}	When an external voltage is applied	-	1.0	2.0	V
	V _{C2}	Vc1 ≤ Vc2 ≤ Vdd ≤ Vc3	_	2.0	4.0	V
	Vcз	*1	-	3.0	6.0	V
OSC1 oscillator oscillation frequency	fosc1	Crystal resonator	-	32.768	-	kHz
EXOSC external clock frequency	fexosc	When supplied from an external oscillator	0.016	-	16.3	MHz
Bypass capacitor between Vss and VDD	C _{PW1}		_	3.3	-	μF
Capacitor between Vss and VD1	CPW2		-	1.0	-	μF
Capacitor between Vss and Vc1	CLCD1	*2	_	0.1	-	μF
Capacitor between Vss and Vc2	CLCD2	*2	-	0.1	-	μF
Capacitor between Vss and Vc3	CLCD3	*2	-	0.1	-	μF
Capacitor between CP1 and CP2	CLCD4	*2	_	0.1	-	μF
Gate capacitor for OSC1 oscillator	C _{G1}	*3	0	-	25	pF
Drain capacitor for OSC1 oscillator	C _{D1}	*3	-	0	-	pF
DSIO pull-up resistor	Rdbg		-	10	-	kΩ
#RESET power-on-reset capacitor	CRES	*4	-	0.47	-	μF
Capacitor between Vss and VPP	CVPP		-	0.1	-	μF

^{*1} When the LCD driver is used with $V_{DD} \ge 4.6 \text{ V}$, the LCD power supply voltage should be set as $|V_{C3} - V_{DD}| \ge 0.4 \text{ V}$.

^{*2} The Vc1-Vc3 and CP1-CP2 pins can be left open when the LCD driver is not used.

^{*3} The component values should be determined after performing matching evaluation of the resonator mounted on the printed circuit board actually used.

^{*4} CRES is not required when the power-on-reset function is not used.


17.3 Current Consumption

Unless otherwise specified: VDD = 1.8 to 5.5 V, Vss = 0 V, Ta = 25 °C, EXOSC = OFF, PWGVD1CTL.REGMODE[1:0] bits = 0x0 (automatic mode), FLASHCWAIT.RDWAIT[1:0] bits = 0x0 (1 cycle)


Item	Symbol	Condition	V DD	Та	Min.	Тур.	Max.	Unit	
Current	ISLP	OSC1 = OFF, IOSC = OFF	3.6 V	25 °C	_	0.35	0.95	μΑ	
consumption			85 °C	-	1.2	9	μΑ		
in SLEEP			5.5 V	25 °C	_	0.45	1.2	μA	
mode				85 °C	-	1.5	13	μΑ	
Current	IHALT1	OSC1 = 32 kHz*1, IOSC = ON		_	200	250	μA		
consumption	IHALT2	OSC1 = 32 kHz*1, IOSC = OFF	3.6 V	25 °C	_	0.8	1.5	μA	
in HALT mode			5.5 V		-	0.9	1.75	μA	
Current	IRUN10	OSC1 = 32 kHz*1, IOSC = ON, SYSCLK = IOSC, execu	uted on F	lash*2	_	2,500	2,800	μΑ	
consumption		OSC1 = 32 kHz*1, IOSC = ON, SYSCLK = IOSC/8, exec	cuted on I	Flash*2	-	500	550	μΑ	
in RUN mode	IRUN20	OSC1 = 32 kHz*1, IOSC = OFF, SYSCLK = OSC1, exec	uted on F	lash*2	_	12	14	μA	
		OSC1 = 32 kHz*1, IOSC = OFF, SYSCLK = OSC1, exec	cuted on	Flash∗²,	-	22	26	μΑ	
		PWGVD1CTL.REGMODE[1:0] bits = 0x2 (normal mode							
		OSC1 = 32 kHz*1, IOSC = OFF, SYSCLK = OSC1/2, ex	n Flash*2	_	6	8	μΑ		
	IRUN11	OSC1 = 32 kHz*1, IOSC = ON, SYSCLK = IOSC, execu	SC1 = 32 kHz*1, IOSC = ON, SYSCLK = IOSC, executed on RAM*						
	IRUN21	OSC1 = 32 kHz*1, IOSC = OFF, SYSCLK = OSC1, exe	cuted on	RAM*3	-	7	9	μΑ	

- *1 OSC1 oscillator: CLGOSC1.INV1N[1:0] bits = 0x0, CLGOSC1.CGI1[2:0] bits = 0x0, CLGOSC1.OSDEN bit = 0, CG1 = CD1 = 0 pF, Crystal resonator = C-002RX (manufactured by EPSON TOYOCOM Corporation, R1 = 50 kΩ (Max.), CL = 7 pF)
- *2 The current consumption values were measured when a test program consisting of 60.5 % ALU instructions, 17 % branch instructions, 12 % RAM read instructions, and 10.5 % RAM write instructions was executed continuously in the Flash memory.
- *3 The current consumption values were measured when a test program consisting of 60.5 % ALU instructions, 17 % branch instructions, 12 % RAM read instructions, and 10.5 % RAM write instructions was executed continuously in the RAM.


Current consumption-temperature characteristic in SLEEP mode




Current consumption-power supply voltage characteristic in SLEEP mode




Current consumption-temperature characteristic in HALT mode (IOSC operation)



Current consumption-power supply voltage characteristic in HALT mode (OSC1 operation)




Current consumption-temperature characteristic in RUN mode (IOSC operation)



Current consumption-temperature characteristic in RUN mode (OSC1 operation)

OSC1 = 32 kHz, IOSC = OFF, Typ. value





17.4 System Reset Controller (SRC) Characteristics

#RESET pin characteristics

Unless otherwise specified: VDD = 1.8 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
High level Schmitt input threshold voltage	V _{T+}		0.5 × VDD	-	0.9 × VDD	V
Low level Schmitt input threshold voltage	VT-		0.1 × VDD	-	0.5 × VDD	V
Schmitt input hysteresis voltage	ΔVτ		180	-	-	mV
Input pull-up resistance	Rin		100	270	500	kΩ
Pin capacitance	CIN		_	-	15	pF
Reset Low pulse width	tsr		2	-	-	μs
#RESET power-on-reset time	tpsr		1	-	-	ms





Note: When performing a power-on-reset again after the power is turned off, the #RESET pin level must be set to 0.1 × Vpp or less.

Reset hold circuit characteristics

Unless otherwise specified: $V_{DD} = 1.8$ to 5.5 V, $V_{SS} = 0$ V, $T_{a} = -40$ to 85 °C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Reset hold time*1	trstr		-	-	150	μs

^{*1} Time until the internal reset signal is negated after the reset request is canceled.

17.5 Clock Generator (CLG) Characteristics


Oscillator circuit characteristics including resonators change depending on conditions (board pattern, components used, etc.). Use these characteristic values as a reference and perform matching evaluation using the actual printed circuit board.

IOSC oscillator circuit characteristics

Unless otherwise specified: $V_{DD} = 1.8$ to 5.5 V, $V_{SS} = 0$ V, $T_{a} = -40$ to 85 °C

Item	Symbol	Condition	Та	Min.	Тур.	Max.	Unit
Oscillation start time	tstal			-	-	3	μs
Oscillation frequency	fiosc		25 °C	7.23	7.37	7.52	MHz
			-40 to 85 °C	7.00	7.37	7.74	MHz

IOSC oscillation frequency-temperature characteristic



OSC1 oscillator circuit characteristics

Unless otherwise specified: VDD = 1.8 to 5.5 V, Vss = 0 V, Ta = 25 °C


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time *1	t _{sta} 1	CLGOSC1.OSC1BUP bit = 0	-	-	3	s
Internal gate capacitance	C _G I1	CLGOSC1.CGI1[2:0] bits = 0x0	-	12	-	pF
		CLGOSC1.CGI1[2:0] bits = 0x1	-	14	_	pF
		CLGOSC1.CGI1[2:0] bits = 0x2	-	16	-	pF
		CLGOSC1.CGI1[2:0] bits = 0x3	-	18	-	pF
		CLGOSC1.CGI1[2:0] bits = 0x4	-	19	-	pF
		CLGOSC1.CGI1[2:0] bits = 0x5	-	21	-	pF
		CLGOSC1.CGI1[2:0] bits = 0x6	-	23	_	pF
		CLGOSC1.CGI1[2:0] bits = 0x7	-	24	_	pF
Internal drain capacitance	C _{DI1}		-	8	-	pF
Oscillator circuit current -	losc1R	CLGOSC1.INV1N/INV1B[1:0] bits = 0x0	-	70	_	%
oscillation inverter drivability ratio		CLGOSC1.INV1N/INV1B[1:0] bits = 0x1	-	100	_	%
*1		(reference)				
		CLGOSC1.INV1N/INV1B[1:0] bits = 0x2	-	130	-	%
		CLGOSC1.INV1N/INV1B[1:0] bits = 0x3	-	300	-	%
Oscillation stop detector current	losp1	CLGOSC1.OSDEN bit = 1	-	0.025	0.1	μΑ

^{*1} Crystal resonator = C-002RX (manufactured by EPSON TOYOCOM Corporation, R₁ = 50 kΩ (Max.), C_L = 7 pF)

EXOSC external clock input characteristics

Unless otherwise specified: VdD = 1.8 to 5.5 V, Vss = 0 V, Ta = -40 to 85 $^{\circ}C$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
EXOSC external clock duty ratio	texoscd	texoscd = texosch/texosc	46	-	54	%
High level Schmitt input threshold voltage	V _{T+}		$0.5 \times V_{DD}$	-	0.9 × VDD	V
Low level Schmitt input threshold voltage	VT-		0.1 × VDD	-	$0.5 \times V_{DD}$	V
Schmitt input hysteresis voltage	ΔVτ		180	-	-	mV



17.6 Flash Memory Characteristics

Unless otherwise specified: VDD = 1.8 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Programming count *1	CFEP	Programmed data is guaranteed to be	50	-	-	times
		retained for 10 years.				

^{*1} Assumed that Erasing + Programming as count of 1. The count includes programming in the factory for shipment with ROM data programmed.

17.7 Input/Output Port (PPORT) Characteristics

Unless otherwise specified: $V_{DD} = 1.8$ to 5.5 V, $V_{SS} = 0$ V, $T_{A} = -40$ to 85 °C


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
High level Schmitt input threshold voltage	V _{T+}	P00-07, P10-17, P20-21, P30-31, P33,	$0.5 \times V_{DD}$	-	0.9 × Vdd	V
		P35–36, P56–57, PD0–D1				
Low level Schmitt input threshold voltage	VT-	P00-07, P10-17, P20-21, P30-31, P33,	0.1 × VDD	-	0.5 × VDD	V
		P35–36, P56–57, PD0–D1				
Schmitt input hysteresis voltage	ΔV_T	P00-07, P10-17, P20-21, P30-31, P33,	180	-	-	mV
		P35–36, P56–57, PD0–D1				
High level output current	Іон	P00-07, P10-17, P20-21, P32, P34-35,	-	-	-0.5	mΑ
		P56-57, PD0-D2, VoH = 0.9 × VDD				
Low level output current	loL	P00-07, P10-17, P20-21, P32, P34-35,	0.5	-	-	mΑ
		P56-57, PD0-D2, Vol = 0.1 × Vdd				
Leakage current	ILEAK	P00-07, P10-17, P20-27, P30-37,	-150	-	150	nA
		P40-47, P50-57, PD0-D1				
Input pull-up resistance	RINU	P00-07, P10, P12-17, P20-21, P33,	75	150	300	kΩ
		P35-36, P56-57, PD0-D1				
Input pull-down resistance	RIND	P00-07, P12, P14-17, P20-21, P35,	75	150	300	kΩ
		P56–57, PD0–D1				
Pin capacitance	CIN	P00-07, P10-17, P20-27, P30-37,	_	-	15	рF
		P40-47, P50-57, PD0-D2				




(* For over voltage tolerant fail-safe type port)

High-level output current characteristic

Ta = 85 °C, Max. value



Low-level output current characteristic




17.8 Supply Voltage Detector (SVD) Characteristics

Unless otherwise specified: $V_{DD} = 1.8$ to 5.5 V, $V_{SS} = 0$ V, $T_{A} = -40$ to 85 °C


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
EXSVD pin input voltage range	VEXSVD		0	_	V _{DD}	V
EXSVD input impedance	REXSVD	SVDCTL.SVDC[4:0] bits = 0x0c	309	442	575	kΩ
		SVDCTL.SVDC[4:0] bits = 0x0d	327	467	607	kΩ
		SVDCTL.SVDC[4:0] bits = 0x0e	344	492	640	kΩ
		SVDCTL.SVDC[4:0] bits = 0x0f	362	517	672	kΩ
		SVDCTL.SVDC[4:0] bits = 0x10	379	542	705	kΩ
		SVDCTL.SVDC[4:0] bits = 0x11	397	567	737	kΩ
		SVDCTL.SVDC[4:0] bits = 0x12	414	592	770	kΩ
		SVDCTL.SVDC[4:0] bits = 0x13	432	617	802	kΩ
		SVDCTL.SVDC[4:0] bits = 0x14	449	642	835	kΩ
		SVDCTL.SVDC[4:0] bits = 0x15	467	667	867	kΩ
		SVDCTL.SVDC[4:0] bits = 0x16	484	692	900	kΩ
		SVDCTL.SVDC[4:0] bits = 0x17	502	717	932	kΩ
		SVDCTL.SVDC[4:0] bits = 0x18	519	742	965	kΩ
		SVDCTL.SVDC[4:0] bits = 0x19	537	767	997	kΩ
		SVDCTL.SVDC[4:0] bits = 0x1a	554	792	1,030	kΩ
		SVDCTL.SVDC[4:0] bits = 0x1b	572	817	1,062	kΩ
		SVDCTL.SVDC[4:0] bits = 0x1c	589	842	1,095	kΩ
		SVDCTL.SVDC[4:0] bits = 0x1d	607	867	1,127	kΩ
		SVDCTL.SVDC[4:0] bits = 0x1e	624	892	1,160	kΩ
		SVDCTL.SVDC[4:0] bits = 0x1f	642	917	1,192	kΩ
SVD detection voltage	Vsvd	SVDCTL.SVDC[4:0] bits = 0x0c	1.76	1.80	1.85	V
		SVDCTL.SVDC[4:0] bits = 0x0d	1.85	1.90	1.95	V
		SVDCTL.SVDC[4:0] bits = 0x0e	1.95	2.00	2.05	V
		SVDCTL.SVDC[4:0] bits = 0x0f	2.05	2.10	2.15	V
		SVDCTL.SVDC[4:0] bits = 0x10	2.15	2.20	2.26	V
		SVDCTL.SVDC[4:0] bits = 0x11	2.24	2.30	2.36	V
		SVDCTL.SVDC[4:0] bits = 0x12	2.34	2.40	2.46	V
		SVDCTL.SVDC[4:0] bits = 0x13	2.44	2.50	2.56	V
		SVDCTL.SVDC[4:0] bits = 0x14	2.54	2.60	2.67	V
		SVDCTL.SVDC[4:0] bits = 0x15	2.63	2.70	2.77	V
		SVDCTL.SVDC[4:0] bits = 0x16	2.73	2.80	2.87	V
		SVDCTL.SVDC[4:0] bits = 0x17	2.83	2.90	2.97	V
		SVDCTL.SVDC[4:0] bits = 0x18	2.93	3.00	3.08	V
		SVDCTL.SVDC[4:0] bits = 0x19	3.02	3.10	3.18	V
		SVDCTL.SVDC[4:0] bits = 0x1a	3.12	3.20	3.28	V
		SVDCTL.SVDC[4:0] bits = 0x1b	3.22	3.30	3.38	V
		SVDCTL.SVDC[4:0] bits = 0x1c	3.32	3.40	3.49	V
		SVDCTL.SVDC[4:0] bits = 0x1d	3.41	3.50	3.59	V
		SVDCTL.SVDC[4:0] bits = 0x1e	3.51	3.60	3.69	V
		SVDCTL.SVDC[4:0] bits = 0x1f	3.61	3.70	3.79	V
SVD circuit enable response time	tsvden	*1	-	-	500	μs
SVD circuit response time	tsvo		_	-	60	μs
SVD circuit current	Isvo	SVDCTL.SVDMD[1:0] bits = 0x0, SVDCTL.SVDC[4:0]	_	17	30	μA
		bits = 0x0c, CLK_SVD = 32 kHz, Ta = 25 °C				'
		SVDCTL.SVDMD[1:0] bits = 0x1, SVDCTL.SVDC[4:0]	_	4	6	μΑ
		bits = 0x0c, CLK_SVD = 32 kHz, Ta = 25 °C				'
		SVDCTL.SVDMD[1:0] bits = 0x2, SVDCTL.SVDC[4:0]	-	2	4	μΑ
		bits = 0x0c, CLK_SVD = 32 kHz, Ta = 25 °C				'
		SVDCTL.SVDMD[1:0] bits = 0x3, SVDCTL.SVDC[4:0]	-	1	3	μΑ
		bits = 0x0c, CLK_SVD = 32 kHz, Ta = 25 °C				

^{*1} If CLK_SVD is configured in the neighborhood of 32 kHz, the SVDINTF.SVDDT bit is masked during the tsvDEN period and it retains the previous value.



SVD circuit current-power supply voltage characteristic

Ta = 25 °C, SVDCTL.SVDC[4:0] bits = 0x0c, CLK_SVD = 32 kHz, Typ. value



17.9 UART (UART) Characteristics

Unless otherwise specified: VDD = 1.8 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Transfer baud rate	UBRT1	Normal mode	150	_	460,800	bps
	UBRT2	IrDA mode	150	_	115,200	bps


17.10 Synchronous Serial Interface (SPIA) Characteristics

Unless otherwise specified: $V_{DD} = 1.8$ to 5.5 V, $V_{SS} = 0$ V, $T_{a} = -40$ to 85 °C


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
SPICLKn cycle time	tscyc		500	_	-	ns
SPICLKn High pulse width	tsckh		200	-	-	ns
SPICLKn Low pulse width	tsckl		200	-	-	ns
SDIn setup time	tsps		70	-	-	ns
SDIn hold time	tsdh		10	_	-	ns
SDOn output delay time	tspo	CL = 30 pF *1	-	-	100	ns
#SPISSn setup time	tsss		70	_	-	ns
#SPISSn High pulse width	tssн		80	_	-	ns
SDOn output start time	tsdd	CL = 30 pF *1	-	-	100	ns
SDOn output stop time	tsdz	C _L = 30 pF *1	-	-	80	ns

^{*1} CL = Pin load

Common to master and slave modes



Slave mode




17.11 I2C (I2C) Characteristics

Unless otherwise specified: $V_{DD} = 1.8$ to 5.5 V, $V_{SS} = 0$ V, $T_{A} = -40$ to 85 °C

lkom	Cumbal	Condition	St	andard mo	de		Fast mode	,	Unit
Item	Symbol	Condition	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
SCLn frequency	fscL		0	_	100	0	_	400	kHz
Hold time (repeated) START condition *	thd:sta		4.0	-	-	0.6	-	-	μs
SCLn Low pulse width	tLow		4.7	-	-	1.3	-	-	μs
SCLn High pulse width	thigh		4.0	-	-	0.6	-	-	μs
Repeated START condition setup time	tsu:sta		4.7	-	-	0.6	-	-	μs
Data hold time	thd:dat		0	-	-	0	-	-	μs
Data setup time	tsu:dat		250	-	-	100	-	-	ns
SDAn, SCLn rise time	tr		-	_	1,000	-	_	300	ns
SDAn, SCLn fall time	tr		-	_	300	-	_	300	ns
STOP condition setup time	tsu:sто		4.0	_	-	0.6	_	-	μs
Bus free time	tbuf		4.7	_	-	1.3	-	-	μs

* After this period, the first clock pulse is generated.



17.12 LCD Driver (LCD8A) Characteristics

The LCD driver characteristics varies depending on the panel load (panel size, drive duty, number of display pixels and display contents), so evaluate them by connecting to the actually used LCD panel.

Unless otherwise specified: VDD = 1.8 to 5.5 V, Vss = 0 V, Ta = 25 °C, LCD8TIM.BSTC[1:0] bits = 0x1 (Voltage booster clock = 2 kHz), No panel load


Item	Symbol	C	Condition	Min.	Тур.	Max.	Unit
LCD drive voltage	V _{C1}	Connect 1 MΩ load r	esistor between Vss and Vc1	0.32 ×	_	0.35 ×	V
(Vc2 reference voltage)				Vc3 (Тур.)		Vсз (Тур.)	
V _{DD} = 2.5 to 5.5 V	Vc2	Connect 1 MΩ load re	esistor between Vss and Vc2	0.66 ×	-	0.69 ×	V
				Vc3 (Тур.)		Vсз (Тур.)	
	Vсз	Connect 1 MΩ load	LCD8PWR.LC[3:0] bits = 0x0	2.47	2.55	2.63	V
		resistor between Vss	LCD8PWR.LC[3:0] bits = 0x1	2.53	2.61	2.69	V
		and Vc3	LCD8PWR.LC[3:0] bits = 0x2	2.59	2.67	2.75	V
			LCD8PWR.LC[3:0] bits = 0x3	2.65	2.73	2.81	V
			LCD8PWR.LC[3:0] bits = 0x4	2.71	2.79	2.87	V
			LCD8PWR.LC[3:0] bits = 0x5	2.75	2.84	2.93	V
			LCD8PWR.LC[3:0] bits = 0x6	2.81	2.90	2.99	V
			LCD8PWR.LC[3:0] bits = 0x7	2.87	2.96	3.05	V
			LCD8PWR.LC[3:0] bits = 0x8	2.93	3.02	3.11	V
			LCD8PWR.LC[3:0] bits = 0x9	2.99	3.08	3.17	V
			LCD8PWR.LC[3:0] bits = 0xa	3.05	3.14	3.23	V
			LCD8PWR.LC[3:0] bits = 0xb	3.10	3.20	3.30	V
			LCD8PWR.LC[3:0] bits = 0xc	3.16	3.26	3.36	V
			LCD8PWR.LC[3:0] bits = 0xd	3.22	3.32	3.42	V
			LCD8PWR.LC[3:0] bits = 0xe	3.28	3.38	3.48	V
			LCD8PWR.LC[3:0] bits = 0xf	3.34	3.44	3.54	V
LCD drive veltage	V _{C1}	Connect 1 MO load r			-	0.36 ×	V
LCD drive voltage (Vc1 reference voltage)	VC1	Connect i Missioad n	esistor between Vss and Vc1	0.33 ×	_		٧
V _{DD} = 1.8 to 5.5 V	V _{C2}	Cannact 1 MO land w	asistar batusan Vas and Vas	Vcз (Тур.)		Vc3 (Typ.)	V
VDD = 1.8 to 5.5 V	VC2	Connect 1 MIS load n	esistor between Vss and Vc2	0.66 ×	_	0.69 ×	V
		0 14.1401 1	1 ODODIA/D 1 Of 0 011 '1	Vcз (Тур.)	0.40	Vcs (Typ.)	
	Vсз	Connect 1 MΩ load	LCD8PWR.LC[3:0] bits = 0x0	2.41	2.48	2.55	V
			LCD8PWR.LC[3:0] bits = 0x1	2.46	2.54	2.62	V
		and Vc3	LCD8PWR.LC[3:0] bits = 0x2	2.51	2.59	2.67	V
			LCD8PWR.LC[3:0] bits = 0x3	2.57	2.65	2.73	V
			LCD8PWR.LC[3:0] bits = 0x4	2.63	2.71	2.79	V
			LCD8PWR.LC[3:0] bits = 0x5	2.68	2.76	2.84	V
			LCD8PWR.LC[3:0] bits = $0x6$	2.74	2.82	2.90	V
			LCD8PWR.LC[3:0] bits = $0x7$	2.79	2.88	2.97	V
			LCD8PWR.LC[3:0] bits = 0x8	2.85	2.94	3.03	V
			LCD8PWR.LC[3:0] bits = 0x9	2.90	2.99	3.08	V
			LCD8PWR.LC[3:0] bits = 0xa	2.96	3.05	3.14	V
			LCD8PWR.LC[3:0] bits = 0xb	3.02	3.11	3.20	V
			LCD8PWR.LC[3:0] bits = 0xc	3.07	3.17	3.27	V
			LCD8PWR.LC[3:0] bits = 0xd	3.13	3.23	3.33	V
			LCD8PWR.LC[3:0] bits = 0xe	3.18	3.28	3.38	V
			LCD8PWR.LC[3:0] bits = 0xf	3.24	3.34	3.44	V
Segment/Common output	Isegh	SEG0-31, COM0-7		-	_	-10	μΑ
current		VSEGH = VC3/VC2/VC1 -	0.1 V, Ta = -40 to 85 °C				
	ISEGL	SEG0-31, COM0-7		10	_	_	μΑ
		· '	- 0.1 V, Ta = -40 to 85 °C				
LCD circuit current	ILCD2		bits = 0x1 (checker pattern),	_	1.8	5	μA
(Vc2 reference voltage)		LCD8PWR.VCSEL bit				'	'
]		LCD8DSP.DSPC[1:0]		_	0.5	3.5	μA
		LCD8PWR.VCSEL bit					P
LCD circuit current	ILCD1		bits = 0x1 (checker pattern),	_	3.6	9	μA
(Vc1 reference voltage)	1.200	LCD8PWR.VCSEL bit			0.0		۳,,
(13.13.0100 Voltago)		LCD8DSP.DSPC[1:0]		_	0.8	6	μA
		LCD8PWR.VCSEL bit			0.0		μ, ι
LCD circuit current	ILCD2H	LCD8DSP.DSPC[1:0]		_	10	20	μA
in heavy load protection mode	ILCD2H	LCD8PWR.VCSEL bit		_	10	20	μΛ
(Vc2 reference voltage)		LCD8PWR.HVLD bit					
LCD circuit current	ILCD1H	LCD8DSP.DSPC[1:0]		_	5	15	μA
in heavy load protection mode	ILCOIH	LCD8PWR.VCSEL bit		_	3	10	μΑ
(Vc1 reference voltage)		LCD8PWR.HVLD bit					
(voi reference voitage)		LEODOL MUTUALD DIE	- ı -				

^{*1} Other LCD driver settings: LCD8PWR.LC[3:0] bits = 0xf, CLK_LCD8A = 32 kHz, LCD8TIM.FRMCNT[3:0] bits = 0x3 (frame frequency = 64 Hz)

^{*2} The value is added to the current consumption in HALT/RUN mode. Current consumption increases according to the display contents and panel load.


LCD drive voltage-power supply voltage characteristic (Vc2 reference voltage)

Ta = 25 °C, Typ. value, when a 1 M Ω load resistor is connected between Vss and Vc₃ (no panel load)




LCD drive voltage-power supply voltage characteristic (Vc1 reference voltage)

Ta = 25 °C, Typ. value, when a 1 M Ω load resistor is connected between Vss and Vc₃ (no panel load)




LCD drive voltage-temperature characteristic (Vc₁/Vc₂ reference voltage)

Typ. value, when a load is connected to the $\ensuremath{\text{Vc}}_3$ pin only




LCD drive voltage-load characteristic

Ta = 25 °C, Typ. value, LCD8PWR.LC[3:0] bits = 0xf, when a load is connected to the Vc3 pin only



LCD circuit current-load characteristic

Ta = 25 °C, Typ. value, LCD8PWR.LC[3:0] bits = 0xf, when a load is connected to the Vc3 pin only



17.13 R/F Converter (RFC) Characteristics


R/F converter characteristics change depending on conditions (board pattern, components used, etc.). Use these characteristic values as a reference and perform evaluation using the actual printed circuit board.

Unless otherwise specified: VDD = 1.8 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C

Item	Symbol	Conditi	on	Min.	Тур.	Max.	Unit
Reference/sensor oscillation	freclk			1	_	4,000	kHz
frequency							
Reference/sensor oscillation	Δfrfclk/ΔIC	Ta = 25 °C	VDD = 1.8 V	-30	-	30	%
frequency IC deviation		*1	VDD = 5.5 V	-40	-	40	%
Reference resistor/resistive sensor	RREF, RSEN			10	-	-	kΩ
resistance							
Reference capacitance	CREF			100	-	_	pF
Time base counter clock frequency	ftcclk			-	-	8.2	MHz
High level Schmitt input threshold	V _{T+}			0.5 × VDD	-	0.9 × VDD	V
voltage							
Low level Schmitt input threshold	V _T -			0.1 × VDD	-	0.5 × VDD	V
voltage							
Schmitt input hysteresis voltage	ΔVτ			180	-	-	mV
R/F converter operating current	IRFC	CREF = 1000 pF,	DC oscillation	-	0.9	1.5	mA
		RREF/RSEN = 100 k Ω ,	mode				
		Ta = 25 °C	AC oscillation	-	2	3.5	mA
			mode				

^{*1} In this characteristic, unevenness between production lots, and variations in measurement board, resistances and capacitances are taken into account.

Waveforms for external clock input mode




RFC reference/sensor oscillation frequencyresistance characteristic


CREF = 1,000 pF, Ta = 25 °C, Typ. value 1,000.0 100.0 ΔfRFCLK/ΔIC VDD = 5.5 V 1.0 0.1 100 100 1,000 10,000 RREF/RSEN [kΩ]

RFC reference/sensor oscillation frequencycapacitance characteristic


RREF/RSEN = 100 k Ω , Ta = 25 °C, Typ. value



RFC reference/sensor oscillation current consumption-frequency characteristic (DC oscillation mode)




RFC reference/sensor oscillation current consumption-frequency characteristic (AC oscillation mode)




17.14 MR Sensor Controller (AMRC) Characteristics

Unless otherwise specified: Vpp = 2.0 to 5.5 V. Vss = 0 V. Ta = -40 to 85 °C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
High level output current	Іон	SENSEN, EVPLS, EXHYSn,	_	_	-0.5	mA
		$V_{OH} = 0.9 \times V_{DD}$				
Low level output current	lol	SENSEN, EVPLS, EXHYSn,	0.5	-	-	mA
		Vol = 0.1 × VDD				
Leakage current	ILEAK	CMPINnP, CMPINnN	-150	_	150	nA
Pin capacitance	CIN	CMPINnP, CMPINnN	-	_	15	рF
Comparator input voltage range	VICCMP	CMPINnP, CMPINnN	0	-	VDD - 1.0	V
Comparator input offset voltage	VorsCMP	Ta = 25 °C	-	3	24	mV
Comparator input hysteresis voltage	ΔV TCMP	Ta = 25 °C	-	1.25×10^{-3}	-	V
				× Vdd		
SENSEN trigger pulse width	tpwSENSEN		5	_	-	μs
Comparator response time	tresCMPHL	When the comparator output changes	0.5	0.75	1	μs
		H to L				
	tresCMPLH	When the comparator output changes	0.5	0.75	1	μs
		L to H				
MR sensor controller circuit current	IAMRC	Ta = 25 °C, V _{DD} = 3.3 V,	-	6.5	-	μΑ
		Rsensen = $5 k\Omega$,				
		sampling cycle = 682.7 Hz,				
		MR sensor current, IHALT2 and ILCD2				
		currents included				



18 Basic External Connection Diagram



Sample external components

Symbol	Name	Recommended components
X'tal1	32 kHz crystal resonator	C-002RX (R ₁ = 50 kΩ (Max.), C _L = 7 pF) manufactured by EPSON TOYOCOM
		Corporation
C _{G1}	OSC1 gate capacitor	Trimmer capacitor or ceramic capacitor
C _{D1}	OSC1 drain capacitor	Ceramic capacitor
CPW1	Bypass capacitor between VDD-Vss	Ceramic capacitor or electrolytic capacitor
CPW2	V _{D1} stabilization capacitor	Ceramic capacitor
CLCD1-3	V _{C1-3} stabilization capacitor	Ceramic capacitor
CLCD4	LCD voltage boosting capacitor	Ceramic capacitor
RDBG	DSIO pull-up resistor	Thick film chip resistor
CRES	#RESET power-on-reset capacitor	Ceramic capacitor
MR	MR sensor	KG1205-61 manufactured by KOHDEN Co.,Ltd.
RREF	RFC reference resistor	Thick film chip resistor
RTMP1, 2	Resistive sensors	Temperature sensor 103AP-2 manufactured by SEMITEC Corporation
		Humidity sensor C15-M53R manufactured by SHINYEI Technology Co.,Ltd.
		(* In AC oscillation mode for resistive sensor measurements)
CREF	RFC reference capacitor	Ceramic capacitor
CVPP	Capacitor between Vss-VPP	Ceramic capacitor

^{*} For recommended component values, refer to "Recommended Operating Conditions" in the "Electrical Characteristics" chapter.

19 Package

QFP13-64PIN (P-LQFP064-1010-0.50)

(Unit: mm)




Figure 19.1 TQFP13-64PIN Package Dimensions

Appendix A List of Peripheral Circuit Control Registers

0x400	0-0x4008					N	Misc Registers (MISC)
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4000	MSCPROT (MISC System Protect Register)	15–0	PROT[15:0]	0x0000	H0	R/W	-
0x4002	MSCIRAMSZ	15–9	_	0x00	-	R	-
	(MISC IRAM Size	8	(reserved)	0	H0	R/WP	Always set to 0.
	Register)	7	_	0	_	R	_
		6–4	(reserved)	0x3	_	R	
		3	_	0	_	R	
		2–0	IRAMSZ[2:0]	0x3	H0	R/WP	
0x4004	MSCTTBRL (MISC Vector Table	15–8	TTBR[15:8]	0x80	H0	R/WP	_
	Address Low Register)	7–0	TTBR[7:0]	0x00	H0	R	
0x4006	MSCTTBRH (MISC Vector Table	15–8	_	0x00	-	R	_
	Address High Register)	7–0	TTBR[23:16]	0x00	H0	R/WP	
0x4008	MSCPSR	15–8	_	0x00	-	R	_
	(MISC PSR Register)	7–5	PSRIL[2:0]	0x0	H0	R	
		4	PSRIE	0	H0	R	
		3	PSRC	0	H0	R	
		2	PSRV	0	H0	R	
		1	PSRZ	0	H0	R	
		0	PSRN	0	H0	R	

0x4020 Power Ge						wer Generator (PWG)	
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4020	PWGVD1CTL	15–8	_	0x00	-	R	_
	(PWG VD1 Regulator	7–2	-	0x00	-	R	
	Control Register)	1–0	REGMODE[1:0]	0x0	H0	R/WP	1

0x404	0-0x404e					C	lock Generator (CLG)
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4040	CLGSCLK	15	WUPMD	0	H0	R/WP	_
	(CLG System Clock	14	_	0	-	R	
	Control Register)	13–12	WUPDIV[1:0]	0x0	H0	R/WP	
		11–10	_	0x0	-	R	
		9–8	WUPSRC[1:0]	0x0	H0	R/WP	
		7–6	_	0x0	-	R	
		5–4	CLKDIV[1:0]	0x0	H0	R/WP	
		3–2	_	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/WP	
0x4042	CLGOSC	15–12	_	0x0	_	R	_
	(CLG Oscillation	11	EXOSCSLPC	1	H0	R/W	
	Control Register)	10	_	1	-	R	
		9	OSC1SLPC	1	H0	R/W	
		8	IOSCSLPC	1	H0	R/W	
		7–4	_	0x0	_	R	
		3	EXOSCEN	0	H0	R/W	
		2	_	0	-	R	
		1	OSC1EN	0	H0	R/W	
		0	IOSCEN	1	H0	R/W	

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4044	CLGIOSC	15–8	-	0x00	_	R	_
	(CLG IOSC Control	7–5	_	0x0	-	R	
	Register)	4	IOSCSTM	0	H0	R/WP	
		3–0	_	0x0	-	R	
0x4046	CLGOSC1	15	_	0	_	R	_
	(CLG OSC1 Control	14	OSDRB	0	H0	R/WP	
	Register)	13	OSDEN	0	H0	R/WP	
		12	OSC1BUP	0	H0	R/WP	
		11	_	0	-	R	
		10-8	CGI1[2:0]	0x0	H0	R/WP	
		7–6	INV1B[1:0]	0x3	H0	R/WP	
		5–4	INV1N[1:0]	0x1	H0	R/WP	
		3-2	_	0x0	_	R	
		1–0	OSC1WT[1:0]	0x2	H0	R/WP	
0x404a	CLGINTF	15–8	_	0x00	_	R	_
	(CLG Interrupt Flag	7–6	_	0x0	-	R	
	Register)	5	OSC1STPIF	0	H0	R/W	Cleared by writing 1.
		4	IOSCTEDIF	0	H0	R/W	
		3–2	_	0x0	_	R	_
		1	OSC1STAIF	0	H0	R/W	Cleared by writing 1.
		0	IOSCSTAIF	0	H0	R/W	
0x404c	CLGINTE	15–8	-	0x00	_	R	_
	(CLG Interrupt Enable	7–6	_	0x0	-	R	
	Register)	5	OSC1STPIE	0	H0	R/W	
		4	IOSCTEDIE	0	H0	R/W	
		3-2	_	0x0	-	R	
		1	OSC1STAIE	0	H0	R/W	
		0	IOSCSTAIE	0	H0	R/W	
0x404e	CLGFOUT	15–8	_	0x00	-	R	_
	(CLG FOUT Control	7	-	0	_	R	
	Register)	6–4	FOUTDIV[2:0]	0x0	H0	R/W	
		3–2	FOUTSRC[1:0]	0x0	H0	R/W	
		1	-	0	_	R	
		0	FOUTEN	0	H0	R/W	

0x4080-0x408e Interrupt Controller (ITC) Address Register name Bit name Initial Reset R/W Remarks 0x4080 ITCLV0 15–11 0x00 R (ITC Interrupt Level R/W 0x0 Port interrupt (ILVPPORT) 10-8 |ILV1[2:0] H0 Setup Register 0) 7–3 0x00 R 2-0 R/W Supply voltage detector 0x0 H0 ILV0[2:0] interrupt (ILVSVD) 0x4082 ITCLV1 0x00 15-11 R (ITC Interrupt Level 10-8 ILV3[2:0] 0x0 H0 R/W Real-time clock interrupt Setup Register 1) (ILVRTCA_0) 7-3 0x00 R 2-0 ILV2[2:0] 0x0 H0 R/W Clock generator interrupt (ILVCLG) 0x4084 ITCLV2 15-11 0x00 (ITC Interrupt Level 10-8 ILV5[2:0] H0 R/W UART interrupt (ILVUART_0) 0x0 Setup Register 2) 0x00 7–3 R 2-0 ILV4[2:0] 0x0 H0 R/W 16-bit timer Ch.0 interrupt (ILVT16_0)

APPENDIX A LIST OF PERIPHERAL CIRCUIT CONTROL REGISTERS

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4086	ITCLV3	15–11	_	0x00	_	R	-
	(ITC Interrupt Level Setup Register 3)	10–8	ILV7[2:0]	0x0	H0	R/W	Synchronous serial interface Ch.0 interrupt (ILVSPIA_0)
		7–3	_	0x00	_	R	_
		2–0	ILV6[2:0]	0x0	H0	R/W	16-bit timer Ch.1 interrupt (ILVT16_1)
0x4088	ITCLV4	15–11	_	0x00	_	R	-
	(ITC Interrupt Level Setup Register 4)	10–8	ILV9[2:0]	0x0	H0	R/W	16-bit timer Ch.2 interrupt (ILVT16_2)
		7–3	_	0x00	-	R	_
		2–0	ILV8[2:0]	0x0	H0	R/W	I ² C interrupt (ILVI2C_0)
0x408a	ITCLV5	15–11	_	0x00	_	R	_
	(ITC Interrupt Level Setup Register 5)	10–8	ILV11[2:0]	0x0	H0	R/W	16-bit timer Ch.4 interrupt (ILVT16_4)
		7–3	-	0x00	_	R	_
		2–0	ILV10[2:0]	0x0	H0	R/W	16-bit timer Ch.3 interrupt (ILVT16_3)
0x408c	ITCLV6	15–11	_	0x00	_	R	_
	(ITC Interrupt Level Setup Register 6)	10–8	ILV13[2:0]	0x0	H0	R/W	LCD driver interrupt (ILVLCD8A)
		7–3	-	0x00	_	R	_
		2–0	ILV12[2:0]	0x0	H0	R/W	Synchronous serial interface Ch.1 interrupt (ILVSPIA_1)
0x408e	ITCLV7	15–11	_	0x00	_	R	_
	(ITC Interrupt Level Setup Register 7)	10–8	ILV15[2:0]	0x0	H0	R/W	MR sensor controller interrupt (ILVAMRC)
		7–3	_	0x00	-	R	_
		2–0	ILV14[2:0]	0x0	H0	R/W	R/F converter interrupt (ILVRFC_0)

0x40a	0-0x40a2					W	atchdog Timer (WDT)
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x40a0	WDTCLK	15–9	_	0x00	_	R	_
	(WDT Clock Control	8	DBRUN	0	H0	R/WP	
	Register)	7–6	-	0x0	_	R	
		5–4	CLKDIV[1:0]	0x0	H0	R/WP	
		3–2	-	0x0	_	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/WP	
0x40a2	WDTCTL	15–8	-	0x00	_	R	_
	(WDT Control	7–5	_	0x0	_	R	
	Register)	4	WDTCNTRST	0	H0	WP	Always read as 0.
		3–0	WDTRUN[3:0]	0xa	H0	R/WP	_

UX40C	0-0x40d2					H	eal-time Clock (RTCA
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x40c0	RTCCTL	15	RTCTRMBSY	0	H0	R	_
	(RTC Control	14–8	RTCTRM[6:0]	0x00	H0	W	Read as 0x00.
	Register)	7	_	0	-	R	_
		6	RTCBSY	0	H0	R	
		5	RTCHLD	0	H0	R/W	Cleared by setting the
							RTCCTL.RTCRST bit to 1.
		4	RTC24H	0	H0	R/W	
		3	_	0	-	R	
		2	RTCADJ	0	H0	R/W	Cleared by setting the RTCCTL.RTCRST bit to 1.
		1	RTCRST	0	H0	R/W	
		0	RTCRUN	0	H0	R/W	
0x40c2	RTCALM1	15	_	0	_	R	_
	(RTC Second Alarm	14–12	RTCSHA[2:0]	0x0	H0	R/W	
	Register)		RTCSLA[3:0]	0x0	H0	R/W	
		7–0	-	0x00	-	R	
0x40c4	RTCALM2	15	_	0	_	R	_
	(RTC Hour/Minute	14	RTCAPA	0	H0	R/W	_
	Alarm Register)		RTCHHA[1:0]	0x0	H0	R/W	
			RTCHLA[3:0]	0x0	H0	R/W	
		7	_	0	-	R	
		6–4	RTCMIHA[2:0]	0x0	H0	R/W	
		3–0	RTCMILA[3:0]	0x0	H0	R/W	_
0x40c6	RTCSWCTL	15–12	BCD10[3:0]	0x0	H0	R	_
	(RTC Stopwatch		BCD100[3:0]	0x0	HO	R	_
	Control Register)	7–5	_	0x0	-	R	_
		4	SWRST	0	H0	W	Read as 0.
		3–1	_	0x0	-	R	_
		0	SWRUN	0	H0	R/W	_
0x40c8	RTCSEC	15	_	0	_	R	_
37,4000	(RTC Second/1Hz	_	RTCSH[2:0]	0x0	H0	R/W	
	Register)		RTCSL[3:0]	0x0	H0	R/W	
		7	RTC1HZ	0	H0	R	Cleared by setting the
		6	RTC2HZ	0	HO	R	RTCCTL.RTCRST bit to 1.
		5	RTC4HZ	0	HO	R	
		4	RTC8HZ	0	HO	R	
		3	RTC16HZ	0	H0	R	
		2	RTC32HZ	0	H0	R	
		1	RTC64HZ	0	H0	R	
		0	RTC128HZ	0	H0	R	
0x40ca	RTCHUR	15	_	0	<u> </u>	R	_
	(RTC Hour/Minute	14	RTCAP	0	H0	R/W	-
	Register)		RTCHH[1:0]	0x1	H0	R/W	
			RTCHL[3:0]	0x2	H0	R/W	-
		7	_	0	-	R	-
		6–4	RTCMIH[2:0]	0x0	H0	R/W	1
		3–0	RTCMIL[3:0]	0x0	H0	R/W	-
0x40cc	RTCMON	15–13		0x0		R	
JA4000	(RTC Month/Day	12	RTCMOH	0.00	H0	R/W	-
	Register)	-	RTCMOL[3:0]	0x1	H0	R/W	-
	,	_	TTOWOL[J.U]	0x1	_ HU	R	-
					. –		
		7–6 5–4	RTCDH[1:0]	0x0	H0	R/W	

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x40ce	RTCYAR	15–11	_	0x00	_	R	_
	(RTC Year/Week	10–8	RTCWK[2:0]	0x0	H0	R/W	
	Register)	7–4	RTCYH[3:0]	0x0	H0	R/W	
		3–0	RTCYL[3:0]	0x0	H0	R/W	
0x40d0	RTCINTF	15	RTCTRMIF	0	H0	R/W	Cleared by writing 1.
	(RTC Interrupt Flag	14	SW1IF	0	H0	R/W	
	Register)	13	SW10IF	0	H0	R/W	
		12	SW100IF	0	H0	R/W	
		11–9	_	0x0	-	R	_
		8	ALARMIF	0	H0	R/W	Cleared by writing 1.
		7	1DAYIF	0	H0	R/W	
		6	1HURIF	0	H0	R/W	
		5	1MINIF	0	H0	R/W	
		4	1SECIF	0	H0	R/W	
		3	1_2SECIF	0	H0	R/W	
		2	1_4SECIF	0	H0	R/W	
		1	1_8SECIF	0	H0	R/W	
		0	1_32SECIF	0	H0	R/W	
0x40d2	RTCINTE	15	RTCTRMIE	0	H0	R/W	_
	(RTC Interrupt Enable	14	SW1IE	0	H0	R/W	
	Register)	13	SW10IE	0	H0	R/W	
		12	SW100IE	0	H0	R/W	
		11–9	_	0x0	-	R	
		8	ALARMIE	0	H0	R/W	
		7	1DAYIE	0	H0	R/W	
		6	1HURIE	0	H0	R/W	
		5	1MINIE	0	H0	R/W	
		4	1SECIE	0	H0	R/W	
		3	1_2SECIE	0	H0	R/W	
		2	1_4SECIE	0	H0	R/W	
		1	1_8SECIE	0	H0	R/W	
		0	1_32SECIE	0	H0	R/W	

0x4100–0x4106 Supply Voltage Detector (SVD)

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4100	SVDCLK	15–9	_	0x00	_	R	_
	(SVD Clock Control	8	DBRUN	1	H0	R/WP	
	Register)	7	_	0	-	R	
		6–4	CLKDIV[2:0]	0x0	H0	R/WP	
		3–2	_	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/WP	
0x4102	SVDCTL	15	VDSEL	0	H1	R/WP	_
	(SVD Control Register)	14–13	SVDSC[1:0]	0x0	H0	R/WP	Writing takes effect when the SVDCTL.SVDMD[1:0] bits are not 0x0.
		12–8	SVDC[4:0]	0x00	H1	R/WP	_
		7–4	SVDRE[3:0]	0x0	H1	R/WP	
		3	-	0	-	R	
		2–1	SVDMD[1:0]	0x0	H0	R/WP	
		0	MODEN	0	H1	R/WP	
0x4104	SVDINTF	15–9	_	0x00	_	R	_
	(SVD Status and In-	8	SVDDT	Х	-	R	
	terrupt Flag Register)	7–1	_	0x00	-	R	
		0	SVDIF	0	H1	R/W	Cleared by writing 1.
0x4106	SVDINTE	15–8	_	0x00	_	R	_
	(SVD Interrupt Enable	7–1	_	0x00	-	R	
	Register)	0	SVDIE	0	H0	R/W	

0x4160-0x416c						1	6-bit Timer (T16) Ch.0
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4160	T16_0CLK	15–9	_	0x00	_	R	_
	(T16 Ch.0 Clock	8	DBRUN	0	H0	R/W	
	Control Register)	7–4	CLKDIV[3:0]	0x0	H0	R/W	
		3–2	_	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/W	
0x4162	T16_0MOD	15–8	_	0x00	_	R	-
	(T16 Ch.0 Mode	7–1	_	0x00	-	R	
	Register)	0	TRMD	0	H0	R/W	
0x4164	T16_0CTL	15–9	_	0x00	_	R	_
	(T16 Ch.0 Control Register)	8	PRUN	0	H0	R/W	
		7–2	_	0x00	-	R	
		1	PRESET	0	H0	R/W	
		0	MODEN	0	H0	R/W	
0x4166	T16_0TR (T16 Ch.0 Reload Data Register)	15–0	TR[15:0]	0xffff	H0	R/W	-
0x4168	T16_0TC (T16 Ch.0 Counter Data Register)	15–0	TC[15:0]	0xffff	H0	R	-
0x416a	T16_0INTF	15–8	_	0x00	_	R	_
	(T16 Ch.0 Interrupt Flag Register)	7–1	_	0x00	-	R	
		0	UFIF	0	H0	R/W	Cleared by writing 1.
0x416c	T16_0INTE (T16 Ch.0 Interrupt	15–8	_	0x00	_	R	_
		7–1	_	0x00	_	R	
	Enable Register)	0	UFIE	0	H0	R/W	

0x41b	0					Flash	Controller (FLASHC)
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x41b0	FLASHCWAIT	15–8	_	0x00	_	R	_
	(FLASHC Flash Read	7	XBUSY	0	H0	R	
	Cycle Register)	6–2	_	0x00	-	R	
		1–0	RDWAIT[1:0]	0x0	H0	R/WP	

0x420	0-0x42e2						I/O Ports (PPORT)
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4200	PODAT	15–8	P0OUT[7:0]	0x00	H0	R/W	_
	(P0 Port Data Register)	7–0	P0IN[7:0]	0x00	H0	R	
0x4202	POIOEN	15–8	P0IEN[7:0]	0x00	H0	R/W	_
	(P0 Port Enable Register)	7–0	P00EN[7:0]	0x00	H0	R/W	
0x4204	PORCTL	15–8	P0PDPU[7:0]	0x00	H0	R/W	-
	(P0 Port Pull-up/down Control Register)	7–0	P0REN[7:0]	0x00	H0	R/W	
0x4206	POINTF	15–8		0x00	-	R	-
(P0 Port Interrupt Flag Register)	7–0	P0IF[7:0]	0x00	H0	R/W	Cleared by writing 1.	
0x4208	POINTCTL	15–8	P0EDGE[7:0]	0x00	H0	R/W	-
	(P0 Port Interrupt Control Register)	7–0	P0IE[7:0]	0x00	H0	R/W	
0x420a	P0CHATEN (P0 Port Chattering	15–8	_	0x00	-	R	_
	Filter Enable Register)	7–0	P0CHATEN[7:0]	0x00	H0	R/W	

Dx420c	
(P0 Port Mode Select Register) 7-0 P0SEL[7:0] 0x00 H0 R/W 0x420e P0FNCSEL (P0 Port Function Select Register) 15-14 P07MUX[1:0] 0x0 H0 R/W	-
0x420e P0FNCSEL (P0 Port Function Select Register) 15-14 P07MUX[1:0] 0x0 H0 R/W R/W	-
Select Register 11-10 P05MUX[1:0] 0x0 H0 R/W 9-8 P04MUX[1:0] 0x0 H0 R/W 7-6 P03MUX[1:0] 0x0 H0 R/W 5-4 P02MUX[1:0] 0x0 H0 R/W 3-2 P01MUX[1:0] 0x0 H0 R/W 1-0 P00MUX[1:0] 0x0 H0 R/W 1-0 P00MUX[1:0] 0x0 H0 R/W 0x4210 P1DAT	-
9-8 P04MUX[1:0] 0x0 H0 R/W 7-6 P03MUX[1:0] 0x0 H0 R/W 5-4 P02MUX[1:0] 0x0 H0 R/W 3-2 P01MUX[1:0] 0x0 H0 R/W 1-0 P00MUX[1:0] 0x0 H0 R/W 1-0 P00MUX[1:0] 0x0 H0 R/W 1-0 P1DAT 15-12 P10UT[7:4] 0x0 H0 R/W Register) 11-8 0x0 H0 R 3-0 0x0 - R 0x4212 P1IOEN 15-12 P1IEN[7:4] 0x0 H0 R/W 1-8 0x0 - R	-
T-6 P03MUX[1:0] 0x0 H0 R/W	-
S-4 P02MUX[1:0] 0x0 H0 R/W 3-2 P01MUX[1:0] 0x0 H0 R/W 1-0 P00MUX[1:0] 0x0 H0 R/W 1-0 P00MUX[1:0] 0x0 H0 R/W 0x4210 P1DAT 15-12 P1OUT[7:4] 0x0 H0 R/W 11-8 -	-
3-2 P01MUX[1:0] 0x0 H0 R/W 1-0 P00MUX[1:0] 0x0 H0 R/W 0x4210 P1DAT 15-12 P1OUT[7:4] 0x0 H0 R/W (P1 Port Data 11-8 -	-
1-0 P00MUX[1:0] 0x0 H0 R/W	-
0x4210 P1DAT (P1 Port Data Register) 15-12 P1OUT[7:4] 0x0 H0 R/W - R Register) 11-8 - 0x0 - R 7-4 P1IN[7:4] 0x0 H0 R 3-0 - 0x0 - R 0x4212 P1IOEN (P1 Port Enable P1 In	-
(P1 Port Data Register) 11-8 - 0x0 - R 7-4 P1IN[7:4] 0x0 H0 R 3-0 - 0x0 - R 0x4212 P1IOEN (P1 Port Enable) 15-12 P1IEN[7:4] 0x0 H0 R/W - 0x0 - R	-
(P1 Port Data Register) 11-8 - 0x0 - R 7-4 P1IN[7:4] 0x0 H0 R 3-0 - 0x0 - R 0x4212 P1IOEN (P1 Port Enable) 15-12 P1IEN[7:4] 0x0 H0 R/W - 0x0 - R	-
Register) 7-4 P1IN[7:4] 0x0 H0 R	-
3-0 Ox0 - R Ox4212 P1IOEN 15-12 P1IEN[7:4] Ox0 H0 R/W - P1 P1 P1 P1 P1 P1 P1	-
(P1 Port Enable 11–8 – 0x0 – R	-
(P1 Port Enable 11–8 – 0x0 – R	
3-0 - 0x0 - R	
(P1 Port Pull-up/ 11–8 – 0x0 – R	=
down Control Regis- 7-4 P1REN[7:4] 0x0 H0 R/W	
ter) 3-0 - 0x0 - R	
0x421c	_
Register)	
0x421e P1FNCSEL 15–14 P17MUX[1:0] 0x0 H0 R/W -	_
(P1 Port Function 13–12 P16MUX[1:0] 0x0 H0 R/W	
Select Register) 11–10 P15MUX[1:0] 0x0 H0 R/W	
9–8 P14MUX[1:0] 0x0 H0 R/W	
7–6 P13MUX[1:0] 0x0 H0 R/W	
5–4 P12MUX[1:0] 0x0 H0 R/W	
3–2 P11MUX[1:0] 0x0 H0 R/W	
1–0 P10MUX[1:0] 0x0 H0 R/W	
0x4220 P2DAT 15–10 - 0x00 - R -	_
(P2 Port Data 9–8 P2OUT[1:0] 0x0 H0 R/W	
Register) 7–2 – 0x00 – R	
1-0 P2IN[1:0] 0x0 H0 R	
0x4222 P2IOEN 15–10 - 0x00 - R -	
(P2 Port Enable 9–8 P2IEN[1:0] 0x0 H0 R/W	
Register) 7–2 – 0x00 – R	
1-0 P2OEN[1:0] 0x0 H0 R/W	
0x4224 P2RCTL 15–10 - 0x00 - R -	
(P2 Port Pull-up/ 9–8 P2PDPU[1:0] 0x0 H0 R/W	
down Control Regis- 7–2 – 0x00 – R	
ter) 1–0 P2REN[1:0] 0x0 H0 R/W	
0x422c P2MODSEL 15-8 - 0x00 - R -	_
(P2 Port Mode Select Register) 7-0 P2SEL[7:0] 0x00 H0 R/W	
0x422e P2FNCSEL 15–14 P27MUX[1:0] 0x3 H0 R	
(P2 Port Function 13–12 P26MUX[1:0] 0x3 H0 R	
Select Register) 11–10 P25MUX[1:0] 0x3 H0 R	
9–8 P24MUX[1:0] 0x3 H0 R	
7–6 P23MUX[1:0] 0x3 H0 R	
5-4 P22MUX[1:0] 0x3 H0 R	
3–2 P21MUX[1:0] 0x0 H0 R/W	
1–0 P20MUX[1:0] 0x0 H0 R/W	

APPENDIX A LIST OF PERIPHERAL CIRCUIT CONTROL REGISTERS

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x423a	P3CHATEN	15–8	_	0x00	_	R	-
	(P3 Port Chattering	7–2	_	0x00	_	R	
	Filter Enable Register)	1–0	P3CHATEN[1:0]	0x0	H0	R/W	
0x423c	P3MODSEL	15–8	_	0x00	_	R	-
	(P3 Port Mode Select Register)	7–0	P3SEL[7:0]	0x00	H0	R/W	
0x423e	P3FNCSEL	15–14	P37MUX[1:0]	0x3	H0	R	_
	(P3 Port Function	13–12	P36MUX[1:0]	0x0	H0	R/W	
	Select Register)	11–10	P35MUX[1:0]	0x0	H0	R/W	
		9–8	P34MUX[1:0]	0x0	H0	R/W	
		7–6	P33MUX[1:0]	0x0	H0	R/W	
		5–4	P32MUX[1:0]	0x0	H0	R/W	
		3–2	P31MUX[1:0]	0x0	H0	R/W	
		1–0	P30MUX[1:0]	0x0	H0	R/W	
0x424c	P4MODSEL (P4 Port Mode Select	15–8	_	0x00	-	R	_
	Register)	7–0	P4SEL[7:0]	0x00	H0	R/W	
0x424e	P4FNCSEL	15–14	P47MUX[1:0]	0x3	H0	R	_
	(P4 Port Function	13–12	P46MUX[1:0]	0x3	H0	R	
	Select Register)	11–10	P45MUX[1:0]	0x3	H0	R	
		9–8	P44MUX[1:0]	0x3	H0	R	
		7–6	P43MUX[1:0]	0x3	H0	R	
		5–4	P42MUX[1:0]	0x3	H0	R	
		3–2	P41MUX[1:0]	0x3	H0	R	
		1–0	P40MUX[1:0]	0x3	H0	R	
0x4250	P5DAT	15–14	P5OUT[7:6]	0x0	H0	R/W	-
	(P5 Port Data	13–8	_	0x00	-	R	
	Register)	7–6	P5IN[7:6]	х	H0	R	
		5–0	-	0x00	-	R	
0x4252	P5IOEN	15–14	P5IEN[7:6]	0x0	H0	R/W	_
	(P5 Port Enable	13–8	_	0x00	-	R	
	Register)	7–6	P50EN[7:6]	0x0	H0	R/W	
		5–0	_	0x00	-	R	
0x4254	P5RCTL	15–14	P5PDPU[7:6]	0x0	H0	R/W	_
	(P5 Port Pull-up/	13–8	_	0x00	-	R	
	down Control Regis-	7–6	P5REN[7:6]	0x0	H0	R/W	
	ter)	5–0		0x00	-	R	
0x4256	P5INTF	15–8	_	0x00	-	R	_
	(P5 Port Interrupt	7–6	P5IF[7:6]	0x0	H0	R/W	Cleared by writing 1.
	Flag Register)	5–0	_	0x00	_	R	-
0x4258	P5INTCTL	15–14	P5EDGE[7:6]	0x0	H0	R/W	_
	(P5 Port Interrupt	13–8	_	0x00	_	R	
	Control Register)	7–6	P5IE[7:6]	0x0	H0	R/W	
		5–0	_	0x00	_	R	
0x425a	P5CHATEN	15–8		0x00	_	R	
	(P5 Port Chattering	7–6	P5CHATEN[7:6]	0x0	H0	R/W	1
	Filter Enable Register)	5–0	_	0x00	-	R	
0x425c	P5MODSEL	15–8	_	0x00	-	R	_
	(P5 Port Mode Select	7–0	P5SEL[7:0]	0x00	H0	R/W	-1

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x425e	P5FNCSEL	15–14	P57MUX[1:0]	0x2	H0	R	_
	(P5 Port Function	13–12	P56MUX[1:0]	0x2	H0	R	
	Select Register)	11–10	P55MUX[1:0]	0x3	H0	R	
		9–8	P54MUX[1:0]	0x3	H0	R	
		7–6	P53MUX[1:0]	0x3	H0	R	
		5–4	P52MUX[1:0]	0x3	H0	R	
		3–2	P51MUX[1:0]	0x3	H0	R	
		1–0	P50MUX[1:0]	0x3	H0	R	
0x42d0	PDDAT	15–11	_	0x00	_	R	_
	(Pd Port Data	10–8	PDOUT[2:0]	0x0	H0	R/W	
	Register)	7–2	_	0x00	-	R	
		1–0	PDIN[1:0]	х	H0	R	
0x42d2	PDIOEN	15–11	_	0x00	_	R	_
	(Pd Port Enable	10	reserved	0	H0	R/W	
	Register)	9–8	PDIEN[1:0]	0x0	H0	R/W	
		7–3	_	0x00	_	R	
		2–0	PDOEN[2:0]	0x0	H0	R/W	
0x42d4	PDRCTL	15–11	_	0x00	_	R	_
	(Pd Port Pull-up/	10	reserved	0	H0	R/W	
	down Control Regis-	9–8	PDPDPU[1:0]	0x0	H0	R/W	
	ter)	7–3	_	0x00	-	R	
		2	reserved	0	H0	R/W	
		1–0	PDREN[1:0]	0x0	H0	R/W	
0x42dc	PDMODSEL	15–8	_	0x00	_	R	_
	(Pd Port Mode Select	7–3	_	0x00	-	R	
	Register)	2–0	PDSEL[2:0]	0x7	H0	R/W	
0x42de	PDFNCSEL	15–8	_	0x00	_	R	_
	(Pd Port Function	7–6	_	0x0	-	R	
	Select Register)	5–4	PD2MUX[1:0]	0x0	H0	R/W	
		3–2	PD1MUX[1:0]	0x0	H0	R/W	
		1–0	PD0MUX[1:0]	0x0	H0	R/W	
0x42e0	PCLK	15–9		0x00	_	R	_
	(P Port Clock Control	8	DBRUN	0	H0	R/WP	
	Register)	7–4	CLKDIV[3:0]	0x0	H0	R/WP	
		3–2	-	0x0	_	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/WP	
0x42e2	PINTFGRP	15–8	_	0x00	_	R	_
	(P Port Interrupt Flag	7–6	_	0x0	_	R	
	Group Register)	5	P5INT	0	H0	R	
		4–1	_	0x0	_	R	
		0	POINT	0	H0	R	

0x438	0-0x438e						UART (UART)
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4380	UA0CLK	15–9	_	0x00	_	R	_
	(UART Ch.0 Clock	8	DBRUN	0	H0	R/W	
	Control Register)	7–6	-	0x0	-	R	
		5–4	CLKDIV[1:0]	0x0	H0	R/W	
		3–2	_	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/W	

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x4382	UA0MOD	15–10	_	0x00	_	R	_
	(UART Ch.0 Mode	9	INVIRRX	0	H0	R/W	
	Register)	8	INVIRTX	0	H0	R/W	
		7	-	0	-	R	
		6	PUEN	0	H0	R/W	
		5	OUTMD	0	H0	R/W	
		4	IRMD	0	H0	R/W	
		3	CHLN	0	H0	R/W	
		2	PREN	0	H0	R/W	
		1	PRMD	0	H0	R/W	
		0	STPB	0	H0	R/W	
0x4384	UA0BR	15–12	_	0x0	_	R	_
	(UART Ch.0 Baud-	11–8	FMD[3:0]	0x0	H0	R/W	1
	Rate Register)	7–0	BRT[7:0]	0x00	H0	R/W	
0x4386	UA0CTL	15–8		0x00	<u> </u>	R	_
000	(UART Ch.0 Control	7–2	_	0x00	<u> </u>	R	-
	Register)	1	SFTRST	0	HO	R/W	-
		0	MODEN	0	HO	R/W	
0x4388	UA0TXD	15–8	-	0x00	-	R	-
	(UART Ch.0 Transmit Data Register)	7–0	TXD[7:0]	0x00	H0	R/W	
0x438a	UAORXD	15–8	_	0x00	-	R	_
	(UART Ch.0 Receive Data Register)	7–0	RXD[7:0]	0x00	H0	R	
0x438c	UA0INTF	15–10	_	0x00	-	R	_
	(UART Ch.0 Status	9	RBSY	0	H0/S0	R	
	and Interrupt Flag	8	TBSY	0	H0/S0	R	
	Register)	7	-	0	_	R	
		6	TENDIF	0	H0/S0	R/W	Cleared by writing 1.
		5	FEIF	0	H0/S0	R/W	Cleared by writing 1 or read-
		4	PEIF	0	H0/S0	R/W	ing the UA0RXD register.
		3	OEIF	0	H0/S0	R/W	Cleared by writing 1.
		2	RB2FIF	0	H0/S0	R	Cleared by reading the
		1	RB1FIF	0	H0/S0	R	UA0RXD register.
		0	TBEIF	1	H0/S0	R	Cleared by writing to the UA0TXD register.
0x438e	UA0INTE	15–8	_	0x00	<u> </u>	R	_
	(UART Ch.0 Interrupt	7	_	0	_	R	
	Enable Register)	6	TENDIE	0	HO	R/W	
		5	FEIE	0	H0	R/W	
		4	PEIE	0	H0	R/W	
		3	OEIE	0	H0	R/W	
		2	RB2FIE	0	H0	R/W	
		1	RB1FIE	0	H0	R/W	
		0	TBEIE	0	H0	R/W	1

0x43a	ı0–0x43ac					1	6-bit Timer (T16) Ch.1
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x43a0	T16_1CLK	15–9	_	0x00	_	R	_
	(T16 Ch.1 Clock	8	DBRUN	0	H0	R/W	
	Control Register)	7–4	CLKDIV[3:0]	0x0	H0	R/W	
		3–2	_	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/W	
0x43a2	T16_1MOD	15–8	_	0x00	_	R	_
	(T16 Ch.1 Mode	7–1	_	0x00	-	R	
	Register)	0	TRMD	0	H0	R/W	

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x43a4	T16_1CTL	15–9	_	0x00	_	R	_
	(T16 Ch.1 Control	8	PRUN	0	H0	R/W	
	Register)	7–2	-	0x00	-	R	
		1	PRESET	0	H0	R/W	
		0	MODEN	0	H0	R/W	
0x43a6	T16_1TR (T16 Ch.1 Reload Data Register)	15–0	TR[15:0]	0xffff	H0	R/W	_
0x43a8	T16_1TC (T16 Ch.1 Counter Data Register)	15–0	TC[15:0]	0xffff	H0	R	_
0x43aa	T16_1INTF	15–8	_	0x00	-	R	_
	(T16 Ch.1 Interrupt	7–1	_	0x00	_	R	
	Flag Register)	0	UFIF	0	H0	R/W	Cleared by writing 1.
0x43ac	T16_1INTE	15–8	_	0x00	_	R	_
	(T16 Ch.1 Interrupt	7–1	_	0x00	-	R	
	Enable Register)	0	UFIE	0	H0	R/W	

0x43b0-0x43ba Synchronous Serial Interface (SPIA) Ch.0 Address Bit Bit name Initial Reset R/W Remarks Register name SPIOMOD 0x43b0 15–12 0x0 R (SPIA Ch.0 Mode R/W 11-8 CHLN[3:0] 0x7 H0 Register) 7–6 0x0 R R/W **PUEN** H0 5 0 NOCLKDIV R/W 4 0 H0 3 LSBFST 0 H0 R/W СРНА R/W 2 0 H₀ CPOL 0 H₀ R/W 1 0 MST 0 H0 R/W 15–8 0x43b2 SPI0CTL 0x00 R (SPIA Ch.0 Control 0x00 7-2 R Register) 1 SFTRST 0 HΩ R/W 0 0 H0 R/W MODEN 0x43b4 SPI0TXD 15-0 TXD[15:0] 0x0000 H0 R/W (SPIA Ch.0 Transmit Data Register) 0x43b6 SPIORXD 15-0 RXD[15:0] 0x0000 H0 R (SPIA Ch.0 Receive Data Register) 0x43b8 SPIOINTF 15-8 0x00 R (SPIA Ch.0 Interrupt 7 BSY 0 H0 R Flag Register) 6–4 0x0 R 3 OEIF H0/S0 R/W Cleared by writing 1. 0 2 **TENDIF** 0 H0/S0 R/W 1 RBFIF 0 H0/S0 R Cleared by reading the SPI0RXD register. H0/S0 Cleared by writing to the 0 **TBEIF** 1 R SPI0TXD register. SPIOINTE 15–8 0x43ba 0x00 R (SPIA Ch.0 Interrupt 7–4 0x0 R Enable Register) R/W 3 OEIE 0 H0 2 TENDIE 0 H0 R/W 1 RBFIE 0 H0 R/W 0 TBEIE 0 H0 R/W

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
			Dit name	-	Reset		Remarks
0x43c0	I2C0CLK (I2C Ch.0 Clock	15–9	-	0x00	-	R	_
	Control Register)	8	DBRUN	0	H0	R/W	
	Control negister)	7–6		0x0	-	R	-
		5–4	CLKDIV[1:0]	0x0	H0	R/W	-
		3–2	_	0x0	-	R	_
		1–0	CLKSRC[1:0]	0x0	H0	R/W	
0x43c2	I2C0MOD	15–8	_	0x00	_	R	-
	(I2C Ch.0 Mode	7–3	_	0x00	_	R	
	Register)	2	OADR10	0	H0	R/W	1
		1	GCEN	0	H0	R/W	
		0	_	0	_	R	-
)x43c4	I2C0BR	15–8	_	0x00	<u> </u>	R	
774004	(I2C Ch.0 Baud-Rate	7		0.000	_	R	-
	Register)		PDT[C.O]				-
	, , , , , , , , , , , , , , , , , , ,	6-0	BRT[6:0]	0x7f	H0	R/W	
0x43c8	I2C0OADR	15–10	_	0x00	-	R	_
	(I2C Ch.0 Own Address Register)	9–0	OADR[9:0]	0x000	H0	R/W	-
)x43ca	I2C0CTL	15–8	_	0x00	<u> </u>	R	_
	(I2C Ch.0 Control	7-6	_	0x0	_	R	1
	Register)	5	MST	0	HO	R/W	-
		4	TXNACK	0	H0/S0	R/W	-
		3	TXSTOP	0	H0/S0	R/W	-
				0		R/W	-
		2	TXSTART	+	H0/S0		-
		1	SFTRST	0	H0	R/W	_
		0	MODEN	0	H0	R/W	
0x43cc	I2C0TXD	15–8	_	0x00	_	R	_
	(I2C Ch.0 Transmit Data Register)	7–0	TXD[7:0]	0x00	H0	R/W	-
)x43ce	I2C0RXD	15–8	_	0x00	<u> </u>	R	-
	(I2C Ch.0 Receive Data Register)	7–0	RXD[7:0]	0x00	H0	R	-
0x43d0	I2C0INTF	15–13	_	0x0	<u> </u>	R	
774000	(I2C Ch.0 Status	12	SDALOW	0	H0	R	-
	and Interrupt Flag			0	<u> </u>	R	-
	Register)	11	SCLLOW		H0		<u> </u> -
	l logistol)	10	BSY	0	H0/S0	R	_
		9	TR	0	H0	R	-
		8	-	0	-	R	
			BYTEENDIF	0	H0/S0	R/W	Cleared by writing 1.
		6	GCIF	0	H0/S0	R/W	_
		5	NACKIF	0	H0/S0	R/W	
		4	STOPIF	0	H0/S0	R/W	
		3	STARTIF	0	H0/S0	R/W	
		2	ERRIF	0	H0/S0	R/W	
		1	RBFIF	0	H0/S0	R	Cleared by reading the I2C0RXD register.
		0	TBEIF	0	H0/S0	R	Cleared by writing to the I2C0TXD register.
)x43d2	I2C0INTE	15–8		0x00	-	R	
//-TOUL	(I2C Ch.0 Interrupt	7	BYTEENDIE	0,000	H0	R/W	-
	Enable Register)	6	GCIE	_	+	-	-
	land in the second			0	H0	R/W	-
		5	NACKIE	0	H0	R/W	-
		4	STOPIE	0	H0	R/W	-
							_
		1			H0		
		0	TBEIE	0	H0	R/W	
		3 2 1	STARTIE ERRIE RBFIE	0 0 0	H0 H0 H0	R/W R/W R/W	-

0x510	0-0x510c					1	6-bit Timer (T16) Ch.2
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5100	T16_2CLK	15–9	_	0x00	_	R	_
	(T16 Ch.2 Clock	8	DBRUN	0	H0	R/W	
	Control Register)	7–4	CLKDIV[3:0]	0x0	H0	R/W	
		3–2	_	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/W	
0x5102	T16_2MOD	15–8	-	0x00	_	R	_
	(T16 Ch.2 Mode	7–1	-	0x00	-	R	
	Register)	0	TRMD	0	H0	R/W	
0x5104	T16_2CTL	15–9	_	0x00	_	R	_
	(T16 Ch.2 Control	8	PRUN	0	H0	R/W	
	Register)	7–2	_	0x00	_	R	
		1	PRESET	0	H0	R/W	
		0	MODEN	0	H0	R/W	
0x5106	T16_2TR (T16 Ch.2 Reload Data Register)	15–0	TR[15:0]	0xffff	H0	R/W	_
0x5108	T16_2TC (T16 Ch.2 Counter Data Register)	15–0	TC[15:0]	0xffff	H0	R	_
0x510a	T16_2INTF	15–8	_	0x00	_	R	_
	(T16 Ch.2 Interrupt	7–1	-	0x00	-	R	
	Flag Register)	0	UFIF	0	H0	R/W	Cleared by writing 1.
0x510c	T16_2INTE	15–8	_	0x00	_	R	_
	(T16 Ch.2 Interrupt	7–1	_	0x00	_	R	
	Enable Register)	0	UFIE	0	H0	R/W	

0x512	0–0x512c					1	6-bit Timer (T16) Ch.3
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5120	T16_3CLK	15–9	_	0x00	_	R	_
	(T16 Ch.3 Clock	8	DBRUN	0	H0	R/W	
	Control Register)	7–4	CLKDIV[3:0]	0x0	H0	R/W	
		3–2	_	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/W	
0x5122	T16_3MOD	15–8	_	0x00	_	R	_
	(T16 Ch.3 Mode	7–1	-	0x00	_	R	
	Register)	0	TRMD	0	H0	R/W	
0x5124	T16_3CTL	15–9	_	0x00	_	R	_
	(T16 Ch.3 Control	8	PRUN	0	H0	R/W	
	Register)	7–2	_	0x00	_	R	
		1	PRESET	0	H0	R/W	
		0	MODEN	0	H0	R/W	
0x5126	T16_3TR (T16 Ch.3 Reload Data Register)	15–0	TR[15:0]	0xffff	H0	R/W	-
0x5128	T16_3TC (T16 Ch.3 Counter Data Register)	15–0	TC[15:0]	0xffff	H0	R	_
0x512a	T16_3INTF	15–8	-	0x00	_	R	_
	(T16 Ch.3 Interrupt	7–1	_	0x00	-	R	
	Flag Register)	0	UFIF	0	H0	R/W	Cleared by writing 1.
0x512c	T16_3INTE	15–8	_	0x00	_	R	_
	(T16 Ch.3 Interrupt	7–1	_	0x00	_	R	
	Enable Register)	0	UFIE	0	H0	R/W	

0x526	0-0x526c						6-bit Timer (T16) Ch.4
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5260	T16_4CLK	15–9	_	0x00	_	R	_
	(T16 Ch.4 Clock	8	DBRUN	0	H0	R/W	
	Control Register)	7–4	CLKDIV[3:0]	0x0	H0	R/W	
		3–2	_	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/W	
0x5262	T16_4MOD	15–8	_	0x00	_	R	_
	(T16 Ch.4 Mode	7–1	_	0x00	-	R	
	Register)	0	TRMD	0	H0	R/W	
0x5264	T16_4CTL	15–9	_	0x00	_	R	_
	(T16 Ch.4 Control	8	PRUN	0	H0	R/W	
	Register)	7–2	_	0x00	-	R	
		1	PRESET	0	H0	R/W	
		0	MODEN	0	H0	R/W	
0x5266	T16_4TR (T16 Ch.4 Reload Data Register)	15–0	TR[15:0]	0xffff	H0	R/W	_
0x5268	T16_4TC (T16 Ch.4 Counter Data Register)	15–0	TC[15:0]	0xffff	H0	R	-
0x526a	T16_4INTF	15–8	_	0x00	_	R	_
	(T16 Ch.4 Interrupt	7–1	-	0x00	-	R	
	Flag Register)	0	UFIF	0	H0	R/W	Cleared by writing 1.
0x526c	T16_4INTE	15–8	_	0x00	_	R	_
	(T16 Ch.4 Interrupt	7–1	_	0x00	-	R	
	Enable Register)	0	UFIE	0	H0	R/W	

0x527	0–0x527a			Synch	ronous	Serial	Interface (SPIA) Ch.1
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5270	SPI1MOD	15–12	_	0x0	-	R	_
	(SPIA Ch.1 Mode	11–8	CHLN[3:0]	0x7	H0	R/W	
	Register)	7–6	_	0x0	-	R	
		5	PUEN	0	H0	R/W	
		4	NOCLKDIV	0	H0	R/W	
		3	LSBFST	0	H0	R/W	
		2	CPHA	0	H0	R/W	
		1	CPOL	0	H0	R/W	
		0	MST	0	H0	R/W	
0x5272	SPI1CTL	15–8	_	0x00	_	R	_
	(SPIA Ch.1 Control	7–2	_	0x00	-	R	
	Register)	1	SFTRST	0	H0	R/W	
		0	MODEN	0	H0	R/W	
0x5274	SPI1TXD	15–0	TXD[15:0]	0x0000	H0	R/W	_
	(SPIA Ch.1 Transmit						
	Data Register)						
0x5276	SPI1RXD	15–0	RXD[15:0]	0x0000	H0	R	-
	(SPIA Ch.1 Receive						
	Data Register)						

LCD Driver (LCD8A)

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5278	SPI1INTF	15–8	_	0x00	_	R	_
	(SPIA Ch.1 Interrupt	7	BSY	0	H0	R	
	Flag Register)	lag Register) 6-4	-	0x0	_	R	
		3	OEIF	0	H0/S0	R/W	Cleared by writing 1.
		2	TENDIF	0	H0/S0	R/W	
		1	RBFIF	0	H0/S0	R	Cleared by reading the SPI1RXD register.
		0	TBEIF	1	H0/S0	R	Cleared by writing to the SPI1TXD register.
0x527a	SPI1INTE	15–8	_	0x00	_	R	_
	(SPIA Ch.1 Interrupt	7–4	-	0x0	_	R	
	Enable Register)	3	OEIE	0	H0	R/W	
		2	TENDIE	0	H0	R/W	
		1	RBFIE	0	H0	R/W	
		0	TBEIE	0	H0	R/W	

UX54U	U-UX54UC						LCD Driver (LCD6A)
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5400	LCD8CLK	15–9	_	0x00	_	R	_
	(LCD8A Clock Con-	8	DBRUN	1	H0	R/W	
	trol Register)	7	-	0	_	R	
		6–4	CLKDIV[2:0]	0x0	H0	R/W	
		3–2	_	0x0	-	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/W	
0x5402	LCD8CTL	15–8	_	0x00	_	R	_
	(LCD8A Control	7–1	-	0x00	_	R	
	Register)	0	MODEN	0	H0	R/W	
0x5404	LCD8TIM	15–14	_	0x0	_	R	_
	(LCD8A Timing	13–12	BSTC[1:0]	0x1	H0	R/W	
	Control Register)	11	-	0	_	R	
		10–8	NLINE[2:0]	0x0	H0	R/W	
		7–4	FRMCNT[3:0]	0x3	H0	R/W	
		3	_	0	-	R	
		2–0	LDUTY[2:0]	0x7	H0	R/W	
0x5406	LCD8PWR	15–12	LC[3:0]	0x0	H0	R/W	_
	(LCD8A Power	11–9	-	0x0	_	R	
	Control Register)	8	BSTEN	0	H0	R/W	
		7–3	_	0x00	_	R	
		2	HVLD	0	H0	R/W	
		1	VCSEL	0	H0	R/W	
		0	VCEN	0	H0	R/W	
0x5408	LCD8DSP	15	COM7DEN	1	H0	R/W	_
	(LCD8A Display	14	COM6DEN	1	H0	R/W	
	Control Register)	13	COM5DEN	1	H0	R/W	
		12	COM4DEN	1	H0	R/W	
		11	COM3DEN	1	H0	R/W	
		10	COM2DEN	1	H0	R/W	
		9	COM1DEN	1	H0	R/W	
		8	COM0DEN	1	H0	R/W	
		7	-	0	-	R	
		6	SEGREV	1	H0	R/W	
		5	COMREV	1	H0	R/W	
		4	DSPREV	1	H0	R/W	
		3	-	0	_	R	
		2	DSPAR	0	H0	R/W	
		1–0	DSPC[1:0]	0x0	H0	R/W	

0x5400-0x540c

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x540a	LCD8INTF	15–8	_	0x00	_	R	_
	(LCD8A Interrupt Flag	7–1	_	0x00	-	R	
	Register)	0	FRMIF	0	H0	R/W	Cleared by writing 1.
0x540c	LCD8INTE	15–8	_	0x00	_	R	_
	(LCD8A Interrupt	7–1	_	0x00	-	R	
	Enable Register)	0	FRMIE	0	H0	R/W	

(RI	Register name FC0CLK RFC Ch.0 Clock ontrol Register)	Bit 15–9	Bit name	Initial	Reset	R/W	
(RI	RFC Ch.0 Clock	15–9			neset	ITA/ VV	Remarks
Co	L		_	0x00	_	R	_
	ontrol Pogistor)	8	DBRUN	1	H0	R/W	
	ontroi negister)	7–6	_	0x0	_	R	
		5–4	CLKDIV[1:0]	0x0	H0	R/W	
		3–2	-	0x0	_	R	
		1–0	CLKSRC[1:0]	0x0	H0	R/W	
0x5442 RF	FC0CTL	15–9	_	0x00	_	R	_
(RI	RFC Ch.0 Control	8	RFCLKMD	0	H0	R/W	
Re	egister)	7	CONEN	0	H0	R/W	
		6	EVTEN	0	H0	R/W	
		5–4	SMODE[1:0]	0x0	H0	R/W	
		3–1		0x0	_	R	
	-	0	MODEN	0	H0	R/W	
0x5444 RF	FC0TRG	15–8	_	0x00	_	R	_
(RI	RFC Ch.0 Oscillation	7–3	_	0x00	_	R	
Tri	rigger Register)	2	SSENB	0	H0	R/W	
		1	SSENA	0	H0	R/W	
		0	SREF	0	H0	R/W	-
0x5446 RF	FC0MCL	15–0	MC[15:0]	0x0000	H0	R/W	L
(Ri	RFC Ch.0 Measure- nent Counter Low egister)	10 0		OXOGO	110		
	FC0MCH RFC Ch.0 Measure-	15–8	_	0x00	-	R	_
me	nent Counter High egister)	7–0	MC[23:16]	0x00	H0	R/W	
(RI	FC0TCL RFC Ch.0 Time Base ounter Low Regis- er)	15–0	TC[15:0]	0x0000	H0	R/W	-
10110 110 111	FC0TCH RFC Ch.0 Time Base	15–8	_	0x00	-	R	-
1	ounter High Regis-	7–0	TC[23:16]	0x00	H0	R/W	
0x544e RF	FC0INTF	15–8	_	0x00	_	R	-
(RI	RFC Ch.0 Interrupt	7–5	_	0x0	_	R	
Fla	lag Register)	4	OVTCIF	0	H0	R/W	Cleared by writing 1.
		3	OVMCIF	0	H0	R/W	1
		2	ESENBIF	0	H0	R/W	
		1	ESENAIF	0	H0	R/W	1
		0	EREFIF	0	H0	R/W	
0x5450 RF	FC0INTE	15–8	_	0x00	_	R	
	RFC Ch.0 Interrupt	7–5	_	0x0		R	-
1 1,	nable Register)	4	OVTCIE	0	H0	R/W	-
	- /	3	OVMCIE	0	H0	R/W	-
	-	2	ESENBIE	0	H0	R/W	-
	-	1	ESENAIE	0	H0	R/W	-
		0	EREFIE	0	H0	R/W	-

0x548	0–0x549e				M	R Sens	sor Controller (AMRC)
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x5480	AMRCCLK	15–9	_	0x00	-	R	_
	(AMRC Clock Control	8	DBRUN	1	H0	R/W	
	Register)	7–6	_	0x0	_	R	
		5–4	CLKDIV[1:0]	0x0	H0	R	
		3–2	_	0x0	_	R	
		1–0	CLKSRC[1:0]	0x1	H0	R	
0x5482	AMRCACTL	15	(reserved)	0	H0	R/W	 -
	(AMRC AFE Control Register)	14–8	(40 0 0 0 0 0 0 0)	0x00	-	R	-
	l logister)	7–6 5–4	(reserved)	0x0	H0	R/W	-
		3	EXHYS1INV	0x0 0	H0	R/W	-
		2	EXHYSOINV	0	H0	R/W	-
		1	HYS1EN	1	H0	R/W	1
		0	HYS0EN	1	H0	R/W	-
0x5484	AMRCEVPLS		EVPOL	0	H0	R/W	I I
UX3464	(AMRC Pulse Control	15 14	EVPOL	0	H0	R/W	-
	Register)	13–9	_	0x00		R	-
	,	8	EVEN	0	H0	R/W	-
		7–6	_	0x0	-	R	-
		5–0	EVW[5:0]	0x00	H0	R/W	1
0x5486	AMRCCTL	15	DIRSET	0	H0	R/W	
UX3460	(AMRC Control	14	ECH2TRGROT	0	H0	R/W	-
	Register)	13	ECH1TRGROT	0	H0	R/W	-
	,	12	ECH0TRGROT	0	H0	R/W	-
		11	ECH02TRGMOD	0	H0	R/W	-
		10	MODEN	0	H0	R/W	1
		9	CTLSTP	0	H0	R/W	1
		8	CTLST	0	H0	R/W	1
		7	_	0	-	R	1
		6	RSTUPCNT	0	H0	R/W	1
		5	REVSTPTRG	0	H0	R/W	_
		4	EPOUTTRG	0	H0	R/W	
		3–0	TRGCYC[3:0]	0xa	H0	R/W	
0x5488	AMRCNMLCNT (AMRC Normal Rota-	15–0	NMLCNT[15:0]	0x0000	-	R	Cleared by writing 1 to the AMRCCTL.RSTUPCNT bit.
	tion Counter Register)						
0x548a	AMRCREVSTPCNT	15–0	REVSTPCNT[15:0]	0x0000	-	R	Cleared by writing 1 to the
	(AMRC Reverse/Stop						AMRCCTL.RSTUPCNT bit.
0	Counter Register)	15.0	FONT[7:0]	0.44	110		
0x548c	AMRCECNT0 (AMRC Event Counter		ECNT[7:0]	0xff	H0	R	- -
	Ch.0 Register)	7–0	ECPR[7:0]	0xff	H0	R/W	
0x548e	AMRCECNT1 (AMRC Event Counter	15–8	ECNT[7:0]	0xff	H0	R	_
	Ch.1 Register)	7–0	ECPR[7:0]	0xff	H0	R/W	
0x5490	AMRCECNT2	15–8	ECNT[7:0]	0xff	H0	R	-
	(AMRC Event Counter Ch.2 Register)	7–0	ECPR[7:0]	0xff	H0	R/W	-
0x5492	AMRCUCMP	15–12	_	0x0	_	R	-
	(AMRC Unit Counter						
	Compare Setting Register)	11–0	UCMP[11:0]	0x000	H0	R/W	
0x5494	AMRCUCNT	15–12	<u> </u>	0x0		R	_
37.5-15-1	(AMRC Unit Counter	11-0	UCNT[11:0]	0x000	H0	R	Cleared by writing 1 to the
	Register)	11.0	ocivi[ii.o]	0,000	110		AMRCCTL.RSTUPCNT bit or writing data to the AMR-
							CUCMP.UCMP[11:0] bits.

APPENDIX A LIST OF PERIPHERAL CIRCUIT CONTROL REGISTERS

Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0x549a	AMRCSTAT	15–12	_	0x0	_	R	_
	(AMRC Status	11	FSENB	0	H0	R	
	Register)	10	FSENA	0	H0	R	
		9-8	(reserved)	0x0	H0	R	
		7–6	(reserved)	0x0	H0	R	
		5	PSEOUT	0	H0	R	
		4	CTLEN	0	H0	R	
		3	_	0	_	R	
		2–0	PHASE[2:0]	0x0	H0	R	
0x549c	AMRCINTF	15–13	_	0x0	_	R	_
	(AMRC Interrupt Flag	12	UCNTIF	0	H0	R/W	Cleared by writing 1.
	Register)	11	(reserved)	0	H0	R	_
		10	CNT2IF	0	H0	R/W	Cleared by writing 1.
		9	CNT1IF	0	H0	R/W	
		8	CNT0IF	0	H0	R/W	
		7	DIF1IF	0	H0	R/W	
		6	(reserved)	0	H0	R	_
		5	DIF0IF	0	H0	R/W	Cleared by writing 1.
		4	(reserved)	0	H0	R	_
		3	RSKIPIF	0	H0	R/W	Cleared by writing 1.
		2	STPIF	0	H0	R/W	
		1	REVRIF	0	H0	R/W	
		0	NMLRIF	0	H0	R/W	
0x549e	AMRCINTE	15–13	_	0x0	_	R	-
	(AMRC Interrupt	12	UCNTIE	0	H0	R/W	
	Enable Register)	11	(reserved)	0	H0	R/W	Always set to 0.
		10	CNT2IE	0	H0	R/W	_
		9	CNT1IE	0	H0	R/W	
		8	CNT0IE	0	H0	R/W	
		7	DIF1IE	0	H0	R/W	
		6	(reserved)	0	H0	R/W	Always set to 0.
		5	DIF0IE	0	H0	R/W	_
		4	(reserved)	0	H0	R/W	Always set to 0.
		3	RSKIPIE	0	H0	R/W	_
		2	STPIE	0	H0	R/W	
		1	REVRIE	0	H0	R/W	
		0	NMLRIE	0	H0	R/W	

0xffff9	90						Debugger (DBG)
Address	Register name	Bit	Bit name	Initial	Reset	R/W	Remarks
0xffff90	DBRAM	31–24	_	0x00	_	R	_
	(Debug RAM Base Register)	23–0	DBRAM[23:0]	0x00 0fc0	H0	R	

Appendix B Power Saving

Current consumption will vary dramatically, depending on CPU operating mode, operation clock frequency, peripheral circuits being operated, and VDI regulator operating mode. Listed below are the control methods for saving power.

B.1 Operating Status Configuration Examples for Power Saving

Table B.1.1 lists typical examples of operating status configuration with consideration given to power saving.

		, ,			U		
Operating status configuration	Current consumption	V D1	OSC1	IOSC/ EXOSC	RTCA	СРИ	Current consumption listed in electrical characteristics
Standby	1		OFF		OFF	SLEEP	Islp
Clock counting	Low	Economy		OFF		SLEEP or HALT	IHALT2
Low-speed processing]		ON		ON	OSC1 RUN	IRUN20
Peripheral circuit operations	High	NI	ON	ON	ON	SLEEP or HALT	IHALT1
High speed processing	1 .	Normal		ON		IOSC/EVOSC PLIN	IDUNA

Table B.1.1 Typical Operating Status Configuration Examples

If the current consumption order by the operating status configuration shown in Table B.1.1 is different from one that is listed in "Electrical Characteristics," check the settings shown below.

PWGVD1CTL.REGMODE[1:0] bits of the power generator

If the PWGVD1CTL.REGMODE[1:0] bits of the power generator is 0x2 (normal mode) when the CPU enters SLEEP mode, current consumption in SLEEP mode will be larger than ISLP that is listed in "Electrical Characteristics." Set the PWGVD1CTL.REGMODE[1:0] bits to 0x3 (economy mode) or 0x0 (automatic mode) before executing the slp instruction.

CLGOSC.IOSCSLPC/OSC1SLPC/EXOSCSLPC bits of the clock generator

Setting the CLGOSCJOSCSLPC, OSC1SLPC, or EXOSCSLPC bit of the clock generator to 0 disables the oscillator circuit stop control when the slp instruction is executed. To stop the oscillator circuits during SLEEP mode, set these bits to 1.

MODEN bits of the peripheral circuits

Setting the MODEN bit of each peripheral circuit to 1 starts supplying the operating clock enabling the peripheral circuit to operate. To reduce current consumption, set the MODEN bits of unnecessary peripheral circuits to 0. Note that the real-time clock has no MODEN bit, therefore, current consumption does not vary if it is counting or idle.

OSC1 oscillator circuit configurations

The OSC1 oscillator circuit provides some configuration items to support various crystal resonators with ranges from cylinder type through surface-mount type. These configurations trade off current consumption for performance as shown below.

- The lower oscillation inverter gain setting (CLGOSC1.INV1B[1:0]/INV1N[1:0] bits) decreases current consumption.
- The lower OSC1 internal gate capacitance setting (CLGOSC1.CGI1[2:0] bits) decreases current consumption
- Using lower OSC1 external gate and drain capacitances decreases current consumption.
- Using a crystal resonator with lower CL value decreases current consumption.

However, these configurations may reduce the oscillation margin and increase the frequency error, therefore, be sure to perform matching evaluation using the actual printed circuit board.

B.2 Other Power Saving Methods

Supply voltage detector configuration

Continuous operation mode (SVDCTL.SVDMD[1:0] bits = 0x0) always detects the power supply voltage, therefore, it increases current consumption. Set the supply voltage detector to intermittent operation mode or turn it on only when required.

LCD driver configurations


- Setting the LCD voltage regulator to operate with the Vc1 reference voltage (LCD8PWR.VCSEL bit = 0) increases current consumption. Select the Vc2 reference voltage (LCD8PWR.VCSEL bit = 1) when the power supply voltage VdD is 2.2 V or higher.
- The lower booster clock frequency setting (LCD8TIM.BSTC[1:0] bits) for the LCD voltage booster decreases current consumption. Note, however, that the load characteristic becomes worse.
- Setting the LCD voltage regulator into heavy load protection mode (LCD8PWR.HVLD bit = 1) increases current consumption. Heavy load protection mode should be set only when the display becomes unstable.

Appendix C Mounting Precautions

This section describes various precautions for circuit board design and IC mounting.

OSC1 oscillator circuit

- Oscillation characteristics depend on factors such as components used (resonator, CG, CD) and circuit board patterns. In particular, with crystal resonators, select the appropriate capacitors (CG, CD) only after fully evaluating components actually mounted on the circuit board.
- Oscillator clock disturbances caused by noise may cause malfunctions. To prevent such disturbances, consider the following points.
- (1) Components such as a resonator, resistors, and capacitors connected to the OSC1 and OSC2 pins should have the shortest connections possible.
- (2) Wherever possible, avoid locating digital signal lines within 3 mm of the OSC1 and OSC2 pins or related circuit components and wiring. Rapidly-switching signals, in particular, should be kept at a distance from these components. Since the spacing between layers of multi-layer printed circuit boards is a mere 0.1 mm to 0.2 mm, the above precautions also apply when positioning digital signal lines on other layers. Never place digital signal lines alongside such components or wiring, even if more than 3 mm distance or located on other layers. Avoid crossing wires.
- (3) Use Vss to shield the OSC1 and OSC2 pins and related wiring (including wiring for adjacent circuit board layers). Layers wired should be adequately shielded as shown to the right. Fully ground adjacent layers, where possible. At minimum, shield the area at least 5 mm around the above pins and wiring.
 Even after implementing these precautions, avoid configuring digital signal lines in parallel, as described in (2) above. Avoid crossing even on discrete layers, except for lines carrying signals with low switching



- (4) After implementing these precautions, check the FOUT pin output clock waveform by running the actual application program within the product.
 - In particular, enlarge the areas before and after the clock rising and falling edges and take special care to confirm that the regions approximately 100 ns to either side are free of clock or spiking noise.

Failure to observe precautions (1) to (3) adequately may lead to noise in OSC1CLK. Noise in the OSC1CLK will destabilize timers that use OSC1CLK as well as CPU Core operations.


#RESET pin

frequencies.

Components such as a switch and resistor connected to the #RESET pin should have the shortest connections possible to prevent noise-induced resets.

VPP pin

If fluctuations in the Flash programming voltage VPP is large, connect a capacitor CVPP between the Vss and VPP pins to suppress fluctuations within VPP ± 1 V. The CVPP should be placed as close to the VPP pin as possible and use a sufficiently thick wiring pattern that allows current of several tens of mA to flow.



Power supply circuit

Sudden power supply fluctuations due to noise will cause malfunctions. Consider the following issues.


(1) Connections from the power supply to the VDD and Vss pins should be implemented via the shortest, thickest patterns possible.

(2) If a bypass capacitor is connected between VDD and Vss, connections between the VDD and Vss pins should be as short as possible.

Bypass capacitor connection example VDD VDD VSS CPW1 VSS VSS

Signal line location

- To prevent electromagnetically-induced noise arising from mutual induction, large-current signal lines should not be positioned close to pins susceptible to noise, such as oscillator and analog measurement pins.
- Locating signal lines in parallel over significant distances or crossing signal lines operating at high speed will cause malfunctions due to noise generated by mutual interference.
- The SEG/COM lines and voltage boost/reduce capacitor drive lines are more likely to generate noise, therefore keep a distance between the lines and pins susceptible to noise.



Handling of light (for bare chip mounting)

The characteristics of semiconductor components can vary when exposed to light. ICs may malfunction or non-volatile memory data may be corrupted if ICs are exposed to light.

Consider the following precautions for circuit boards and products in which this IC is mounted to prevent IC malfunctions attributable to light exposure.

- (1) Design and mount the product so that the IC is shielded from light during use.
- (2) Shield the IC from light during inspection processes.
- (3) Shield the IC on the upper, underside, and side faces of the IC chip.
- (4) Mount the IC chip within one week of opening the package. If the IC chip must be stored before mounting, take measures to ensure light shielding.
- (5) Adequate evaluations are required to assess nonvolatile memory data retention characteristics before product delivery if the product is subjected to heat stress exceeding regular reflow conditions during mounting processes.

Unused pins

- (1) I/O port (P) pins
 Unused pins should be left open. The control registers should be fixed at the initial status.
- (2) OSC1, OSC2, and EXOSC pins

 If the OSC1 oscillator circuit or EXOSC input circuit is not used, the OSC1 and OSC2 pins or the EXOSC pin should be left open. The control registers should be fixed at the initial status (disabled).
- (3) VC1-3, CP1, CP2, SEGx, and COMx pins

 If the LCD driver is not used, these pins should be left open. The control registers should be fixed at the initial status (display off). The unused SEGx and COMx pins that are not required to connect should be left open even if the LCD driver is used.

Miscellaneous

Minor variations over time may result in electrical damage arising from disturbances in the form of voltages exceeding the absolute maximum rating when mounting the product in addition to physical damage. The following factors can give rise to these variations:

- (1) Electromagnetically-induced noise from industrial power supplies used in mounting reflow, reworking after mounting, and individual characteristic evaluation (testing) processes
- (2) Electromagnetically-induced noise from a solder iron when soldering

In particular, during soldering, take care to ensure that the soldering iron GND (tip potential) has the same potential as the IC GND.

Appendix D Measures Against Noise

To improve noise immunity, take measures against noise as follows:

Noise Measures for VDD and Vss Power Supply Pins

When noise falling below the rated voltage is input, the system may be reset. If desired operations cannot be achieved, take measures against noise on the circuit board, such as designing close patterns for circuit board power supply circuits, adding noise-filtering decoupling capacitors, and adding surge/noise prevention components on the power supply line.

For the recommended patterns on the circuit board, see "Mounting Precautions" in Appendix.

Noise Measures for #RESET Pin

If noise is input to the #RESET pin, the IC may be reset. Therefore, the circuit board must be designed properly taking noise measures into consideration.

For the recommended patterns on the circuit board, see "Mounting Precautions" in Appendix.

Noise Measures for Oscillator Pins

The oscillator input pins must pass a signal of small amplitude, so they are hypersensitive to noise. Therefore, the circuit board must be designed properly taking noise measures into consideration.

For the recommended patterns on the circuit board, see "Mounting Precautions" in Appendix.

Noise Measures for Debug Pins

This product provides the input/output pins (DCLK, DST2, and DSIO) to connect ICDmini (S5U1C17001H) for debugging. If noise is input to these pins with the debugging function enabled, the S1C17 Core may enter DEBUG mode. To prevent unexpected transitions to DEBUG mode caused by extraneous noise, switch the DCLK, DST2, and DSIO pins to general-purpose I/O port pins within the initialization routine when the debug functions are not used.

For details of the pin functions and the function switch control, see the "I/O Ports" chapter.

Note: Do not perform the function switching shown above when the application is under development, as the debug functions must be used. The debugging cannot be performed after the pin function is switched. The above processing must be added after the application development has completed and debugging is no longer necessary.

The DSIO pin should be pulled up with a 10 k Ω resistor when using the debug pin functions.

Noise Measures for Interrupt Input Pins

This product is able to generate a port input interrupt when the input signal changes. The interrupt is generated when an input signal edge is detected, therefore, an interrupt may occur if the signal changes due to extraneous noise. To prevent occurrence of unexpected interrupts due to extraneous noise, enable the chattering filter circuit when using the port input interrupt.

For details of the port input interrupt and chattering filter circuit, see the "I/O Ports" chapter.

Noise Measures for UART Pins

This product includes a UART for asynchronous communications. The UART starts receive operation when it detects a low level input from the SINn pin. Therefore, a receive operation may be started if the SINn pin is set to low due to extraneous noise. In this case, a receive error will occur or invalid data will be received.

To prevent the UART from malfunction caused by extraneous noise, take the following measures:

- Stop the UART operations while asynchronous communication is not performed.
- Execute the resending process via software after executing the receive error handler with a parity check.

For details of the pin functions and the function switch control, see the "I/O Ports" chapter. For the UART control and details of receive errors, see the "UART" chapter.

Appendix E Initialization Routine

The following lists typical vector tables and initialization routines:

boot.s

```
.org
      0x8000
.section .rodata
                                                             ...(1)
; ------
     Vector table
; -------
                          ; interrupt vector interrupt
                          : number
                                    offset source
.long BOOT
                          ; 0x00
                                    0x00
                                         reset
                                                             ...(2)
                         ; 0x01
.long unalign handler
                                    0x04 unalign
                         ; 0x02
.long nmi handler
                                    0x08 NMI
                        ; 0x03
.long int03 handler
                                    0x0c
                         ; 0x04
.long svd handler
                                     0x10
                                           SVD
                       ; 0x05
; 0x06
.long pport handler
                                    0x14
                                           PPORT
.long clg_handler
                                    0 \times 18
                                           CT.G
                      ; 0x07
; 0x08
; 0x09
; 0x0a
; 0x0b
                         ; 0x07
.long rtca handler
                                   0x1c RTCA
.long t16 0 handler
                                   0x20 T16 ch0
.long uart handler
                                    0x24
                                           UART
.long t16_1_handler
                                    0x28
                                           T16 ch1
.long spia 0 handler
                                           SPIA ch0
                                    0x2c
                         ; 0x0c
; 0x0d
.long i2c handler
                                    0x30
                                           T2C
.long t16 2 handler
                                   0x34
                                         T16 ch2
                         ; 0x0e
.long t16 3 handler
                                   0x38 T16 ch3
.long t16 4 handler
                         ; 0x0f
                                   0x3c T16 ch4
                       ; 0x10
; 0x11
.long spia_1_handler
                                    0x40
                                           SPIA ch1
                        ; 0x11
.long lcd8a_handler
                                    0x44
                                           LCD8A
                         ; 0x12
.long rfc handler
                                     0x48
                                           RFC
                         ; 0x13
; 0x14
.long amrc handler
                                           AMRC
                                    0x4c
.long int14 handler
                                    0x50
.long int15 handler
                         ; 0x15
                                    0x54
.long int16 handler
                         ; 0x16
                                    0x58
                         ; 0x17
.long int17_handler
                                    0x5c
                         ; 0x18
.long int18_handler
                                     0x60
                         ; 0x19
.long int19 handler
                                    0x64
                         ; 0x1a
; 0x1b
.long intla handler
                                    0x68
.long int1b handler
                                    0x6c
.long int1c handler
                         ; 0x1c
                                     0x70
                         ; 0x1d
.long int1d_handler
                                     0 \times 74
                         ; 0x1e
.long intle_handler
                                     0x78
.long int1f handler
                         ; 0x1f
                                     0x7c
Program code
.text
                                                             ...(3)
.align 1
BOOT:
      ; ---- Stack pointer -----
      Xld.a %sp, 0x0fc0
                                                             ...(4)
      ; ---- Memory controller -----
      Xld.a %rl, 0x41b0 ; FLASHC register address
      ; Flash read wait cycle
      Xld.a %r0, 0x00 ; 0x00 = No \text{ wait or } 0x01 = 1 \text{ wait}
            [%r1], %r0
                         ; [0x41b0] \le 0x00
                                                             ...(5)
```

APPENDIX E INITIALIZATION ROUTINE

- (1) A ".rodata" section is declared to locate the vector table in the ".vector" section.
- (2) Interrupt handler routine addresses are defined as vectors. "intXX_handler" can be used for software interrupts.
- (3) The program code is written in the ".text" section.
- (4) Sets the stack pointer.
- (5) Sets the number of Flash memory read cycles. (See the "Memory and Bus" chapter.)

Revision History

Code No.	Page	Contents
412361700	All	New establishment
412361700c	2-10	2.4.1 Initial Boot Sequence
		(Old) -
_		(New) For the reset hold time treater to "Reset hold circuit characteristics" in the "Electrical Characteristics" chapter.
	3-3	3.3.4 External Connection
		(Old) For the recommended pull-up resistor value, refer to "Recommended Operating Conditions, DSIO pull-up resistor RDBG" in the "Electrical Characteristics" chapter.
		(New) For the recommended pull-up resistor value, refer to "Recommended Operating Conditions, DSIO
		pull-up resistor RDBG" in the "Electrical Characteristics" chapter. RDBG is not required when using
-	4.0	the DSIO pin as a general-purpose I/O port pin. 4.3.4 Flash Security Function
	4-3	(Old) –
		(New) Note: Disable the Flash security function before debugging an IC with protected Flash via ICDmini.
		The debugging functions may not run normally if the Flash security function is enabled.
	7-1	7.2.1 WDT Operating Clock
		(Old) The CLK_WDT frequency should be set to around 256 Hz.
		(New) Use the following equation to calculate the WDT counter overflow cycle (NMI/reset generation
		cycle).
		<u>twot</u> = 1,024/CLK_WDT (Eq. 7.1)
		Where twot: Counter overflow cycle [second]
		CLK_WDT: WDT operating clock frequency [Hz]
		Example) twpT = 4 seconds when CLK_WDT = 256 Hz
	7-2	7.3.1 WDT Control
		(Old) Resetting WDT
		A location should be provided for periodically processing this routine. Process this routine within
		"1,024/CLK_WDT clock frequency" [second] (e.g., 4 seconds when CLK_WDT = 256 Hz) cycle. Af-
		ter resetting, WDT starts counting with a new NMI/reset generation cycle.
		If WDT is not reset within the <u>NMI/reset generation</u> cycle for any reason, the CPU is switched to
		interrupt processing by NMI or reset, the interrupt vector is read out, and the interrupt handler routine is executed.
		(New) Resetting WDT
		A location should be provided for periodically processing this routine. Process this routine within
		the twot cycle. After resetting, WDT starts counting with a new NMI/reset generation cycle.
		If WDT is not reset within the twot cycle for any reason, the CPU is switched to interrupt process-
		ing by NMI or reset, the interrupt vector is read out, and the interrupt handler routine is executed.
	9-2	9.2.2 External Connection
		(Old) Figure 9.2.2.1
		For the EXSVD pin input voltage range, refer to "Supply Voltage Detector Characteristics, EXSVD pin input voltage range VEXSVD" in the "Electrical Characteristics" chapter.
		(New) Modified the figure 9.2.2.1 (added resistors).
		REXT resistance value must be determined so that it will be sufficiently smaller than the EXSVD
		input impedance Rexsvo. For the EXSVD pin input voltage range and the EXSVD input impedance,
		refer to "Supply Voltage Detector Characteristics" in the "Electrical Characteristics" chapter.
	9-4	9.4.2 SVD Operations
		(Old) Continuous operation mode
		Furthermore, an interrupt (if the SVDCTL.SVDRE[3:0] bits \neq 0xa) or a reset (if the SVDCTL.SV-
		DRE[3:0] bits = 0xa) can be generated when the SVDINTF.SVDDT bit is set to 1 (low power supply voltage is detected).
		(New) Continuous operation mode
		Furthermore, an interrupt (if the SVDCTL.SVDRE[3:0] bits \neq 0xa) or a reset (if the SVDCTL.SV-
		DRE[3:0] bits = 0xa) can be generated when the SVDINTF.SVDDT bit is set to 1 (low power supply
		voltage is detected). This mode can keep detecting power supply voltage drop after the voltage
		detection masking time has elapsed even if the IC is placed into SLEEP status or accidental clock
		stoppage has occurred.
	13-5	13.4.2 Data Transmission in Master Mode
		(Old) Generating a STOP/repeated START condition
		When setting the I2CnCTL.TXSTOP bit to 1 while the I2CnINTF.TBEIF bit = 1 (transmit buffer empty) or the I2CnINTF.NACKIF bit = 1 (NACK received), the I2C Ch.n generates a STOP condition.
		(New) Generating a STOP/repeated START condition
		After the I2CnINTF.TBEIF bit is set to 1 (transmit buffer empty) or the I2CnINTF.NACKIF bit is set to
		1 (NACK received), setting the I2CnCTL.TXSTOP bit to 1 generates a STOP condition.

Code No.	Page	Contents
412361700c	13-12	13.4.6 Data Reception in Slave Mode
		(Old) Data receiving procedure
		7. Repeat Steps 4 to 6 until the end of data reception.
		(New) Data receiving procedure
		7. Repeat Steps 4 to 6 until the end of data reception.
		8. Wait for a STOP condition interrupt (I2CnINTF.STOPIF bit = 1) or a START condition interrupt (I2CnINTF.STARTIF bit = 1).
		i. Go to Step 9 when a STOP condition interrupt has occurred.
		ii. Go to Step 2 when a START condition interrupt has occurred.
		9. Clear the I2CnINTF.STOPIF bit and then terminate data receiving operations.
	17-6	17.8 Supply Voltage Detector (SVD) Characteristics
		(Old) – (New) Modified the table (added EXSVD input impedance).
412361701	1-1	Features: Table 1.1.1 Features
		(Old) Watchdog timer (WDT) Generates NMI or watchdog timer reset.
		(New) Watchdog timer (WDT) Generates watchdog timer reset.
	2-3	Power Supply, Reset, and Clocks: Watchdog timer reset (Old) Setting the watchdog timer into reset mode will issue a reset request when the counter overflows.
		(New) The watchdog timer into reset mode will issue a reset request when the counter overflows.
	2-11	Power Supply, Reset, and Clocks: Figure 2.4.2.1 Operating Mode-to-Mode State Transition Diagram
		Modified the figure (Interrupt → HALT/SLEEP cancelation signal)
		Power Supply, Reset, and Clocks: Canceling HALT or SLEEP mode
		(Old) The conditions listed below cancel HALT or SLEEP mode and put the CPU into RUN mode. • Interrupt request from the interrupt controller
		NMI from the watchdog timer
		Debug interrupt or address misaligned interrupt
		(New) The conditions listed below generate the HALT/SLEEP cancelation signal to cancel HALT or SLEEP
		mode and put the CPU into RUN mode. This transition is executed even if the CPU does not accept the interrupt request.
		Interrupt request from a peripheral circuit
		• NMI
		Debug interrupt
	2-12	Power Supply, Reset, and Clocks: CLG System Clock Control Register - Bit 15 WUPMD
		(Old) No description (New) Notes:
		• When the CLKSCLK.WUPMD bit = 1, be sure to avoid setting both the CLGSCLK.WUP-
		SRC[1:0] bits and the CLGSCLK.WUPDIV[1:0] bits to the same values as the CLGSCLK.
		CLKSRC[1:0] bits and the CLGSCLK.CLKDIV[1:0] bits, respectively. If the same clock source and division ratio as those that are configured before placing the IC into SLEEP
		mode are used at wake-up, set the CLKSCLK.WUPMD bit to 0.
	2-13	Power Supply, Reset, and Clocks: CLG System Clock Control Register - Bits 9–8 WUPSRC[1:0]
		(Old) These bits select the SYSCLK clock source for resetting the CLGSCLK.CLKSRC[1:0] bits at wake-
		up. When a currently stopped clock source is selected, it will automatically start oscillating or clock input at wake-up. However, this setting is ineffective when the CLGSCLK.WUPMD bit = 0.
		(New) These bits select the SYSCLK clock source for resetting the CLGSCLK.CLKSRC[1:0] bits at wake-
		up. However, this setting is ineffective when the CLGSCLK.WUPMD bit = 0.
		Note: Do not select a clock source that has stopped. When selecting it, set the clock source en-
	F 1	able bit to 1 before executing the slp instruction. ITC: Figure 5.1.1 ITC Configuration
	5-1	Modified the figure (The HALT/SLEEP cancelation signal was added. The watchdog timer block was de-
		leted. → GND)
	5-1, 5-2	ITC: Table 5.2.1 Vector Table
		(Old) TTBR + 0x00 • Watchdog timer overflow *2
		*2 Either reset or NMI can be selected as the watchdog timer interrupt with software.
		(New) TTBR + 0x00 • Watchdog timer overflow
		TTBR + 0x08 =
		(Note *2 was deleted.)
	5-3	ITC: Peripheral Circuit Interrupt Control
		(Old) Note: To prevent occurrence of unnecessary interrupts, <u>always clear the corresponding interrupt</u> flag before setting the interrupt enable bit to 1 (interrupt enabled) and before terminating the
		interrupt handler routine.
		(New) Note: To prevent occurrence of unnecessary interrupts, the corresponding interrupt flag should be
		cleared before setting the interrupt enable bit to 1 (interrupt enabled) and before terminating
		the interrupt handler routine.

Code No.	Page	Contents
412361701	5-3	ITC: ITC Interrupt Request Processing
		(Old) Note: Wake-up operations (SLEEP/HALT cancellation) by an interrupt cannot be disabled even if
		the interrupt level is set to 0.
		(New) Deleted
	5-4	ITC: NMI
		(Old) The watchdog timer embedded in this IC can generate a non-maskable interrupt (NMI). This inter-
		rupt takes precedence over other interrupts and is unconditionally accepted by the CPU.
		For detailed information on generating NMI, refer to the "Watchdog Timer" chapter. (New) This IC cannot generate non-maskable interrupts (NMI).
		ITC: Interrupt Processing by the CPU
		(Old) Note: At wake-up from HALT or SLEEP mode, the CPU jumps to the interrupt handler routine after
		executing one instruction.
		(New) Note: When HALT or SLEEP mode is canceled, the CPU jumps to the interrupt handler routine af-
		ter executing one instruction.
	6-5	PPORT: Reading input data from a GPIO port
		(Old) No description
		(New) Note: The PxDAT.PxINy bit retains the input port status at 1 clock before being read from the CPU.
		PPORT: Chattering filter function
		(Old) Input sampling time [second] = 2 / CLK_PPORT frequency [Hz] (Eq.6.2)
		(New) Input sampling time [second] = 2 to 3 / CLK_PPORT frequency [Hz] (Eq.6.2)
	6-8	PPORT: Px Port Interrupt Control Register
		(Old) Note: To prevent generating unnecessary interrupts, <u>clear the corresponding interrupt flag</u> before
		enabling interrupts. (New) Note: To prevent generating unnecessary interrupts, the corresponding interrupt flag should be
		cleared before enabling interrupts.
	7-1	WDT: Overview
	, ,	(Old) • Includes a 10-bit up counter to count NMI/reset generation cycle.
		Counter overflow generates a reset or NMI.
		(New) • Includes a 10-bit up counter to count reset generation cycle.
		Counter overflow generates a reset.
		WDT: Figure 7.1.1 WDT Configuration
		Modified the figure (NMIXRST, STATNMI, and the NMI output were deleted.)
		WDT: WDT Operating Clock
		(Old) Use the following equation to calculate the WDT counter overflow cycle (NMI/reset generation
		cycle). (New) Use the following equation to calculate the WDT counter overflow cycle (reset generation cycle).
	7-2	WDT: Starting up WDT
	1-2	(Old) 3. Configure the WDTCTL.NMIXRST bit. (Select NMI or reset mode)
		4. Write 1 to the WDTCTL.WDTCNTRST bit. (Reset WDT counter)
		5. Write a value other than 0xa to the WDTCTL.WDTRUN[3:0] bits. (Start up WDT)
		6. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)
		(New) 3. Write 1 to the WDTCTL.WDTCNTRST bit. (Reset WDT counter)
		4. Write a value other than 0xa to the WDTCTL.WDTRUN[3:0] bits. (Start up WDT)
		5. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)
		WDT: Resetting WDT
		(Old) WDT generates a system reset (WDTCTL.NMIXRST bit = 0) or NMI (WDTCTL.NMIXRST bit = 1)
		when the counter overflows
		After resetting, WDT starts counting with a new NMI/reset generation cycle. If WDT is not reset
		within the twot cycle for any reason, the CPU is switched to interrupt processing by NMI or reset, the interrupt vector is read out, and the interrupt handler routine is executed. If the counter over-
		flows and generates an NMI without WDT being reset, the WDTCTL.STATNMI bit is set to 1.
		(New) WDT generates a system reset when the counter overflows
		After resetting, WDT starts counting with a new reset generation cycle. If WDT is not reset within
		the two cycle for any reason, a system reset is generated.
		WDT: During HALT mode
		(Old) WDT operates in HALT mode. HALT mode is therefore cleared by an NMI or reset if it continues for
		more than the NMI/reset generation cycle and the NMI or reset handler is executed.
		(New) WDT operates in HALT mode. HALT mode is therefore cleared by <u>a</u> reset if it continues for more
		than the reset generation cycle and the reset handler is executed.

Code No.	Page	Contents
412361701	7-2	WDT: During SLEEP mode
		(Old) WDT operates in SLEEP mode if the selected clock source is running. In this case SLEEP mode is cleared by <u>an NMI or</u> reset if it continues for more than the <u>NMI/reset</u> generation cycle and the <u>NMI</u> or reset handler is executed
		If the clock source stops in SLEEP mode, WDT stops. To prevent generation of an unnecessary NMI or reset after clearing SLEEP mode, reset WDT before executing the slp instruction.
		(New) WDT operates in SLEEP mode if the selected clock source is running. In this case SLEEP mode is cleared by <u>a</u> reset if it continues for more than the reset generation cycle and the reset handler is
		executed If the clock source stops in SLEEP mode, WDT stops. To prevent generation of an unnecessary reset after clearing SLEEP mode, reset WDT before executing the slp instruction.
	7-3	WDT: WDT Control Register Modified the register table (NMIXRST, STATNMI → Reserved)
		WDT: WDT Control Register
		(Old) Bits 15– <u>10</u> Reserved Bit 9 N MIXRST
		Bit 8 STATNMI
		Bits 7–5 Reserved (New) Bits 15– <u>5</u> Reserved
	7-4	WDT: WDT Control Register - Bits 3–0 WDTRUN[3:0]
		(Old) Since an NMI or reset may be generated immediately after running depending on the counter
		value, WDT should also be reset concurrently when running WDT. (New) Since <u>a</u> reset may be generated immediately after running depending on the counter value, WDT should also be reset concurrently when running WDT.
	9-3	SVD: Starting detection
		(Old) 3. Set the following SVDCTL register bits:
		- SVDCTL.SVDC[4:0] bits (Set comparison voltage) (New) 3. Set the following SVDCTL register bits:
		- VDCTL.SVDC[4:0] bits (Set <u>SVD detection voltage VsvD</u>)
		Reading detection results
		 (Old) • Power supply voltage (VDD or EXSVD) ≥ Comparison voltage when SVDINTF.SVDDT bit = 0 • Power supply voltage (VDD or EXSVD) < Comparison voltage when SVDINTF.SVDDT bit = 1 After the SVDCTL.SVDC[4:0] bits setting value is altered to change the comparison voltage when the SVDCTL.MODEN bit = 1, wait for at least SVD circuit response time before reading the
		SVDINTF.SVDDT bit (New) • Power supply voltage (VDD or EXSVD) ≥ <u>SVD detection voltage VsvD</u> when SVDINTF.SVDDT bit = 0 • Power supply voltage (VDD or EXSVD) < <u>SVD detection voltage VsvD</u> when SVDINTF.SVDDT bit = 1
		After the SVDCTL.SVDC[4:0] bits setting value is altered to change the SVD detection voltage VSVD when the SVDCTL.MODEN bit = 1, wait for at least SVD circuit response time before reading the SVDINTF.SVDDT bit
	9-5	SVD: SVD Interrupt
		(Old) Once the SVDINTF.SVDIF bit is set, it will not be cleared even if the power supply voltage subsequently returns to a value exceeding the comparison voltage value.
		(New) Once the SVDINTF.SVDIF bit is set, it will not be cleared even if the power supply voltage subsequently returns to a value exceeding the SVD detection voltage VSVD.
	9-6	SVD: SVD Control Register - Bits 12–8 SVDC[4:0] (Old) These bits select <u>a comparison voltage</u> for detecting low voltage from among 20 levels. Table 9.6.3 Comparison Voltage Setting
		SVDCTL.SVDC[4:0] bits Comparison voltage [V] (New) These bits select an SVD detection voltage VsvD for detecting low voltage from among 20 levels.
		Table 9.6.3 Setting of <u>SVD Detection Voltage Vsvp</u> SVDCTL.SVDC[4:0] bits <u>SVD detection voltage Vsvp</u> [V]
	9-7	SVD: SVD Status and Interrupt Flag Register - Bit 8 SVDDT (Old) 1 (R): Power supply voltage (VDD or EXSVD) < comparison voltage 0 (R): Power supply voltage (VDD or EXSVD) ≥ comparison voltage
		(New) 1 (R): Power supply voltage (VDD or EXSVD) < <u>SVD detection voltage VsvD</u> 0 (R): Power supply voltage (VDD or EXSVD) ≥ <u>SVD detection voltage VsvD</u>
	9-8	SVD: SVD Interrupt Enable Register - Bit 0 SVDIE (Old) Notes:
		 To prevent generating unnecessary interrupts, <u>clear the corresponding interrupt flag</u> before enabling interrupts.
		(New) Notes: •To prevent generating unnecessary interrupts, the corresponding interrupt flag should be cleared before enabling interrupts.

	Page	Contents
412361701	10-1	T16: Figure 10.1.1 Configuration of a T16 Channel
		Modified the figure (The I/O port (chattering filter) was deleted.)
		T16: Input Pin
		(Old) If the port is shared with the EXCLm pin and other functions, the EXCLm input function must be
		assigned to the port before using the event counter function. The EXCLm signal can be input
		through the chattering filter. For more information, refer to the "I/O Ports" chapter. (New) If the port is shared with the EXCL <i>m</i> pin and other functions, the EXCL <i>m</i> input function must be
		assigned to the port before using the event counter function. For more information, refer to the "I/O
		Ports" chapter.
	10-6	T16: T16 Ch.n Reload Data Register
		(Old) Note: The T16_nTR register cannot be altered while the timer is running (T16_nCTL.PRUN bit = 1),
		as an incorrect initial value may be preset to the counter.
		(New) Notes: • The T16_nTR register cannot be altered while the timer is running (T16_nCTL.PRUN bit = 1),
		as an incorrect initial value may be preset to the counter.
		 When one-shot mode is set, the T16_nTR.TR[15:0] bits should be set to a value equal to or greater than 0x0001.
	10-7	T16: T16 Ch.n Interrupt Enable Register - Bit 0 UFIE
	10-7	(Old) Note: To prevent generating unnecessary interrupts, clear the corresponding interrupt flag before
		enabling interrupts.
		(New) Note: To prevent generating unnecessary interrupts, the corresponding interrupt flag should be
		<u>cleared</u> before enabling interrupts.
	13-14	I2C: Figure 13.4.7.1 Example of Data Transfer Starting Operations in 10-bit Address Mode (Slave Mode)
		(Old) Operations by I2C (master mode) Operations by the external slave
		(New) Operations by the external master Operations by I2C (slave mode)
	AP-A-3	List of Peripheral Circuit Control Registers: WDT Control Register Modified the register table (NMIXRST, STATNMI → Reserved)
	AP-C-1	Mounting Precautions: VPP pin
		(Old) No description
		(New) If fluctuations in the Flash programming voltage VPP is large, connect a capacitor CVPP between the
		Vss and VPP pins to suppress fluctuations within VPP ± 1 V. The CVPP should be placed as close to
		the VPP pin as possible and use a sufficiently thick wiring pattern that allows current of several tens
		of mA to flow. Added a figure (VPP pin connection example)
412361702	1-2	1.1 Features
		Modified Table 1.1.
		Shipping form: A JEITA name was added to the package name.
	2-6	2.3.4 Operations
		Oscillation start time and oscillation stabilization waiting time
		Oscillation stabilization waiting time for the IOSC oscillator circuit → 16 IOSCCLK clocks
		Added the following description: The oscillation stabilization waiting time for the OSC1 oscillator circuit should be set to 16,384 OSC1CLK
		clocks or more.
	3-3	
		3.3.3 List of debugger input/output pins
1		3.3.3 List of debugger input/output pins Added notes.
		Added notes.
		Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases,
		Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on.
		Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that
	4.2	Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode.
	4-3	Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode. 4.3.3 Flash Programming
	4-3	Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode. 4.3.3 Flash Programming Modified Figure 4.3.3.1.
	4-3	Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode. 4.3.3 Flash Programming
	4-3	Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode. 4.3.3 Flash Programming Modified Figure 4.3.3.1. CVPP was added.
	4-3	Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode. 4.3.3 Flash Programming Modified Figure 4.3.3.1. CVPP was added. Added the following description: When supplying the VPP power source, be sure to connect CVPP for stabilizing the VPP voltage. 6.7.7 Pd Port Group
	-	Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode. 4.3.3 Flash Programming Modified Figure 4.3.3.1. CVPP was added. Added the following description: When supplying the VPP power source, be sure to connect CVPP for stabilizing the VPP voltage. 6.7.7 Pd Port Group Modified Table 6.7.7.1.
	6-16	Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode. 4.3.3 Flash Programming Modified Figure 4.3.3.1. CVPP was added. Added the following description: When supplying the VPP power source, be sure to connect CVPP for stabilizing the VPP voltage. 6.7.7 Pd Port Group Modified Table 6.7.7.1. PDIOEN register: PDOEN[1:0] → PDOEN[2:0]
	-	Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode. 4.3.3 Flash Programming Modified Figure 4.3.3.1. CVPP was added. Added the following description: When supplying the VPP power source, be sure to connect CVPP for stabilizing the VPP voltage. 6.7.7 Pd Port Group Modified Table 6.7.7.1. PDIOEN register: PDOEN[1:0] → PDOEN[2:0] 7.4 Control Registers
	6-16	Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode. 4.3.3 Flash Programming Modified Figure 4.3.3.1. Cvpp was added. Added the following description: When supplying the Vpp power source, be sure to connect Cvpp for stabilizing the Vpp voltage. 6.7.7 Pd Port Group Modified Table 6.7.7.1. PDIOEN register: PDOEN[1:0] → PDOEN[2:0] 7.4 Control Registers WDT Control Register
	6-16	Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode. 4.3.3 Flash Programming Modified Figure 4.3.3.1. CVPP was added. Added the following description: When supplying the VPP power source, be sure to connect CVPP for stabilizing the VPP voltage. 6.7.7 Pd Port Group Modified Table 6.7.7.1. PDIOEN register: PDOEN[1:0] → PDOEN[2:0] 7.4 Control Registers WDT Control Registers WDT Control Registers Corrected the description of the WDTRUN[3:0] bit.
	6-16	Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode. 4.3.3 Flash Programming Modified Figure 4.3.3.1. CVPP was added. Added the following description: When supplying the VPP power source, be sure to connect CVPP for stabilizing the VPP voltage. 6.7.7 Pd Port Group Modified Table 6.7.7.1. PDIOEN register: PDOEN[1:0] → PDOEN[2:0] 7.4 Control Registers WDT Control Register Corrected the description of the WDTRUN[3:0] bit. Bits 3–0 WDTRUN[3:0]
	6-16	Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode. 4.3.3 Flash Programming Modified Figure 4.3.3.1. CVPP was added. Added the following description: When supplying the VPP power source, be sure to connect CVPP for stabilizing the VPP voltage. 6.7.7 Pd Port Group Modified Table 6.7.7.1. PDIOEN register: PDOEN[1:0] → PDOEN[2:0] 7.4 Control Registers WDT Control Registers WDT Control Registers Corrected the description of the WDTRUN[3:0] bit.
	6-16	Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode. 4.3.3 Flash Programming Modified Figure 4.3.3.1. CVPP was added. Added the following description: When supplying the VPP power source, be sure to connect CVPP for stabilizing the VPP voltage. 6.7.7 Pd Port Group Modified Table 6.7.7.1. PDIOEN register: PDOEN[1:0] → PDOEN[2:0] 7.4 Control Registers WDT Control Registers WDT Control Register Corrected the description of the WDTRUN[3:0] bit. Bits 3–0 WDTRUN[3:0] These bits control WDT to run and stop.
	6-16	Added notes. Notes: • Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on. • Do not drive the DSIO pin with a low level from outside, as it generates a debug interrupt that puts the CPU into DEBUG mode. 4.3.3 Flash Programming Modified Figure 4.3.3.1. CVPP was added. Added the following description: When supplying the VPP power source, be sure to connect CVPP for stabilizing the VPP voltage. 6.7.7 Pd Port Group Modified Table 6.7.7.1. PDIOEN register: PDOEN[1:0] → PDOEN[2:0] 7.4 Control Registers WDT Control Registers Corrected the description of the WDTRUN[3:0] bit. Bits 3-0 WDTRUN[3:0] These bits control WDT to run and stop. 0xa (WP): Stop

REVISION HISTORY

Code No.	Page	Contents
412361702	8-2	8.3.2 Theoretical Regulation Function
		Corrected Step 1.
		Measure fosc1 and calculate the frequency tolerance correction value
		$\frac{\text{"m [ppm]} = -\{(fosc1 - 32,768 [Hz]) / 32,768 [Hz]\} \times 10^{6}."}{(For 8.1) m OSC1 fragues to be proved to a value [name]}$
	8-4	(Eq. 8.1) m: OSC1 frequency tolerance correction value [ppm] 8.4.2 Real-Time Clock Counter Operations
	0-4	Corrective operation when a value out of the effective range is set
		Added a note.
		Note: Do not set the RTCMON.RTCMOL[3:0] bits to 0x0 if the RTCMON.RTCMOH bit = 0.
	8-6	8.6 Control Registers
		RTC Control Register
		Bits 14–8 RTCTRM[6:0]
		Added a note. Notes:
		Writing 0x00 to the RTCCTL.RTCTRM[6:0] bits sets the RTCCTL.RTCTRMBSY bit to 1 as well.
		However, no correcting operation is performed.
	8-11	8.6 Control Registers
		RTC Month/Day Register
		Bit 12 RTCMOH
		Bits 11–8 RTCMOL[3:0] Added a note.
		Notes:
		Be sure to avoid setting the RTCMON.RTCMOH/RTCMOL[3:0] bits to 0x00.
	9-3	9.4.1 SVD Control
		Starting detection
		Corrected Step 4.
		4 Set the SVDINTE.SVDIE bit to 1.
	13-7 to 8	13.4.3 Data Reception in Master Mode
	10-7 10 0	Data receiving procedure
		Added Step 1. (The old step numbers were carried down in order.)
		1. When receiving one-byte data, write 1 to the I2CnCTL.TXNACK bit.
		Modified Figure 13.4.3.2.
	13-12 to 13	A flow for Step 1 was added. 13.4.6 Data Reception in Slave Mode
	10-12 10 10	Data receiving procedure
		Added Step 1. (The old step numbers were carried down in order.)
		1. When receiving one-byte data, write 1 to the I2CnCTL.TXNACK bit.
		Modified Figure 13.4.6.2. A flow for Step 1 was added.
	14-2	14.2.1 List of Output Pins
	14-2	Modified Table 14.2.1.1.
		SEGxx/COMxx pin I/O: O → A
	14-4	14.4.3 External Voltage Application Mode 2
		Corrected the description.
		In this mode, the LCD drive voltage Vc1 or Vc2 is applied from outside the IC and other voltages are
	14-6	internally generated. 14.5.2 Display On/Off
	14-0	Added a note.
		Note: When "Display off" is selected, the electric charges of Vc4 (or Vc3) must be discharged in the
		following procedure.
	47.4	To turn the display on again, perform the above procedure in the reverse order.
	17-1	17.2 Recommended Operating Conditions Modified the characteristics table.
		CVPP was Added.
		A note (*1) was added.
		*1 When the LCD driver is used with VDD ≥ 4.6 V, the LCD power supply voltage should be set as VC3 -
		<u>VDD</u> ≥ 0.4 V.
	18-1	18 Basic External Connection Diagram
		Modified the figure. CVPP was added.
	19-1	19 Package
	19-1	A JEITA name was added to the package name.
		process that dadd to the painting matter.

Code No.	Page	Contents
412361702	AP-A-9	Appendix A List of Peripheral Circuit Control Registers
		PDIOEN (Pd Port Enable Register)
		Modified the register table.
		PDOEN[1:0] → PDOEN[2:0]

EPSON

International Sales Operations

America

Epson America, Inc.

Headquarter: 3840 Kilroy Airport Way

Long Beach, California 90806-2452 USA

Phone: +1-562-290-4677

San Jose Office: 214 Devcon Drive San Jose, CA 95112 USA

Phone: +1-800-228-3964 or +1-408-922-0200

Europe

Epson Europe Electronics GmbH

Riesstrasse 15, 80992 Munich, Germany Phone: +49-89-14005-0 Fax: +49-89-14005-110

Asia

Epson (China) Co., Ltd.

4th Floor, Tower 1 of China Central Place, 81 Jianguo Road, Chaoyang District, Beijing 100025, China

Phone: +86-10-8522-1199 Fax: +86-10-8522-1120

Shanghai Branch

Room 1701 & 1704, 17 Floor, Greenland Center II, 562 Dong An Road, Xu Hui District, Shanghai, China Phone: +86-21-5330-4888 Fax: +86-21-5423-4677

Shenzhen Branch

Room 804-805, 8 Floor, Tower 2, Ali Center, No.3331 Keyuan South RD (Shenzhen bay), Nanshan District, Shenzhen 518054, China

Phone: +86-10-3299-0588 Fax: +86-10-3299-0560

Epson Taiwan Technology & Trading Ltd.

15F, No.100, Songren Rd, Sinyi Dist, Taipei City 110, Taiwan Phone: +886-2-8786-6688

Epson Singapore Pte., Ltd.

1 HarbourFront Place,

#03-02 HarbourFront Tower One, Singapore 098633 Phone: +65-6586-5500 Fax: +65-6271-3182

Epson Korea Co., Ltd

10F Posco Tower Yeoksam, Teheranro 134 Gangnam-gu, Seoul, 06235, Korea Phone: +82-2-3420-6695

Seiko Epson Corp. Sales & Marketing Division

Device Sales & Marketing Department

29th Floor, JR Shinjuku Miraina Tower, 4-1-6 Shinjuku, Shinjuku-ku, Tokyo 160-8801, Japan