

CMOS 16-BIT SINGLE CHIP MICROCONTROLLER S1C17803 Technical Manual


NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of Economy, Trade and Industry or other approval from another government agency.

All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

This product uses SuperFlash[®] technology licensed from Silicon Storage Technology, Inc.

© SEIKO EPSON CORPORATION 2011, All rights reserved.



Configuration of product number

1	Overview	1-1
	1.1 Features	1-1
	1.2 Block Diagram	1-7
	1.3 Pin Descriptions	1-8
	1.3.1 Pin Arrangement	
	1.3.2 Pin Functions	
	1.3.3 Input/Output Cells and Input/Output Characteristics	
	1.3.4 Package 1.3.5 Thermal Resistance of the Package	
_		
2	CPU	
	2.1 Features of the S1C17 Core	
	2.2 CPU Registers	
	2.3 Instruction Set	
	2.4 Reading PSR	
	2.5 Processor Information	2-6
3	Memory Map and Bus	3-1
	3.1 Flash Area	3-2
	3.2 IRAM/IVRAM Area	3-2
	3.3 BBRAM Area	3-2
	3.4 Internal Peripheral Area	3-2
	3.5 S1C17 Core I/O Area	3-3
	3.6 Internal Bus	3-4
	3.7 Access Cycle	3-4
4	Power Supply	4-1
	4.1 Power Supply Pins	
	4.2 Operating Voltage (LV _{DD})	
	4.3 I/O Interface Voltages (BUSIO_V _{DD} , IO1_V _{DD} , IO2_V _{DD})	
	4.4 Power Supply for RTC (RTCV _{DD})	
	4.5 Power Supply for Analog Circuits (AV _{DD})	
	4.6 Internal Voltage Regulator	
	4.7 Precautions on Power Supply	
5	Reset and NMI	
Ŭ	5.1 Initial Reset	
	5.1.1 #RESET Pin	
	5.1.2 Resetting by the Watchdog Timer	
	5.1.3 Initial Reset Sequence	
	5.1.4 Initial Reset Status	
	5.1.5 Precautions to be Taken during Initial Reset	
	5.2 NMI Input	
	5.2.1 #NMI Pin	
	5.2.2 NMI by the Watchdog Timer	
	5.2.3 NMI Input Noise Filter	
6	Clock Management Unit (CMU)	
	6.1 CMU Module Overview	
	6.2 CMU Pins	6-2

	6.3	Oscillators	
		6.3.1 OSC3 Oscillator Circuit	6-2
		6.3.2 OSC1 Oscillator Circuit	6-3
	6.4	System Clock Settings	6-4
		6.4.1 System Clock Source Selection	6-4
		6.4.2 System Clock Frequency Setting	6-5
	6.5	Clock Supply Control	6-5
		6.5.1 Core Clock (CCLK)	6-5
		6.5.2 Bus Clock (BCLK)	6-5
		6.5.3 Peripheral Module Clocks (PCLK_SOC, PCLK1, PCLK2)	6-6
		6.5.4 LCDC Module Clock (LCLK)	6-7
	6.6	Clock External Output (CMU_CLK)	6-8
	6.7	Standby Modes	6-8
		6.7.1 HALT Mode	
		6.7.2 SLEEP Mode	
	6.8	Control Register Details	6-9
		Clock Source Select Register (CMU_OSCSRC)	
		Oscillation Control Register (CMU_OSCCTL)	
		Noise Filter Enable Register (CMU_NFEN)	6-11
		LCDC Clock Setup Register (CMU_LCLK)	
		Clock Control Register (CMU_CLKCTL)	
		System Clock Division Ratio Select Register (CMU_SYSCLKDIV)	
		CMU_CLK Select Register (CMU_CMUCLK)	
		MAC Wait Cycle Select Register (MAC_WAIT) CMU Write Protect Register (CMU_PROTECT)	
7	Drocos	aler (PSC)	71
•			
•		PSC Module Overview	
	7.1		7-1
-	7.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0)	7-1 7-1 7-2
	7.1	PSC Module Overview Control Register Details	7-1 7-1 7-2
	7.1 7.2	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1–2 Control Register (PSC_CTL1)	7-1 7-1 7-2 7-2
	7.1 7.2	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1–2 Control Register (PSC_CTL1) Generator (CLG)	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1–2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1–2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview 16-bit Timer with Fine Mode (CLG_T16FU0)	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1-2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview 16-bit Timer with Fine Mode (CLG_T16FU0) 8.2.1 CLG_T16FU0 Overview	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1–2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview 16-bit Timer with Fine Mode (CLG_T16FU0) 8.2.1 CLG_T16FU0 Overview 8.2.2 Count Clock	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1–2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview 16-bit Timer with Fine Mode (CLG_T16FU0) 8.2.1 CLG_T16FU0 Overview 8.2.2 Count Clock 8.2.3 Count Mode	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1-2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview 16-bit Timer with Fine Mode (CLG_T16FU0) 8.2.1 CLG_T16FU0 Overview 8.2.2 Count Clock 8.2.3 Count Mode 8.2.4 Reload Register and Underflow Period	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1-2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview 16-bit Timer with Fine Mode (CLG_T16FU0) 8.2.1 CLG_T16FU0 Overview 8.2.2 Count Clock 8.2.3 Count Mode 8.2.4 Reload Register and Underflow Period 8.2.5 Timer Reset	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1-2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview 16-bit Timer with Fine Mode (CLG_T16FU0) 8.2.1 CLG_T16FU0 Overview 8.2.2 Count Clock 8.2.3 Count Mode 8.2.4 Reload Register and Underflow Period 8.2.5 Timer Reset 8.2.6 Run/Stop Control	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1-2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview 16-bit Timer with Fine Mode (CLG_T16FU0) 8.2.1 CLG_T16FU0 Overview 8.2.2 Count Clock 8.2.3 Count Mode 8.2.4 Reload Register and Underflow Period. 8.2.5 Timer Reset 8.2.6 Run/Stop Control 8.2.7 CLG_T16FU0 Output Signal	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1–2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview 16-bit Timer with Fine Mode (CLG_T16FU0) 8.2.1 CLG_T16FU0 Overview 8.2.2 Count Clock 8.2.3 Count Mode 8.2.4 Reload Register and Underflow Period. 8.2.5 Timer Reset 8.2.6 Run/Stop Control 8.2.7 CLG_T16FU0 Output Signal 8.2.8 Fine Mode	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1–2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview 16-bit Timer with Fine Mode (CLG_T16FU0) 8.2.1 CLG_T16FU0 Overview 8.2.2 Count Clock 8.2.3 Count Mode 8.2.4 Reload Register and Underflow Period 8.2.5 Timer Reset 8.2.6 Run/Stop Control 8.2.7 CLG_T16FU0 Output Signal 8.2.8 Fine Mode 8.2.9 CLG_T16FU0 Interrupt	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1-2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview 16-bit Timer with Fine Mode (CLG_T16FU0) 8.2.1 CLG_T16FU0 Overview 8.2.2 Count Clock 8.2.3 Count Mode 8.2.4 Reload Register and Underflow Period 8.2.5 Timer Reset 8.2.6 Run/Stop Control 8.2.7 CLG_T16FU0 Output Signal 8.2.8 Fine Mode 8.2.9 CLG_T16FU0 Interrupt 8.2.10 Details of Control Registers	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1–2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview 16-bit Timer with Fine Mode (CLG_T16FU0) 8.2.1 CLG_T16FU0 Overview 8.2.2 Count Clock 8.2.3 Count Mode 8.2.4 Reload Register and Underflow Period 8.2.5 Timer Reset 8.2.6 Run/Stop Control 8.2.7 CLG_T16FU0 Output Signal 8.2.8 Fine Mode 8.2.9 CLG_T16FU0 Interrupt 8.2.10 Details of Control Registers CLG_T16FU0 Input Clock Select Register (CLG_T16FU0_CLK)	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1-2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview 16-bit Timer with Fine Mode (CLG_T16FU0) 8.2.1 CLG_T16FU0 Overview 8.2.2 Count Clock 8.2.3 Count Mode 8.2.4 Reload Register and Underflow Period 8.2.5 Timer Reset 8.2.6 Run/Stop Control 8.2.7 CLG_T16FU0 Output Signal 8.2.8 Fine Mode 8.2.9 CLG_T16FU0 Interrupt 8.2.10 Details of Control Registers	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details	
	7.1 7.2 Clock (8.1	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1-2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview 16-bit Timer with Fine Mode (CLG_T16FU0) 8.2.1 CLG_T16FU0 Overview 8.2.2 Count Clock 8.2.3 Count Mode 8.2.4 Reload Register and Underflow Period 8.2.5 Timer Reset 8.2.6 Run/Stop Control 8.2.7 CLG_T16FU0 Output Signal 8.2.8 Fine Mode 8.2.9 CLG_T16FU0 Interrupt 8.2.10 Details of Control Registers CLG_T16FU0 Input Clock Select Register (CLG_T16FU0_CLK) CLG_T16FU0 Reload Data Register (CLG_T16FU0_TC)	
	7.1 7.2 Clock (8.1 8.2	PSC Module Overview Control Register Details	
	7.1 7.2 Clock (8.1 8.2	PSC Module Overview Control Register Details	
	7.1 7.2 Clock (8.1 8.2	PSC Module Overview Control Register Details PSC Ch.0 Control Register (PSC_CTL0) PSC Ch.1-2 Control Register (PSC_CTL1) Generator (CLG) CLG Module Overview 16-bit Timer with Fine Mode (CLG_T16FU0) 8.2.1 CLG_T16FU0 Overview 8.2.2 Count Clock 8.2.3 Count Mode 8.2.4 Reload Register and Underflow Period 8.2.5 Timer Reset 8.2.6 Run/Stop Control 8.2.7 CLG_T16FU0 Output Signal 8.2.9 CLG_T16FU0 Output Signal 8.2.9 CLG_T16FU0 Interrupt 8.2.10 Details of Control Registers CLG_T16FU0 Input Clock Select Register (CLG_T16FU0_CLK) CLG_T16FU0 Reload Data Register (CLG_T16FU0_TR) CLG_T16FU0 Counter Data Register (CLG_T16FU0_TC) CLG_T16FU0 Control Register (CLG_T16FU0_TC) CLG_T16FU0 Control Register (CLG_T16FU0_TL) CLG_T16FU0 Interrupt Control Register (CLG_T16FU0_INT) 8-bit Timer (CLG_T8I)	
	7.1 7.2 Clock (8.1 8.2	PSC Module Overview Control Register Details	

8.3.5 Timer Reset	
8.3.6 Run/Stop Control	
8.3.7 CLG_T8l Output Signal	
8.3.8 CLG_T8I Interrupt	8-13
8.3.9 Details of Control Registers	
CLG_T8I Input Clock Select Register (CLG_T8I_CLK)	
CLG_T8I Reload Data Register (CLG_T8I_TR)	
CLG_T8I Counter Data Register (CLG_T8I_TC) CLG_T8I Control Register (CLG_T8I_CTL)	
CLG_T8I Interrupt Control Register (CLG_T8I_INT)	
9 Real-Time Clock (RTC)	
9.1 RTC Module Overview	
9.2 RTC Counters	
9.3 RTC Control	
9.3.1 Operating Clock Control	
9.3.2 RTC Initial Sequence	
9.3.3 Counter Settings	
9.3.4 Start/Stop and Software Reset	
9.3.5 Counter Hold and Busy Flag 9.3.6 30-second Correction	
9.4 RTC Interrupts	
9.5 WAKEUP and #STBY Pins	
9.6 Details of Control Registers	
RTC Interrupt Status Register (RTC_INTSTAT) RTC Interrupt Mode Register (RTC_INTMODE)	
RTC Control 0 Register (RTC_CNTL0)	
RTC Control 1 Register (RTC_CNTL1)	
RTC Second Register (RTC_SEC)	
RTC Minute Register (RTC_MIN)	
RTC Hour Register (RTC_HOUR)	
RTC Day Register (RTC_DAY) RTC Month Register (RTC_MONTH)	
RTC Year Register (RTC_YEAR)	
RTC Days of Week Register (RTC_WEEK)	
RTC Wakeup Configuration Register (RTC_WAKEUP)	
RTC Wait Control Register (RTC_WAIT)	
10 Flash Controller (FLASHC)	10-1
10.1 FLASHC Module Overview	10-1
10.2 Flash Memory Map	
10.3 Programming the Flash Memory	
10.3.1 Chip Erase Procedure	
10.3.2 Sector Erase Procedure	
10.3.3 Flash Programming Procedure	10-6
10.4 Read Access Control	
10.5 HIDE mode	
10.6 Control Register Details	
FLASHC Control Register (FLASH_CTL)	10-8
FLASHC Sector Address Register (FLASH_ADDR)	
FLASHC Wait Register (FLASH_WAIT)	
FLASHC Protect Register (FLASH_PROT)	
11 SRAM Controller (SRAMC)	
11.1 SRAMC Module Overview	11-1
11.2 SRAMC Pins	11-1
S1C17803 TECHNICAL MANUAL Seiko Epson Corporation	

	11.3	SRAMC Operating Clock	11-1
	11.4	External Memory Area	11-2
		11.4.1 Chip Enable Signals	11-2
		11.4.2 Area Condition Settings	11-2
	11.5	Connection of External Devices and Bus Operation	11-4
		11.5.1 Connecting External Devices	
		11.5.2 Data Configuration in Memory	11-4
		11.5.3 External Bus Operation	11-5
	11.6	Bus Access Timing Chart	11-6
		11.6.1 SRAM Read/Write Timings with No External #WAIT	11-6
		11.6.2 SRAM Read/Write Timings with External #WAIT	11-8
		11.6.3 SRAM Burst Read Timing	11-9
	11.7	Control Register Details	11-9
		SRAMC Wait Cycle Configuration Register (SRAMC_WT)	11-9
		SRAMC Device Size Configuration Register (SRAMC_SIZE)	
		SRAMC Device Mode Configuration Register (SRAMC_MOD)	
		SRAMC Burst Read Control Register (SRAMC_RDBST)	
		SRAMC #CE1 Bus Clock Division Register (SRAMC_CE1DIV)	
	11.8	Precautions1	1-12
12	Interru	pt Controller (ITC)	12-1
	12.1	ITC Module Overview	12-1
	12.2	Vector Table	12-2
		Vector Table Address Low/High Registers (MISC_TTBRL, MISC_TTBRH)	
	12.3	Control of Maskable Interrupts	
		12.3.1 Interrupt Control Bits in Peripheral Modules	
		12.3.2 ITC Interrupt Request Processing	
		12.3.3 Interrupt Processing by the S1C17 Core	
	12.4	NMI	
		Software Interrupts	
		HALT and SLEEP Mode Cancellation	
		Control Register Details	
	12.7	Interrupt Level Setup Register 0 (ITC_LV0)	
		Interrupt Level Setup Register 1 (ITC_LV1)	
		Interrupt Level Setup Register 2 (ITC_LV2)	
		Interrupt Level Setup Register 3 (ITC_LV3)	
		Interrupt Level Setup Register 4 (ITC_LV4)	
		Interrupt Level Setup Register 5 (ITC_LV5)	
		Interrupt Level Setup Register 6 (ITC_LV6) Interrupt Level Setup Register 7 (ITC_LV7)	
		Interrupt Level Setup Register 8 (ITC_LV8)	
		Interrupt Level Setup Register 9 (ITC_LV9)	
10			
13		ontroller (DMAC)	
		DMAC Module Overview	
		DMAC Operating Clock	
	13.3	Programming Control Information	
		13.3.1 Setting the Base Address	
		13.3.2 Control Information	
		13.3.3 Auto-Reload Data	
		DMAC Invocation	
	13.5	Operation of DMAC	
		13.5.1 Single Transfer Mode	
		13.5.2 Successive Transfer Mode	13-9

	13.0	DMAC Interrupt	
	13.7	Control Register Details	13-11
		DMAC General Control Register (DMA_CTL)	13-11
		DMAC Control Table Base Address Low/High Registers (DMA_TBL_BASEL/H)	13-12
		DMAC Interrupt Enable Register (DMA_IE)	
		DMAC Trigger Select Register (DMA_TRG_SEL)	
		DMAC Trigger Flag Register (DMA_TRG_FLG)	
		DMAC End-of-Transfer Flag Register (DMA_END_FLG)	
		DMAC Running Status Register (DMA_RUN_STA)	
		DMAC Pause Status Register (DMA_PAUSE_STA) DMAC Data Buffer Low/High Registers (DMA_DATA_BUFL/H)	
14	8-bit P	rogrammable Timers (T8F)	14-1
	14.1	T8F Module Overview	14-1
	14.2	Count Clock	14-2
		Count Mode	
		Reload Data Register and Underflow Cycle	
		Timer Reset	
		RUN/STOP Control	
	14.7	T8F Output Signals	14-4
	14.8	Fine Mode	14-4
	14.9	T8F Interrupts	14-5
	14.1	0 Control Register Details	
		T8F Ch. <i>x</i> Input Clock Select Registers (T8F_CLK <i>x</i>)	
		T8F Ch.x Reload Data Registers (T8F_TRx)	
		T8F Ch.x Counter Data Registers (T8F_TCx)	
		T8F Ch. <i>x</i> Control Registers (T8F_CTL <i>x</i>)	14-7
		T8F Ch.x Interrupt Control Registers (T8F_INTx)	14-9
15	16-bit	PWM Timer (T16A)	15-1
15		PWM Timer (T16A)	
15	15.1	T16A Module Overview	15-1
15	15.1 15.2	T16A Module Overview T16A Input/Output Pins	15-1 15-2
15	15.1 15.2 15.3	T16A Module Overview T16A Input/Output Pins Count Clock	15-1 15-2 15-2
15	15.1 15.2 15.3	T16A Module Overview T16A Input/Output Pins Count Clock T16A Operating Modes	15-1 15-2 15-2 15-3
15	15.1 15.2 15.3	T16A Module Overview T16A Input/Output Pins Count Clock T16A Operating Modes 15.4.1 Comparator Mode and Capture Mode	15-1 15-2 15-2 15-3 15-3
15	15.1 15.2 15.3 15.4	T16A Module Overview T16A Input/Output Pins Count Clock T16A Operating Modes 15.4.1 Comparator Mode and Capture Mode 15.4.2 Repeat Mode and One-Shot Mode	
15	15.1 15.2 15.3 15.4	T16A Module Overview T16A Input/Output Pins Count Clock T16A Operating Modes 15.4.1 Comparator Mode and Capture Mode	
15	15.1 15.2 15.3 15.4	T16A Module Overview T16A Input/Output Pins Count Clock T16A Operating Modes 15.4.1 Comparator Mode and Capture Mode 15.4.2 Repeat Mode and One-Shot Mode	
15	15.1 15.2 15.3 15.4	T16A Module Overview T16A Input/Output Pins Count Clock T16A Operating Modes 15.4.1 Comparator Mode and Capture Mode 15.4.2 Repeat Mode and One-Shot Mode Counter Control 15.5.1 Counter Reset 15.5.2 Counter RUN/STOP Control	
15	15.1 15.2 15.3 15.4	T16A Module Overview T16A Input/Output Pins Count Clock T16A Operating Modes 15.4.1 Comparator Mode and Capture Mode 15.4.2 Repeat Mode and One-Shot Mode Counter Control 15.5.1 Counter Reset	
15	15.1 15.2 15.3 15.4	T16A Module Overview T16A Input/Output Pins Count Clock T16A Operating Modes 15.4.1 Comparator Mode and Capture Mode 15.4.2 Repeat Mode and One-Shot Mode Counter Control 15.5.1 Counter Reset 15.5.2 Counter RUN/STOP Control	
15	15.1 15.2 15.3 15.4 15.5	T16A Module Overview T16A Input/Output Pins Count Clock T16A Operating Modes 15.4.1 Comparator Mode and Capture Mode 15.4.2 Repeat Mode and One-Shot Mode 15.4.2 Repeat Mode and One-Shot Mode 15.5.1 Counter Reset 15.5.2 Counter RUN/STOP Control 15.5.3 Reading Counter Values	
15	15.1 15.2 15.3 15.4 15.5	T16A Module Overview	
15	15.1 15.2 15.3 15.4 15.5 15.5	T16A Module Overview	
15	15.1 15.2 15.3 15.4 15.5 15.5	T16A Module Overview	
15	15.1 15.2 15.3 15.4 15.5 15.5	T16A Module Overview	
15	15.1 15.2 15.3 15.4 15.5 15.5	T16A Module Overview	
15	15.1 15.2 15.3 15.4 15.5 15.5	T16A Module Overview	
15	15.1 15.2 15.3 15.4 15.5 15.5	T16A Module Overview T16A Input/Output Pins Count Clock T16A Operating Modes 15.4.1 Comparator Mode and Capture Mode 15.4.2 Repeat Mode and One-Shot Mode Counter Control 15.5.1 Counter Reset 15.5.2 Counter RUN/STOP Control 15.5.3 Reading Counter Values 15.5.4 Timing Charts Timer Output Control T16A Interrupts Control Register Details T16A Counter Control Register (T16A_CTL) T16A Counter Data Register (T16A_TC) T16A Comparator/Capture Control Register (T16A_CCA) T16A Comparator/Capture B Data Register (T16A_CCB)	
15	15.1 15.2 15.3 15.4 15.5 15.5	T16A Module Overview	
15	15.1 15.2 15.3 15.4 15.5 15.5	T16A Module Overview T16A Input/Output Pins Count Clock T16A Operating Modes 15.4.1 Comparator Mode and Capture Mode 15.4.2 Repeat Mode and One-Shot Mode Counter Control 15.5.1 Counter Reset 15.5.2 Counter RUN/STOP Control 15.5.3 Reading Counter Values 15.5.4 Timing Charts Timer Output Control T16A Interrupts Control Register Details T16A Counter Control Register (T16A_CTL) T16A Counter Data Register (T16A_TC) T16A Comparator/Capture Control Register (T16A_CCA) T16A Comparator/Capture B Data Register (T16A_CCB)	
	15.1 15.2 15.3 15.4 15.5 15.6 15.7 15.8	T16A Module Overview T16A Input/Output Pins Count Clock T16A Operating Modes 15.4.1 Comparator Mode and Capture Mode 15.4.2 Repeat Mode and One-Shot Mode Counter Control 15.5.1 Counter Reset 15.5.2 Counter RUN/STOP Control 15.5.3 Reading Counter Values 15.5.4 Timing Charts Timer Output Control T16A Interrupts Control Register Details T16A Counter Data Register (T16A_CTL) T16A Comparator/Capture Control Register (T16A_CCCL) T16A Comparator/Capture B Data Register (T16A_CCA) T16A Comparator/Capture Interrupt Enable Register (T16A_IEN) T16A Comparator/Capture Interrupt Flag Register (T16A_IELG)	
	15.1 15.2 15.3 15.4 15.5 15.6 15.7 15.8 16-bit	T16A Module Overview	
	15.1 15.2 15.3 15.4 15.5 15.6 15.7 15.8 16-bit 16.1	T16A Module Overview T16A Input/Output Pins Count Clock T16A Operating Modes 15.4.1 Comparator Mode and Capture Mode 15.4.2 Repeat Mode and One-Shot Mode Counter Control 15.5.1 Counter Reset 15.5.2 Counter RUN/STOP Control 15.5.3 Reading Counter Values 15.5.4 Timing Charts Timer Output Control T16A Interrupts Control Register Details T16A Counter Data Register (T16A_CTL) T16A Comparator/Capture Control Register (T16A_CCCL) T16A Comparator/Capture B Data Register (T16A_CCA) T16A Comparator/Capture Interrupt Enable Register (T16A_IEN) T16A Comparator/Capture Interrupt Flag Register (T16A_IELG)	

16.3	Setting T16P Operating Conditions	16-2
	16.3.1 Count Clock	16-2
	16.3.2 PCM Data Configuration	16-3
	16.3.3 Operating Mode Selection	
	16.3.4 PWM Output Condition Settings	
16.4	Control and T16P Operations	16-4
	16.4.1 Resetting T16P	
	16.4.2 Run/Stop Control	
	16.4.3 Setting Compare Data	
	16.4.4 Volume Control	
	16.4.5 Counter Value	16-6
	16.4.6 Timing Charts	
16.5	T16P Interrupts and DMA	
1010	16.5.1 Interrupts	
	16.5.2 DMA Transfer	
16.6	Control Register Details	
10.0	T16P Compare A Buffer Register (T16P_A)	
	T16P Compare B Buffer Register (T16P_B)	
	T16P Counter Data Register (T16P_CNT_DATA)	
	T16P Volume Control Register (T16P_VOL_CTL)	
	T16P Control Register (T16P_CTL)	
	T16P Running Control Register (T16P_RUN)	16-13
	T16P Internal Clock Control Register (T16P_CLK)	16-14
	T16P Interrupt Control Register (T16P_INT)	16-14
17 Watch	dog Timer (WDT)	17-1
	WDT Module Overview	
	WDT Input/Output Pins	
	WDT Operating Clock	
17.4	Control of the Watchdog Timer	
	17.4.1 Setting Up the Watchdog Timer	
	17.4.2 Starting/Stopping the Watchdog Timer	
	17.4.3 Resetting the Watchdog Timer	
	17.4.4 Operation in Standby Mode	
	17.4.5 Clock Output of the Watchdog Timer	
	17.4.6 External NMI Output	
17.5	Control Register Details	
	WDT Write Protect Register (WD_WP) WDT Enable and Setup Register (WD_EN)	
	WDT Comparison Data L/H Registers (WD_CMP_L, WD_CMP_H)	
	WDT Count Data L/H Registers (WD_CNT_L, WD_CNT_H)	
	WDT Control Register (WD_CTL)	
	UART Module Overview	
18.2	UART Input/Output Pins	18-1
18.3	Transfer Clock	18-2
18.4	Transfer Data Settings	18-2
18.5	Data Transfer Control	18-3
18.6	Receive Errors	18-5
	UART Interrupts	
	IrDA Interface	
	Control Register Details	
10.9	UART Status Registers (UART_ST)	

UART Receive Data Registers (UART_RXD) 18-10 UART Control Registers (UART_CTL) 18-11 UART Control Registers (UART_CTL) 18-11 UART Expansion Registers (UART_EXP) 18-12 19 Universal Serial Interface (USI) 19-1 19.1 USI Module Overview 19-1 19.2 USI Pins 19-2 19.3 USI Clock Sources 19-2 19.4 USI Module Settings 19-3 19.4.1 USI Module Settings for All Interface Modes 19-4 19.4.2 Interface Mode 19-4 19.4.3 General Settings for All Interface Modes 19-4 19.4.4 Settings for XPI Mode 19-4 19.4.5 Settings for FPC Mode 19-6 19.5.1 Data Transfer in YPC Mode 19-6 19.5.2 Data Transfer in PC Mode 19-8 19.5.3 Data Transfer in PC Mode 19-22 19.7.1 Interrupts in VART Mode 19-22 19.7.2 Interrupts in PC Mode 19-22 19.7.3 Interrupts in PC Mode 19-22 19.7.4 Interrupts in PC Mode 19-22 19.7.5 111DMA Transfer 19-22 19.7.6 Interrupts in PC Mode 19-25 <th></th> <th></th> <th>UART Transmit Data Registers (UART_TXD)</th> <th></th>			UART Transmit Data Registers (UART_TXD)	
UART Control Registers (UART_CTU)18-11UART Expansion Registers (UART_EXP)18-1219 Universal Serial Interface (USI)19-119.1 USI Module Overview19-119.2 USI Pins19-219.3 USI Clock Sources19-219.4 USI Module Settings19-319.4 USI Module Settings19-319.4.1 USI Module Software Reset19-319.4.2 Interface Mode19-419.4.3 General Settings for All Interface Modes19-419.4.4 Settings for VART Mode19-419.4.5 Settings for SPI Mode19-619.5.1 Data Transfer in CM Mode19-619.5.2 Data Transfer in SPI Mode19-619.5.2 Data Transfer in PC Mode19-619.5.3 Data Transfer in PC Mode19-219.7 USI Interrupts and DMA.19-2219.7.2 Interrupts in SPI Mode19-2219.7.3 Interrupts in PC Mode19-2319.7.4 Interrupts in PC Mode19-2419.7.5 111DMA Transfer19-2419.7.5 11DMA Transfer19-25USI Ch.x Global Configuration Registers (USI_CCFGx)19-27USI Ch.x Hard Mode Configuration Registers (USI_CCFGx)19-27USI Ch.x Hard Mode Configuration Registers (USI_CCFGx)19-28USI Ch.x VART Mode Interrupt Fabel Registers (USI_CCFGx)19-27USI Ch.x VART Mode Interrupt Fabel Registers (USI_SCFGx)19-37USI Ch.x VART Mode Interrupt Fabel Registers (USI_SCFGx)19-36USI Ch.x VART Mode Interrupt Fabel Registers (USI_SCFGx)19-37USI Ch.x VCMART Mode Interrupt Fabel Registers (USI_S				
UART Expansion Registers (UART_EXP) 16-12 19 Universal Serial Interface (USI) 19-1 19.1 USI Module Overview 19-1 19.2 USI Pins. 19-2 19.3 USI Clock Sources 19-2 19.4 USI Module Settings 19-3 19.4.1 USI Module Settings for All Interface Modes 19-4 19.4.2 INIS Module Settings for All Interface Modes 19-4 19.4.3 General Settings for PI Mode 19-4 19.4.5 Settings for PI Mode 19-5 19.4.6 Settings for PI Mode 19-6 19.5.2 Data Transfer in UART Mode 19-6 19.5.2 Data Transfer in PI Mode 19-2 19.7.1 Interrupts and DMA 19-22 19.7.1 Interrupts in PC Mode 19-22 19.7.2 Interrupts in SPI Mode 19-23 19.7.3 Interrupts in PC Master Mode 19-23 19.7.4 Interrupts in PC Master Mode 19-24 19.7.5 INTOR Register Details 19-25 19.8 Control Register Details 19-26 19.7.5 INTOR Register Details 19-25 19.8 Control Register Details 19-26 USI Ch.x TARM Mode Configuration Regist				
19 Universal Serial Interface (USI) 19-1 19.1 USI Module Overview 19-1 19.2 USI Pins 19-2 19.3 USI Clock Sources 19-2 19.4 USI Module Settings 19-3 19.4 USI Module Settings 19-3 19.4 USI Module Settings for All Interface Modes 19-4 19.4 2.1 Interface Mode 19-4 19.4.2 Settings for SPI Mode 19-4 19.4.5 Settings for SPI Mode 19-6 19.5.1 Data Transfer in SPI Mode 19-6 19.5.2 Data Transfer in SPI Mode 19-6 19.5.3 Data Transfer in SPI Mode 19-6 19.5.4 Data Transfer in SPI Mode 19-2 19.7 USI Interrupts and DMA 19-22 19.7.1 Interrupts in PC Mode 19-22 19.7.2 Interrupts in PC Mode 19-22 19.7.3 Interrupts in PC Master Mode 19-23 19.7.4 Interrupts in PC Master Mode 19-25 USI Ch.x Kload Configuration Registers (USI CFGx) 19-26 USI Ch.x Aload Configuration Registers (USI UEX) 19-25 USI Ch.x Aload Configuration Registers (USI UEX) 19-25 USI Ch.x Aload Configuration Registers (USI UEX) 19-26 <t< th=""><th></th><th></th><th></th><th></th></t<>				
19.1 USI Pins				
19.2 USI Pins	19			
19.3 USI Clock Sources 19-2 19.4 USI Module Settings 19-3 19.4.1 USI Module Software Reset 19-3 19.4.2 Interface Mode 19-4 19.4.3 General Settings for All Interface Modes 19-4 19.4.3 General Settings for VAIRT Mode 19-4 19.4.5 Settings for JCM Mode 19-4 19.4.5 Settings for JCM Mode 19-6 19.5.1 Data Transfer IN UART Mode 19-6 19.5.2 Data Transfer in UART Mode 19-6 19.5.3 Data Transfer in VART Mode 19-8 19.5.4 Data Transfer in VART Mode 19-2 19.7 USI Interrupts and DMA 19-22 19.7.1 Interrupts in PC Mode 19-22 19.7.2 Interrupts in PC Mode 19-23 19.7.3 Interrupts in PC Mode 19-23 19.7.4 Interrupts in PC Slave Mode 19-23 19.7.5 111DMA Transfer 19-25 USI Ch.x Global Configuration Registers (USI_GCFCx) 19-26 USI Ch.x Tansmit Data Eulifer Registers (USI_DCX) 19-26 USI Ch.x UART Mode Configuration Registers (USI_UFCx) 19-26 USI Ch.x UART Mode Configuration Registers (USI_UFCx) 19-26 USI Ch.x UART Mode Interrupt Flag Registers (USI_U				
19.4 USI Module Settings 19-3 19.4.1 USI Module Software Reset. 19-3 19.4.2 Interface Mode 19-4 19.4.3 General Settings for All Interface Modes 19-4 19.4.4 Settings for UART Mode 19-4 19.4.5 Settings for SPI Mode 19-5 19.4.6 Settings for IC Mode 19-6 19.5 Data Transfer Control 19-6 19.5.1 Data Transfer IN UART Mode 19-6 19.5.2 Data Transfer IN UART Mode 19-6 19.5.3 Data Transfer IN UART Mode 19-2 19.7.1 Interrupts and DMA 19-22 19.7.1 Interrupts in SPI Mode 19-22 19.7.1 Interrupts in PC Mode 19-22 19.7.1 Interrupts in PC Master Mode 19-22 19.7.1 Interrupts in PC Master Mode 19-23 19.7.3 Interrupts in PC Save Mode 19-24 19.7.4 Interrupts in PC Save Mode 19-25 19.7.5 111DMA Transfer 19-25 19.8 Control Register Details 19-25 USI Ch.x Clobal Configuration Registers (USI_UCFGx) 19-26 USI Ch.x Clobal Configuration Registers (USI_UCFGx) 19-27 USI Ch.x UART Mode Interrupt Enable Registers (USI_UCFGx) 19-27 <		19.2	USI Pins	19-2
19.4.1 USI Module Software Reset. 19-3 19.4.2 Interface Mode 19-4 19.4.3 General Settings for All Interface Modes 19-4 19.4.4 Settings for SPI Mode 19-5 19.4.6 Settings for IPC Mode 19-6 19.5.5 Data Transfer Control 19-6 19.5.1 Data Transfer in VART Mode 19-6 19.5.2 Data Transfer in SPI Mode 19-6 19.5.3 Data Transfer in PC Mode 19-6 19.5.3 Data Transfer in PC Mode 19-21 19.7 USI Interrupts and DMA 19-22 19.7.1 Interrupts in SPI Mode 19-22 19.7.2 Interrupts in SPI Mode 19-23 19.7.3 Interrupts in PC Master Mode 19-24 19.7.4 Interrupts in PC Stave Mode 19-24 19.7.5 111DMA Transfer 19-25 19.8 Control Register Details 19-25 19.8 Control Register Outginztion Registers (USL UCFGx) 19-26 USI Ch.x UART Mode Interrupt Enable Registers (USL UCFGx) 19-27 USI Ch.x UART Mode Interrupt Enable Registers (USL UER)		19.3	USI Clock Sources	19-2
19.4.2 Interface Mode 19-4 19.4.3 General Settings for All Interface Modes 19-4 19.4.3 Settings for SPI Mode 19-5 19.4.5 Settings for IC Mode 19-6 19.5.1 Data Transfer Control 19-6 19.5.2 Data Transfer in VART Mode 19-6 19.5.2 Data Transfer in PI Mode 19-8 19.5.2 Data Transfer in PI Mode 19-21 19.5.3 Data Transfer in PI Mode 19-22 19.5.1 Data Transfer in PI Mode 19-22 19.7.2 Interrupts and DMA 19-22 19.7.2 Interrupts in PI Mode 19-22 19.7.2 Interrupts in PI C Master Mode 19-23 19.7.3 Interrupts in PI C Slave Mode 19-24 19.7.4 Interrupts in PC Slave Mode 19-25 19.8 Control Register Details 19-25 USI Ch. x Global Configuration Registers (USI_DDx) 19-26 USI Ch. x Global Configuration Registers (USI_DDx) 19-27 USI Ch. x UART Mode Interrupt Flag Registers (USI_UFS) 19-27 USI Ch. x UART Mode Interupt Flag Registers (USI_UFS) <t< th=""><th></th><th>19.4</th><th>USI Module Settings</th><th>19-3</th></t<>		19.4	USI Module Settings	19-3
19.4.3 General Settings for All Interface Modes 19-4 19.4.4 Settings for UART Mode 19-5 19.4.6 Settings for IPC Mode 19-6 19.5.0 Data Transfer Control 19-6 19.5.1 Data Transfer in UART Mode 19-6 19.5.2 Data Transfer in SPI Mode 19-6 19.5.2 Data Transfer in SPI Mode 19-9 19.6 Receive Errors 19-21 19.7 USI Interrupts and DMA 19-22 19.7.1 Interrupts in SPI Mode 19-22 19.7.2 Interrupts in SPI Mode 19-23 19.7.3 Interrupts in IPC Master Mode 19-23 19.7.4 Interrupts in IPC Master Mode 19-24 19.7.5 11DMA Transfer 19-25 19.7.4 Interrupts in IPC Slave Mode 19-25 19.7.4 Interrupts in IPC Slave Mode 19-25 19.7.4 Interrupts in IPC Slave Mode 19-25 USI Ch.x Aclobal Configuration Registers (USI_DCFGx) 19-26 USI Ch.x Transmit Data Buffer Registers (USI_DCFGx) 19-26 USI Ch.x UART Mode Interrupt Enable Registers (USI_UFGx) <			19.4.1 USI Module Software Reset	19-3
19.4.4 Settings for UART Mode 19-4 19.4.5 Settings for SPI Mode 19-5 19.4.6 Settings for I²C Mode 19-6 19.5 Data Transfer Control 19-6 19.5.1 Data Transfer in UART Mode 19-6 19.5.2 Data Transfer in SPI Mode 19-9 19.5.3 Data Transfer in I²C Mode 19-9 19.6 Receive Errors 19-21 19.7.1 Interrupts in UART Mode 19-22 19.7.2 Interrupts in SPI Mode 19-22 19.7.3 Interrupts in SPI Mode 19-23 19.7.4 Interrupts in PC Master Mode 19-23 19.7.5 Interrupts in PC Master Mode 19-23 19.7.4 Interrupts in PC Master Mode 19-25 USI Ch.x Global Configuration Registers (USI_GCFGx) 19-26 USI Ch.x Global Configuration Registers (USI_GCFGx) 19-27 USI Ch.x Receive Data Buffer Registers (USI_GCFGx) 19-27 USI Ch.x Receive Data Buffer Registers (USI_GCFGx) 19-27 USI Ch.x VART Mode Configuration Registers (USI_UFFx) 19-28 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_UFFx) 19-26 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_UFFx) 19-30 USI Ch.x PC Master Mode Interrupt E			19.4.2 Interface Mode	19-4
19.4.5 Settings for SPI Mode 19-5 19.4.6 Settings for I ² C Mode 19-6 19.5 Data Transfer Control 19-6 19.5.1 Data Transfer in UART Mode 19-6 19.5.2 Data Transfer in SPI Mode 19-6 19.5.3 Data Transfer in I ² C Mode 19-9 19.6 Receive Errors 19-91 19.7 USI Interrupts and DMA 19-22 19.7.1 Interrupts in SPI Mode 19-22 19.7.2 Interrupts in SPI Mode 19-23 19.7.3 Interrupts in I ² C Master Mode 19-23 19.7.4 Interrupts in I ² C Master Mode 19-24 19.7.5 111DMA Transfer 19-25 19.8 Control Register Details 19-25 USI Ch. X Receive Data Buffer Registers (USI_CCFGx) 19-26 USI Ch. X Receive Data Buffer Registers (USI_UCFGx) 19-26 USI Ch. X UART Mode Interrupt Enable Registers (USI_UCFGx) 19-27 USI Ch. X UART Mode Interrupt Flag Registers (USI_UCFGx) 19-28 USI Ch. X SPI Master/Slave Mode Configuration Registers (USI_SCFGx) 19-30 USI Ch. X SPI Master/Slave Mode Interrupt Flag Registers (USI_SCFGx) 19-31 USI Ch. X SPI Master/Slave Mode Interrupt Flag Registers (USI_SISEx) 19-31 USI Ch. X PP			19.4.3 General Settings for All Interface Modes	19-4
19.4.6 Settings for I ² C Mode 19-6 19.5 Data Transfer Control 19-6 19.5.1 Data Transfer in SPI Mode 19-8 19.5.2 Data Transfer in SPI Mode 19-8 19.5.3 Data Transfer in I ² C Mode 19-9 19.6 Receive Errors 19-21 19.7 USI Interrupts and DMA 19-22 19.7.1 Interrupts in VART Mode 19-22 19.7.2 Interrupts in SPI Mode 19-23 19.7.3 Interrupts in PC Master Mode 19-23 19.7.4 Interrupts in PC Master Mode 19-25 19.8 Control Register Details 19-25 USI Ch.x Global Configuration Registers (USI_GCFGx) 19-26 USI Ch.x Receive Data Buffer Registers (USI_GCFGx) 19-27 USI Ch.x Receive Data Buffer Registers (USI_GCFGx) 19-27 USI Ch.x Receive Data Buffer Registers (USI_UCFGx) 19-27 USI Ch.x UART Mode Interrupt Flag Registers (USI_UCFGx) 19-27 USI Ch.x UART Mode Interrupt Enable Registers (USI_UCFGx) 19-28 USI Ch.x VART Mode Interrupt Flag Registers (USI_UEFX) 19-31 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-31 USI Ch.x PIC Master Mode Trigger Registers (USI_UELSIFx) 19-33				
19.5 Data Transfer Control 19-6 19.5.1 Data Transfer in UART Mode 19-6 19.5.2 Data Transfer in SPI Mode 19-8 19.5.3 Data Transfer in I ² C Mode 19-9 19.6 Receive Errors 19-21 19.7 USI Interrupts and DMA 19-22 19.7.1 Interrupts in SPI Mode 19-22 19.7.2 Interrupts in I ² C Master Mode 19-23 19.7.3 Interrupts in I ² C Master Mode 19-23 19.7.4 Interrupts in I ² C Slave Mode 19-24 19.7.5 111DM Transfer 19-25 19.8 Control Register Details 19-25 USI Ch.x Global Configuration Registers (USI_CFGx) 19-26 USI Ch.x Global Configuration Registers (USI_DCFGx) 19-27 USI Ch.x UART Mode Interrupt Enable Registers (USI_UEX) 19-27 USI Ch.x UART Mode Interrupt Flag Registers (USI_UEX) 19-28 USI Ch.x UART Mode Interrupt Flag Registers (USI_SI_FX) 19-30 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIFx) 19-31 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIFx) 19-31 USI Ch.x I ²			19.4.5 Settings for SPI Mode	19-5
19.5.1 Data Transfer in UART Mode 19-6 19.5.2 Data Transfer in SPI Mode 19-8 19.5.3 Data Transfer in I ² C Mode 19-9 19.6 Receive Errors 19-21 19.7 USI Interrupts and DMA 19-22 19.7.1 Interrupts in SPI Mode 19-22 19.7.2 Interrupts in SPI Mode 19-23 19.7.4 Interrupts in I ² C Master Mode 19-23 19.7.4 Interrupts in I ² C Master Mode 19-24 19.7.5 111DMA Transfer 19-25 19.8 Control Register Details 19-25 USI Ch.x Tassetri Data Buffer Registers (USI_CGCFGx) 19-26 USI Ch.x Tassetri Data Buffer Registers (USI_CDCA) 19-26 USI Ch.x Tassetri Data Buffer Registers (USI_UCFGx) 19-27 USI Ch.x Tassetri Mode Interrupt Flag Registers (USI_UCFGx) 19-28 USI Ch.x UART Mode Interrupt Flag Registers (USI_SI_SI_SI) 19-28 USI Ch.x SPI Master/Slave Mode Interrupt Flag Registers (USI_SI_SI_SI) 19-31 USI Ch.x SPI Master/Slave Mode Interrupt Flag Registers (USI_SI_SI_SI) 19-31 USI Ch.x I ² C Master Mode Interrupt Flag Registers (USI_IMIEx) 19-33 <			19.4.6 Settings for I ² C Mode	19-6
19.5.2 Data Transfer in SPI Mode 19-8 19.5.3 Data Transfer in I ² C Mode 19-9 19.6 Receive Errors 19-9 19.7 USI Interrupts and DMA 19-22 19.7.1 Interrupts in UART Mode 19-22 19.7.2 Interrupts in VART Mode 19-23 19.7.3 Interrupts in I ² C Master Mode 19-23 19.7.4 Interrupts in I ² C Slave Mode 19-24 19.7.5 111DMA Transfer 19-25 19.8 Control Register Details 19-25 USI Ch.x Global Configuration Registers (USI_GCFGx) 19-26 USI Ch.x Global Configuration Registers (USI_DDx) 19-26 USI Ch.x Transmit Data Buffer Registers (USI_DDx) 19-27 USI Ch.x UART Mode Configuration Registers (USI_UCFGx) 19-27 USI Ch.x UART Mode Interrupt Flag Registers (USI_USI_SCFGx) 19-28 USI Ch.x UART Mode Interrupt Flag Registers (USI_SISIEx) 19-30 USI Ch.x SPI Master/Slave Mode Interrupt Flag Registers (USI_SISIEx) 19-31 USI Ch.x SPI Master/Slave Mode Interrupt Flag Registers (USI_SISIEx) 19-31 USI Ch.x I ² C Master Mode Interrupt Flag Registers (USI_SISIEx) 19-31 USI Ch.x I ² C Master Mode Interrupt Flag Registers (USI_IMIEx) 19-33 USI Ch.x I ² C Mast		19.5	Data Transfer Control	19-6
19.5.3 Data Transfer in I ² C Mode 19-9 19.6 Receive Errors. 19-21 19.7 USI Interrupts and DMA 19-22 19.7.1 Interrupts in VART Mode 19-22 19.7.2 Interrupts in SPI Mode 19-23 19.7.3 Interrupts in I ² C Master Mode 19-23 19.7.4 Interrupts in I ² C Slave Mode 19-24 19.7.5 111DMA Transfer 19-25 19.8 Control Register Details 19-25 USI Ch.x Global Configuration Registers (USI_GCFGx) 19-26 USI Ch.x Transmit Data Buffer Registers (USI_DX) 19-26 USI Ch.x Transmit Data Buffer Registers (USI_UCFGx) 19-27 USI Ch.x UART Mode Interrupt Enable Registers (USI_UCFGx) 19-27 USI Ch.x UART Mode Interrupt Flag Registers (USI_UEX) 19-28 USI Ch.x SPI Master/Slave Mode Configuration Registers (USI_SCFGx) 19-30 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-31 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_SIEx) 19-33 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_SIEx) 19-33 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_SIEx) 19-34 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_SIEx) 19-34			19.5.1 Data Transfer in UART Mode	19-6
19.6 Receive Errors. 19-21 19.7 USI Interrupts and DMA. 19-22 19.7.1 Interrupts in VART Mode 19-22 19.7.2 Interrupts in SPI Mode 19-23 19.7.3 Interrupts in I ² C Master Mode 19-23 19.7.4 Interrupts in I ² C Slave Mode 19-24 19.7.5 111DMA Transfer 19-25 19.8 Control Register Details 19-25 USI Ch.x Global Configuration Registers (USI_CFGx) 19-26 USI Ch.x Transmit Data Buffer Registers (USI_DTx) 19-26 USI Ch.x Transmit Data Buffer Registers (USI_DRx) 19-27 USI Ch.x UART Mode Interrupt Enable Registers (USI_UCFGx) 19-27 USI Ch.x UART Mode Interrupt Enable Registers (USI_UCFGx) 19-28 USI Ch.x UART Mode Interrupt Flag Registers (USI_UEX) 19-28 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-30 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-31 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_IMEx) 19-33 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_IMEx) 19-33 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_IMEx)				
19.7 USI Interrupts and DMA			19.5.3 Data Transfer in I ² C Mode	19-9
19.7.1 Interrupts in UART Mode 19-22 19.7.2 Interrupts in SPI Mode 19-23 19.7.3 Interrupts in I ² C Master Mode 19-23 19.7.4 Interrupts in I ² C Slave Mode 19-24 19.7.5 111DMA Transfer 19-25 19.8 Control Register Details 19-25 USI Ch. <i>x</i> Global Configuration Registers (USI_GCFGx) 19-26 USI Ch. <i>x</i> Tansmit Data Buffer Registers (USI_TDx) 19-26 USI Ch. <i>x</i> Tansmit Data Buffer Registers (USI_DX) 19-27 USI Ch. <i>x</i> Neceive Data Buffer Registers (USI_UFAx) 19-27 USI Ch. <i>x</i> UART Mode Interrupt Enable Registers (USI_UIFx) 19-28 USI Ch. <i>x</i> UART Mode Interrupt Flag Registers (USI_UIFx) 19-28 USI Ch. <i>x</i> SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-31 USI Ch. <i>x</i> SPI Master/Slave Mode Interrupt Flag Registers (USI_SIEx) 19-31 USI Ch. <i>x</i> I ² C Master Mode Interrupt Flag Registers (USI_IMIFx) 19-33 USI Ch. <i>x</i> I ² C Master Mode Interrupt Enable Registers (USI_IMIFx) 19-36 USI Ch. <i>x</i> I ² C Master Mode Interrupt Enable Registers (USI_IMIFx) 19-36 USI Ch. <i>x</i> I ² C Master Mode Interrupt Flag Registers (USI_ISIEx) 19-36 U		19.6	Receive Errors	19-21
19.7.1 Interrupts in UART Mode 19-22 19.7.2 Interrupts in SPI Mode 19-23 19.7.3 Interrupts in I ² C Master Mode 19-23 19.7.4 Interrupts in I ² C Slave Mode 19-24 19.7.5 111DMA Transfer 19-25 19.8 Control Register Details 19-25 USI Ch. <i>x</i> Global Configuration Registers (USI_GCFGx) 19-26 USI Ch. <i>x</i> Tansmit Data Buffer Registers (USI_TDx) 19-26 USI Ch. <i>x</i> Tansmit Data Buffer Registers (USI_DX) 19-27 USI Ch. <i>x</i> Neceive Data Buffer Registers (USI_UFAx) 19-27 USI Ch. <i>x</i> UART Mode Interrupt Enable Registers (USI_UIFx) 19-28 USI Ch. <i>x</i> UART Mode Interrupt Flag Registers (USI_UIFx) 19-28 USI Ch. <i>x</i> SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-31 USI Ch. <i>x</i> SPI Master/Slave Mode Interrupt Flag Registers (USI_SIEx) 19-31 USI Ch. <i>x</i> I ² C Master Mode Interrupt Flag Registers (USI_IMIFx) 19-33 USI Ch. <i>x</i> I ² C Master Mode Interrupt Enable Registers (USI_IMIFx) 19-36 USI Ch. <i>x</i> I ² C Master Mode Interrupt Enable Registers (USI_IMIFx) 19-36 USI Ch. <i>x</i> I ² C Master Mode Interrupt Flag Registers (USI_ISIEx) 19-36 U		19.7	USI Interrupts and DMA	
19.7.3 Interrupts in I ² C Master Mode 19-23 19.7.4 Interrupts in I ² C Slave Mode 19-24 19.7.5 111DMA Transfer 19-25 19.8 Control Register Details 19-25 USI Ch.x Global Configuration Registers (USI_GCFGx) 19-26 USI Ch.x Transmit Data Buffer Registers (USI_TDx) 19-26 USI Ch.x Transmit Data Buffer Registers (USI_UCFGx) 19-27 USI Ch.x UART Mode Configuration Registers (USI_UCFGx) 19-27 USI Ch.x UART Mode Interrupt Enable Registers (USI_UEx) 19-28 USI Ch.x UART Mode Interrupt Enable Registers (USI_UEx) 19-28 USI Ch.x UART Mode Interrupt Flag Registers (USI_UEx) 19-28 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-30 USI Ch.x IPC Master Mode Interrupt Flag Registers (USI_SIFx) 19-31 USI Ch.x IPC Master Mode Interrupt Flag Registers (USI_SIFx) 19-33 USI Ch.x IPC Master Mode Interrupt Flag Registers (USI_IMIEx) 19-33 USI Ch.x IPC Master Mode Interrupt Flag Registers (USI_IMIEx) 19-34 USI Ch.x IPC Master Mode Interrupt Flag Registers (USI_IMIEx) 19-36 USI Ch.x IPC Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x IPC Slave Mod			-	
19.7.4 Interrupts in I²C Slave Mode 19-24 19.7.5 111DMA Transfer 19-25 19.8 Control Register Details 19-26 USI Ch.x Global Configuration Registers (USI_GCFGx) 19-26 USI Ch.x Transmit Data Buffer Registers (USI_TDx) 19-26 USI Ch.x Transmit Data Buffer Registers (USI_TDx) 19-27 USI Ch.x Receive Data Buffer Registers (USI_NDx) 19-27 USI Ch.x UART Mode Interrupt Enable Registers (USI_UCFGx) 19-27 USI Ch.x UART Mode Interrupt Enable Registers (USI_UIEx) 19-28 USI Ch.x SPI Master/Slave Mode Configuration Registers (USI_SCFGx) 19-30 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIFx) 19-31 USI Ch.x SPI Master/Slave Mode Interrupt Flag Registers (USI_SIFx) 19-31 USI Ch.x I²C Master Mode Interrupt Enable Registers (USI_MIEx) 19-33 USI Ch.x I²C Master Mode Interrupt Enable Registers (USI_IMIEx) 19-33 USI Ch.x I²C Master Mode Interrupt Enable Registers (USI_IMIEx) 19-36 USI Ch.x I²C Slave Mode Interrupt Enable Registers (USI_IMIEx) 19-36 USI Ch.x I²C Slave Mode Interrupt Enable Registers (USI_ISIEx) 19-36 USI Ch.x I²C Slave Mode Interrupt Enable Registers (USI_ISIEx) 19-36			19.7.2 Interrupts in SPI Mode	19-23
19.7.5 111DMA Transfer 19-25 19.8 Control Register Details 19-25 USI Ch. <i>x</i> Global Configuration Registers (USI_GCFG <i>x</i>) 19-26 USI Ch. <i>x</i> Transmit Data Buffer Registers (USI_TD <i>x</i>) 19-26 USI Ch. <i>x</i> Transmit Data Buffer Registers (USI_DCFG <i>x</i>) 19-27 USI Ch. <i>x</i> UART Mode Configuration Registers (USI_UCFG <i>x</i>) 19-27 USI Ch. <i>x</i> UART Mode Interrupt Enable Registers (USI_UCFG <i>x</i>) 19-27 USI Ch. <i>x</i> UART Mode Interrupt Enable Registers (USI_UCFG <i>x</i>) 19-28 USI Ch. <i>x</i> UART Mode Interrupt Flag Registers (USI_UEX) 19-28 USI Ch. <i>x</i> SPI Master/Slave Mode Configuration Registers (USI_SCFG <i>x</i>) 19-31 USI Ch. <i>x</i> SPI Master/Slave Mode Interrupt Enable Registers (USI_SIE <i>x</i>) 19-31 USI Ch. <i>x</i> SPI Master/Slave Mode Interrupt Flag Registers (USI_SIE <i>x</i>) 19-33 USI Ch. <i>x</i> 1 ² C Master Mode Interrupt Flag Registers (USI_IMIE <i>x</i>) 19-34 USI Ch. <i>x</i> 1 ² C Slave Mode Interrupt Flag Registers (USI_ISIE <i>x</i>) 19-35 USI Ch. <i>x</i> 1 ² C Slave Mode Interrupt Flag Registers (USI_ISIE <i>x</i>) 19-36 USI Ch. <i>x</i> 1 ² C Slave Mode Interrupt Flag Registers (USI_ISIE <i>x</i>) 19-36 USI Ch. <i>x</i> 1 ² C Slave Mode Interrupt Flag Registers (USI_ISIE <i>x</i>) 19-36 USI Ch. <i>x</i> 1 ² C Slave M			19.7.3 Interrupts in I ² C Master Mode	19-23
19.8 Control Register Details 19-25 USI Ch.x Global Configuration Registers (USI_GCFGx) 19-26 USI Ch.x Transmit Data Buffer Registers (USI_TDx) 19-26 USI Ch.x Receive Data Buffer Registers (USI_NDx) 19-27 USI Ch.x UART Mode Configuration Registers (USI_UCFGx) 19-27 USI Ch.x UART Mode Interrupt Enable Registers (USI_UIEx) 19-28 USI Ch.x UART Mode Interrupt Enable Registers (USI_UIEx) 19-28 USI Ch.x SPI Master/Slave Mode Configuration Registers (USI_SCFGx) 19-30 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-31 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIFx) 19-33 USI Ch.x '2C Master Mode Interrupt Enable Registers (USI_IMTGx) 19-34 USI Ch.x '2C Master Mode Interrupt Enable Registers (USI_IMIEx) 19-34 USI Ch.x '2C Master Mode Interrupt Enable Registers (USI_IMIEx) 19-36 USI Ch.x '2C Slave Mode Interrupt Enable Registers (USI_ISIEx) 19-36 USI Ch.x '2C Slave Mode Interrupt Flag Registers (USI_SIEx) 19-36 USI Ch.x '2C Slave Mode Interrupt Flag Registers (USI_SIEx) 19-36 USI Ch.x '2C Slave Mode Interrupt Flag Registers (USI_SIEx) 19-36 USI Ch.x '2C Slave Mode Interrupt Flag Registers (USI_SIEx) 19-36			19.7.4 Interrupts in I ² C Slave Mode	19-24
USI Ch.x Global Configuration Registers (USI_GCFGx) 19-26 USI Ch.x Transmit Data Buffer Registers (USI_TDx) 19-26 USI Ch.x Receive Data Buffer Registers (USI_RDx) 19-27 USI Ch.x UART Mode Configuration Registers (USI_UCFGx) 19-27 USI Ch.x UART Mode Interrupt Enable Registers (USI_UIFx) 19-28 USI Ch.x UART Mode Interrupt Flag Registers (USI_UIFx) 19-28 USI Ch.x SPI Master/Slave Mode Configuration Registers (USI_SCFGx) 19-30 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIFx) 19-31 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIFx) 19-31 USI Ch.x 'PC Master Mode Interrupt Enable Registers (USI_IMTGx) 19-33 USI Ch.x 'PC Master Mode Interrupt Enable Registers (USI_IMTEx) 19-34 USI Ch.x 'PC Master Mode Interrupt Enable Registers (USI_IMIFx) 19-34 USI Ch.x 'PC Master Mode Interrupt Enable Registers (USI_IMIFx) 19-36 USI Ch.x 'PC Master Mode Interrupt Enable Registers (USI_ISIFx) 19-36 USI Ch.x 'PC Master Mode Interrupt Enable Registers (USI_SIFx) 19-36 USI Ch.x 'PC Master Odde Interrupt Flag Registers (USI_SIFx) 19-36 USI Ch.x 'PC Master Odde Interrupt Flag Registers (USI_SIFx) 19-36 USI Ch.x 'PC Master Odde Interrupt Flag Registers (U			19.7.5 111DMA Transfer	19-25
USI Ch.x Transmit Data Buffer Registers (USI_TDx) 19-26 USI Ch.x Receive Data Buffer Registers (USI_RDx) 19-27 USI Ch.x UART Mode Configuration Registers (USI_UCFGx) 19-27 USI Ch.x UART Mode Interrupt Enable Registers (USI_UIEx) 19-28 USI Ch.x UART Mode Interrupt Enable Registers (USI_UIEx) 19-28 USI Ch.x UART Mode Interrupt Enable Registers (USI_UIEx) 19-28 USI Ch.x SPI Master/Slave Mode Configuration Registers (USI_SCFGx) 19-30 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-31 USI Ch.x SPI Master/Slave Mode Interrupt Flag Registers (USI_SIFx) 19-31 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_IMIEx) 19-33 USI Ch.x I ² C Master Mode Interrupt Flag Registers (USI_IMIEx) 19-33 USI Ch.x I ² C Master Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_SIEx) 19-38 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_SIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_SIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_SIEx) 19-38 20 I ² C Master (I2CM) 20-1		19.8	Control Register Details	19-25
USI Ch.x Receive Data Buffer Registers (USI_RDx) 19-27 USI Ch.x UART Mode Configuration Registers (USI_UCFGx) 19-27 USI Ch.x UART Mode Interrupt Enable Registers (USI_UIEx) 19-28 USI Ch.x UART Mode Interrupt Flag Registers (USI_UIEx) 19-28 USI Ch.x UART Mode Interrupt Flag Registers (USI_UIEx) 19-28 USI Ch.x SPI Master/Slave Mode Configuration Registers (USI_SCFGx) 19-30 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-31 USI Ch.x I ² C Master Mode Interrupt Flag Registers (USI_SIEx) 19-31 USI Ch.x I ² C Master Mode Interrupt Flag Registers (USI_IMTGx) 19-33 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_IMIFx) 19-33 USI Ch.x I ² C Master Mode Interrupt Flag Registers (USI_IMIFx) 19-34 USI Ch.x I ² C Slave Mode Interrupt Enable Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Master Clock 20-1 20.1 I2CM Module Overview 20-1			USI Ch.x Global Configuration Registers (USI_GCFGx)	19-26
USI Ch.x UART Mode Configuration Registers (USI_UCFGx) 19-27 USI Ch.x UART Mode Interrupt Enable Registers (USI_UIEx) 19-28 USI Ch.x UART Mode Interrupt Flag Registers (USI_UIFx) 19-28 USI Ch.x SPI Master/Slave Mode Configuration Registers (USI_SCFGx) 19-30 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-31 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-31 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_SIFx) 19-32 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_IMIEx) 19-33 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_IMIEx) 19-33 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_IMIEx) 19-34 USI Ch.x I ² C Slave Mode Interrupt Enable Registers (USI_ISIEx) 19-35 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 US				
USI Ch.x UART Mode Interrupt Enable Registers (USI_UIEx) 19-28 USI Ch.x UART Mode Interrupt Flag Registers (USI_UIFx) 19-28 USI Ch.x SPI Master/Slave Mode Configuration Registers (USI_SCFGx) 19-30 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-31 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-31 USI Ch.x SPI Master/Slave Mode Interrupt Flag Registers (USI_SIEx) 19-31 USI Ch.x I ² C Master Mode Trigger Registers (USI_IMTGx) 19-32 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_IMIEx) 19-33 USI Ch.x I ² C Master Mode Interrupt Flag Registers (USI_IMIFx) 19-34 USI Ch.x I ² C Slave Mode Interrupt Enable Registers (USI_IMIFx) 19-35 USI Ch.x I ² C Slave Mode Interrupt Enable Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Enable Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Master (I2CM) 20-1 20.1 I2CM Module Overview 20-1 20.2 I2CM Input/Output Pins 20-1 20.3 I ² C Master Clock 20-1 20.4 Settings Before Data Transfer 20-2 20.5 Data Transfer Control 20-2 <th></th> <th></th> <th></th> <th></th>				
USI Ch.x UART Mode Interrupt Flag Registers (USI_UIFx)				
USI Ch.x SPI Master/Slave Mode Configuration Registers (USI_SCFGx) 19-30 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-31 USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-31 USI Ch.x I ² C Master Mode Trigger Registers (USI_IMTGx) 19-32 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_IMIEx) 19-33 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_IMIEx) 19-33 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_IMIEx) 19-34 USI Ch.x I ² C Slave Mode Interrupt Enable Registers (USI_ISTGx) 19-35 USI Ch.x I ² C Slave Mode Interrupt Enable Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 19.9 Precautions 19-38 20 I ² C Master (I2CM) 20-1 20.1 I2CM Module Overview 20-1 20.2 I2CM Input/Output Pins 20-1 20.3 I ² C Master Clock 20-1 20.4 Settings Before Data Transfer 20-2 20.5 Data Transfer Control 20-2 20.6 I2CM Interru				
USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx) 19-31 USI Ch.x SPI Master/Slave Mode Interrupt Flag Registers (USI_SIFx) 19-31 USI Ch.x I ² C Master Mode Trigger Registers (USI_IMTGx) 19-32 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_IMIEx) 19-33 USI Ch.x I ² C Master Mode Interrupt Enable Registers (USI_IMIEx) 19-33 USI Ch.x I ² C Master Mode Interrupt Flag Registers (USI_IMIEx) 19-34 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-35 USI Ch.x I ² C Slave Mode Interrupt Enable Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIEx) 19-36 19.9 Precautions 19-38 20 I ² C Master (I2CM) 20-1 20.1 I2CM Module Overview 20-1 20.2 I2CM Input/Output Pins 20-1 20.3 I ² C Master Clock 20-1 20.4 Settings Before Data Transfer 20-2 20.5 Data Transfer Control 20-2 20.6 I2CM Interrupts				
USI Ch.x SPI Master/Slave Mode Interrupt Flag Registers (USI_SIFx)				
USI Ch.x I ² C Master Mode Trigger Registers (USI_IMTGx)				
USI Ch. <i>x</i> I ² C Master Mode Interrupt Flag Registers (USI_IMIF <i>x</i>)				
USI Ch.x I ² C Slave Mode Trigger Registers (USI_ISTG x) 19-35 USI Ch.x I ² C Slave Mode Interrupt Enable Registers (USI_ISIE x) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIF x) 19-36 19.9 Precautions 19-38 20 I ² C Master (I2CM) 20-1 20.1 I2CM Module Overview 20-1 20.2 I2CM Input/Output Pins 20-1 20.3 I ² C Master Clock 20-1 20.4 Settings Before Data Transfer 20-2 20.5 Data Transfer Control 20-2 20.6 I2CM Interrupts 20-6 20.7 Control Register Details 20-7				
USI Ch.x I ² C Slave Mode Interrupt Enable Registers (USI_ISIEx) 19-36 USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIFx) 19-36 19.9 Precautions 19-38 20 I ² C Master (I2CM) 20-1 20.1 I2CM Module Overview 20-1 20.2 I2CM Input/Output Pins 20-1 20.3 I ² C Master Clock 20-1 20.4 Settings Before Data Transfer 20-2 20.5 Data Transfer Control 20-2 20.6 I2CM Interrupts 20-6 20.7 Control Register Details 20-7				
USI Ch.x I ² C Slave Mode Interrupt Flag Registers (USI_ISIFx) 19-36 19.9 Precautions 19-38 20 I ² C Master (I2CM) 20-1 20.1 I2CM Module Overview 20-1 20.2 I2CM Input/Output Pins 20-1 20.3 I ² C Master Clock 20-1 20.4 Settings Before Data Transfer 20-2 20.5 Data Transfer Control 20-2 20.6 I2CM Interrupts 20-6 20.7 Control Register Details 20-7				
19.9 Precautions 19-38 20 I ² C Master (I2CM) 20-1 20.1 I2CM Module Overview 20-1 20.2 I2CM Input/Output Pins 20-1 20.3 I ² C Master Clock 20-1 20.4 Settings Before Data Transfer 20-2 20.5 Data Transfer Control 20-2 20.6 I2CM Interrupts 20-6 20.7 Control Register Details 20-7				
20 I ² C Master (I2CM) 20-1 20.1 I2CM Module Overview 20-1 20.2 I2CM Input/Output Pins 20-1 20.3 I ² C Master Clock 20-1 20.4 Settings Before Data Transfer 20-2 20.5 Data Transfer Control 20-2 20.6 I2CM Interrupts 20-6 20.7 Control Register Details 20-7		10.0		
20.1I2CM Module Overview20-120.2I2CM Input/Output Pins20-120.3I²C Master Clock20-120.4Settings Before Data Transfer20-220.5Data Transfer Control20-220.6I2CM Interrupts20-620.7Control Register Details20-7				
20.2I2CM Input/Output Pins.20-120.3I²C Master Clock.20-120.4Settings Before Data Transfer.20-220.5Data Transfer Control.20-220.6I2CM Interrupts.20-620.7Control Register Details.20-7	20	I ² C Ma	ster (I2CM)	20-1
20.3I²C Master Clock.20-120.4Settings Before Data Transfer.20-220.5Data Transfer Control.20-220.6I2CM Interrupts.20-620.7Control Register Details.20-7		20.1	I2CM Module Overview	20-1
20.3I²C Master Clock.20-120.4Settings Before Data Transfer.20-220.5Data Transfer Control.20-220.6I2CM Interrupts.20-620.7Control Register Details.20-7		20.2	I2CM Input/Output Pins	20-1
20.4 Settings Before Data Transfer20-220.5 Data Transfer Control20-220.6 I2CM Interrupts20-620.7 Control Register Details20-7				
20.5 Data Transfer Control				
20.6I2CM Interrupts20-620.7Control Register Details20-7			-	
20.7 Control Register Details				
		20.7		

I ² C Master Data Register (I2CM_DAT) 2 I ² C Master Interrupt Control Register (I2CM_ICTL) 2 21 I ² C Slave (I2CS) 2 21.1 I2CS Module Overview 2 21.2 I2CS Input/Output Pins 2 21.3 I ² C Slave Clock 2 21.4 Initializing I2CS 2 21.4.1 Reset 2 21.4.2 Setting Slave Address 2 21.4.3 Optional Functions 2 21.6 I2CS Interrupts 2 21.7 Control Register Details 2 I ² C Slave Address Setup Register (I2CS_TRNS) 2 I ² C Slave Address Setup Register (I2CS_SADRS) 2 I ² C Slave Address Setup Register (I2CS_SADRS) 2 I ² C Slave Address Status Register (I2CS_CTL) 2 I ² C Slave Address Status Register (I2CS_CTL) 2 I ² C Slave Address 2 I ² C Slave Address 2 I ² C Slave Control Register (I2CS_CTL) 2 I ² C Slave Address 2	egister (I2CM_ICTL) 20-10 21-1 21-1 21-1 21-2 21-2 21-2 21-3 21-2 21-4 21-2 21-5 21-2 21-2 21-2 21-3 21-2 21-4 21-3 21-5 21-3 21-9 21-9 ter (I2CS_TRNS) 21-9 ter (I2CS_RECV) 21-10 CS_CTL) 21-10 CS_CTL) 21-10 S_STAT) 21-12 ster (I2CS_ASTAT) 21-12 ster (I2CS_ICTL) 21-14 gister (I2CS_ICTL) 21-15 22-1 22-1 22-2 22-2 22-1 22-1 22-2 22-2 22-2 22-2 22-1 22-1 22-2 22-2 22-1 22-1 22-1 22-2 22-2 22-2 22-2 22-2 22-1 22-1 22-1 22-1			I ² C Master Control Register (I2CM_CTL)	20-7
21 I²C Slave (I2CS) 2 21.1 I2CS Module Overview 2 21.2 I2CS Input/Output Pins 2 21.3 I²C Slave Clock 2 21.4 Initializing I2CS 2 21.4.1 Reset 2 21.4.2 Setting Slave Address 2 21.4.3 Optional Functions 2 21.5 Data Transfer Control 2 21.6 I2CS Interrupts 2 21.7 Control Register Details 2 1²C Slave Transmit Data Register (I2CS_TENS) 2 1²C Slave Address Setup Register (I2CS_SADRS) 2 1²C Slave Address Setup Register (I2CS_CS_TAT) 2 1²C Slave Control Register (I2CS_CS_ASTAT) 2 1²C Slave Address Status Register (I2CS_ASTAT) 2 1²C Slave Interrupt Control Register (I2CS_ASTAT) 2 1²C Slave Interrupt Control Register (I2CS_CS_ASTAT) 2 1²C Slave Interrupt Control Register (I2CS_ASTAT) 2 1²C Slave Interrupt Control Register (I2CS_ASTAT) 2 22.1 I²S Module Overview 2 22.2.1 I²S Module Overview <th>21-1 21-1 21-2 21-3 21-10 S_CTL) 21-10 S_CTL) 21-10 S_STAT) 21-10 S_STAT) 21-12 21-14 gister (I2CS_ICTL) 21-15 22-16 22-17 22-2 22-2 22-2 22-2 22-10 22-2 22-10 22-2 22-10</th> <th></th> <th></th> <th></th> <th></th>	21-1 21-1 21-2 21-3 21-10 S_CTL) 21-10 S_CTL) 21-10 S_STAT) 21-10 S_STAT) 21-12 21-14 gister (I2CS_ICTL) 21-15 22-16 22-17 22-2 22-2 22-2 22-2 22-10 22-2 22-10 22-2 22-10				
21.1 I2CS Module Overview 2 21.2 I2CS Input/Output Pins 2 21.3 I²C Slave Clock 2 21.4 Initializing I2CS 2 21.4.1 Reset 2 21.4.2 Setting Slave Address 2 21.4.3 Optional Functions 2 21.5 Data Transfer Control 2 21.5 Data Transfer Control 2 21.6 I2CS Interrupts 2 21.7 Control Register Details 2 1/2 Slave Address Setup Register (I2CS_TRNS) 2 1/2 Slave Address Setup Register (I2CS_SADRS) 2 1/2 Slave Address Setup Register (I2CS_SADRS) 2 1/2 Slave Address Setup Register (I2CS_CSADRS) 2 1/2 Slave Address Setup Register (I2CS_CSATAT) 2 1/2 Slave Address Status Register (I2CS_CLCL) 2 2/2	21-1 21-2 21-2 21-2 21-2 21-2 21-2 21-3 21-3			I ² C Master Interrupt Control Register (I2CM_ICTL)	20-10
21.1 I2CS Module Overview 2 21.2 I2CS Input/Output Pins 2 21.3 I²C Slave Clock 2 21.4 Initializing I2CS 2 21.4.1 Reset 2 21.4.2 Setting Slave Address 2 21.4.3 Optional Functions 2 21.5 Data Transfer Control 2 21.5 Data Transfer Control 2 21.6 I2CS Interrupts 2 21.7 Control Register Details 2 1/2 Slave Address Setup Register (I2CS_TRNS) 2 1/2 Slave Address Setup Register (I2CS_SADRS) 2 1/2 Slave Address Setup Register (I2CS_SADRS) 2 1/2 Slave Address Setup Register (I2CS_CSADRS) 2 1/2 Slave Address Setup Register (I2CS_CSATAT) 2 1/2 Slave Address Status Register (I2CS_CLCL) 2 2/2	21-1 21-2 21-2 21-2 21-2 21-2 21-2 21-3 21-3	21	I ² C Sla	ve (I2CS)	21-1
21.2 I2CS Input/Output Pins 2 21.3 I ² C Slave Clock 2 21.4 Initializing I2CS 2 21.4.1 Reset 2 21.4.2 Setting Slave Address 2 21.4.3 Optional Functions 2 21.4.3 Optional Functions 2 21.4.3 Optional Functions 2 21.5 Data Transfer Control 2 21.6 I2CS Interrupts 2 21.6 I2CS Interrupts 2 21.7 Control Register Details 2 21.7 Control Register Data Register (I2CS_TRNS) 2 212 Slave Address Setup Register (I2CS_SADRS) 2 212 Slave Control Register (I2CS_CTL) 2 212 Slave Status Register (I2CS_CTL) 2 212 Slave Access Status Register (I2CS_ICTL) 2 212 Slave Access Status Register (I2CS_ICTL) 2 22 I ² S Module Overview 2 22.1 I ² S Module Overview 2 22.2 I ² S Module Operating Clock 2	21-1 21-2 21-2 21-2 21-2 21-2 21-3 21-3			. ,	
21.3 I²C Slave Clock 2 21.4 Initializing I2CS 2 21.4.1 Reset 2 21.4.2 Setting Slave Address 2 21.4.3 Optional Functions 2 21.5 Data Transfer Control 2 21.6 I2CS Interrupts 2 21.7 Control Register Details 2 1²C Slave Transmit Data Register (I2CS_TRNS) 2 1²C Slave Transmit Data Register (I2CS_SADRS) 2 1²C Slave Control Register (I2CS_SADRS) 2 1²C Slave Control Register (I2CS_SATAT) 2 1²C Slave Address Setup Register (I2CS_ASTAT) 2 1²C Slave Control Register (I2CS_SATAT) 2 1²C Slave Address Satus Register (I2CS_ICTL) 2 1²C Slave Access Status Register (I2CS_ICTL) 2 1²C Slave Interrupt Control Register (I2CS_ICTL) 2 1²C Slave Interrupt Control Register (I2CS_ICTL) 2 22.1 I²S Module Overview 2 22.1 I²S Module Overview 2 22.2 I²S Output Pins 2 22.3 I²S Module Operating Clock 2 22.4 Setting the I²S Module 2 22.5 Data Output Control 2	21-2 21-2 21-2 21-2 21-2 21-2 21-3 21-3				
21.4 Initializing I2CS 2 21.4.1 Reset 2 21.4.2 Setting Slave Address 2 21.4.3 Optional Functions 2 21.5 Data Transfer Control 2 21.6 I2CS Interrupts 2 21.7 Control Register Details 2 1 ² C Slave Transmit Data Register (I2CS_TRNS) 2 1 ² C Slave Address Setup Register (I2CS_SADRS) 2 1 ² C Slave Address Setup Register (I2CS_CTL) 2 1 ² C Slave Control Register (I2CS_CTL) 2 1 ² C Slave Access Status Register (I2CS_ASTAT) 2 1 ² C Slave Access Status Register (I2CS_ICTL) 2 1 ² C Slave Interrupt Control Register (I2CS_ICTL) 2 1 ² C Slave Interrupt Control Register (I2CS_ICTL) 2 1 ² C Slave Interrupt Control Register (I2CS_ICTL) 2 22.1 I ² S Module Overview 2 22.2 I ² S Module Overview 2 22.3 I ² S Module Overview 2 22.4 Setting the I ² S Module 2 22.5 Data Output Control 2 22.6 I ² S Inte	21-2 21-2 21-2 21-2 21-3 21-3 21-3 21-8 21-9 ter (I2CS_TRNS) 21-9 ter (I2CS_RECV) 21-10 ster (I2CS_SADRS) 21-10 CS_CTL) 21-10 S_STAT) 21-12 ster (I2CS_ASTAT) 21-12 ster (I2CS_ASTAT) 21-14 gister (I2CS_ICTL) 21-15 22-1 22-1 22-1 22-2 22-2 22-2 22-2 22-2				
21.4.1 Reset 2 21.4.2 Setting Slave Address 2 21.4.3 Optional Functions 2 21.5 Data Transfer Control 2 21.6 I2CS Interrupts 2 21.7 Control Register Details 2 1 ² C Slave Transmit Data Register (I2CS_TRNS) 2 1 ² C Slave Receive Data Register (I2CS_RECV) 2 1 ² C Slave Address Setup Register (I2CS_SADRS) 2 1 ² C Slave Address Setup Register (I2CS_SADRS) 2 1 ² C Slave Address Setup Register (I2CS_SATAT) 2 1 ² C Slave Adcress Status Register (I2CS_CTL) 2 1 ² C Slave Access Status Register (I2CS_ICTL) 2 1 ² C Slave Interrupt Control Register (I2CS_ICTL) 2 1 ² C Slave Interrupt Control Register (I2CS_ICTL) 2 22.1 1 ² S Module Overview 2 22.2 1 ² S Module Overview 2 22.3 1 ² S Module Operating Clock 2 22.4 Setting the 1 ² S Module 2 22.5 Data Output Control 2 22.6 1 ² S Interrupt and DMA 2 22.6.1	21-2 21-2 21-2 21-3 21-3 21-8 21-9 ter (I2CS_TRNS) 21-9 ter (I2CS_RECV) 21-10 ster (I2CS_SADRS) 21-10 CS_CTL) 21-10 S_STAT) 21-12 21-12 21-12 21-12 21-12 21-14 gister (I2CS_ICTL) 21-15 22-1 22-1 22-1 22-2 22-2 22-2 22-2 22-9 22-9 22-9 22-9 22-9 22-11) 0 Register (I2S_DV_MCLK) 22-14 Register (I2S_DV_AUDIO_CLK) 22-17				
21.4.2 Setting Slave Address 2 21.4.3 Optional Functions 2 21.5 Data Transfer Control 2 21.6 I2CS Interrupts 2 21.7 Control Register Details 2 1 ² C Slave Transmit Data Register (I2CS_TRNS) 2 1 ² C Slave Receive Data Register (I2CS_RECV) 2 1 ² C Slave Address Setup Register (I2CS_SADRS) 2 1 ² C Slave Address Setup Register (I2CS_SADRS) 2 1 ² C Slave Address Status Register (I2CS_SATAT) 2 1 ² C Slave Access Status Register (I2CS_ICTL) 2 1 ² C Slave Access Status Register (I2CS_ICTL) 2 1 ² C Slave Access Status Register (I2CS_ICTL) 2 1 ² C Slave Access Status Register (I2CS_ICTL) 2 1 ² C Slave Interrupt Control Register (I2CS_ICTL) 2 22.1 1 ² S Module Overview 2 22.2 1 ² S Output Pins 2 22.3 1 ² S Module Operating Clock 2 22.4 Setting the 1 ² S Module 2 22.5 Data Output Control 2 22.6 1 ² S Interrupt and DMA 2 2	iss. 21-2 21-3 21-3 21-8 21-9 ter (I2CS_TRNS) 21-9 ter (I2CS_RECV) 21-10 Sster (I2CS_SADRS) 21-10 CS_CTL) 21-10 S_STAT) 21-12 ster (I2CS_ASTAT) 21-14 gister (I2CS_ICTL) 21-15 22-1 22-1 22-1 22-1 22-2 22-2 22-2 22-2 22-2 22-2 22-1 22-1 22-1 22-1 22-2 22-2 22-3 22-9 22-4 22-9 22-5 22-9 22-10 22-11 0 Register (I2S_DV_MCLK) 22-14 Register (I2S_DV_MCLK) 22-14 Register (I2S_DV_AUDIO_CLK) 22-14 TART) 22-16		21.4	•	
21.4.3 Optional Functions 2 21.5 Data Transfer Control 2 21.6 I2CS Interrupts 2 21.7 Control Register Details 2 I ² C Slave Transmit Data Register (I2CS_TRNS) 2 I ² C Slave Receive Data Register (I2CS_RECV) 2 I ² C Slave Address Setup Register (I2CS_SADRS) 2 I ² C Slave Status Register (I2CS_CTL) 2 I ² C Slave Access Status Register (I2CS_SATAT) 2 I ² C Slave Access Status Register (I2CS_SIGTL) 2 I ² C Slave Interrupt Control Register (I2CS_ICTL) 2 I ² C Slave Interrupt Control Register (I2CS_ICTL) 2 I ² C Slave Interrupt Control Register (I2CS_ICTL) 2 I ² C Slave Interrupt Control Register (I2CS_ICTL) 2 I ² C Slave Interrupt Control Register (I2CS_ICTL) 2 22.1 I ² S Module Overview 2 22.2 I ² S 2 22.3 I ² S Module Operating Clock 2 22.4 Setting the I ² S Module 2 22.5 Data Output Control 2 22.6 I ² S Interrupt and DMA 2 22.6.2 DMA Transfer 2 22.7 Control Register Details 2					
21.5 Data Transfer Control 2 21.6 I2CS Interrupts 2 21.7 Control Register Details 2 I²C Slave Transmit Data Register (I2CS_TRNS) 2 I²C Slave Address Setup Register (I2CS_RECV) 2 I²C Slave Address Setup Register (I2CS_SADRS) 2 I²C Slave Address Setup Register (I2CS_SADRS) 2 I²C Slave Control Register (I2CS_CTL) 2 I²C Slave Status Register (I2CS_STAT) 2 I²C Slave Adcress Status Register (I2CS_STAT) 2 I²C Slave Access Status Register (I2CS_ICTL) 2 I²C Slave Interrupt Control Register (I2CS_ICTL) 2 22.1 I²S Module Overview 2 22.2 I²S Output Pins 2 22.3 I²S Module Operating Clock 2 22.4 Setting the I²S Module 2 22.5 Data Output Control 2 22.6 I²S Interrupt and DMA 2 22.6.2 DMA Transfer 2 22.7 Control Register Details 2 I²S Control	21-3 21-8 21-9 ter (I2CS_TRNS) 21-9 ter (I2CS_RECV) 21-10 Ss_CTL) 21-10 S_STAT) 21-12 Ster (I2CS_ADRS) 21-10 S_STAT) 21-12 Ster (I2CS_ASTAT) 21-14 gister (I2CS_ICTL) 21-15 22-1 22-1 22-1 22-1 22-2 22-2 22-			-	
21.6 I2CS Interrupts 2 21.7 Control Register Details 2 I ² C Slave Transmit Data Register (I2CS_TRNS) 2 I ² C Slave Receive Data Register (I2CS_RECV) 2 I ² C Slave Address Setup Register (I2CS_SADRS) 2 I ² C Slave Control Register (I2CS_CTL) 2 I ² C Slave Address Setup Register (I2CS_SADRS) 2 I ² C Slave Control Register (I2CS_STAT) 2 I ² C Slave Access Status Register (I2CS_ASTAT) 2 I ² C Slave Interrupt Control Register (I2CS_ICTL) 2 I ² C Slave Interrupt Control Register (I2CS_ICTL) 2 22.1 I ² S Module Overview 2 22.2 I ² S Module Overview 2 22.3 I ² S Module Operating Clock 2 22.4 Setting the I ² S Module 2 22.5 Data Output Control 2 22.6 I ² S Interrupt and DMA 2 22.6.1 Interrupts 2 22.6.2 DMA Transfer 2 22.6.2 DMA Transfer 2 22.6.2 DMA Transfer 2 22.7 Control Register Detail	21-8 21-9 ter (I2CS_TRNS) 21-9 ter (I2CS_RECV) 21-10 Ss_CTL) 21-10 S_STAT) 21-12 Ster (I2CS_ADRS) 21-10 S_STAT) 21-12 Ster (I2CS_ASTAT) 21-14 gister (I2CS_ICTL) 21-15 22-1 22-1 22-1 22-1 22-2 22-2 22-		21.5		
21.7 Control Register Details 2 I ² C Slave Transmit Data Register (I2CS_TRNS) 2 I ² C Slave Receive Data Register (I2CS_RECV) 2 I ² C Slave Address Setup Register (I2CS_SADRS) 2 I ² C Slave Control Register (I2CS_CTL) 2 I ² C Slave Status Register (I2CS_STAT) 2 I ² C Slave Access Status Register (I2CS_STAT) 2 I ² C Slave Access Status Register (I2CS_ICTL) 2 I ² C Slave Interrupt Control Register (I2CS_ICTL) 2 I ² C Slave Interrupt Control Register (I2CS_ICTL) 2 22 I ² S 2 22.1 I ² S Module Overview 2 22.2 I ² S Output Pins 2 22.3 I ² S Module Operating Clock 2 22.4 Setting the I ² S Module 2 22.5 Data Output Control 2 22.6 I ² S Interrupt and DMA 2 22.6.1 Interrupts 2 22.6.2 DMA Transfer 2 22.7 Control Register Details 2 I ² S Control Register (I2S_CTL) 2 I ² S Master Clock Division Ratio Register (I2S_DV_MCLK) 2	21-9 ter (I2CS_TRNS) 21-9 ter (I2CS_RECV) 21-10 ster (I2CS_SADRS) 21-10 CS_CTL) 21-10 S_STAT) 21-12 ster (I2CS_ASTAT) 21-12 ster (I2CS_ICTL) 21-15 22-1 22-1 22-1 22-1 22-1 22-1 22-2 22-2 22-2 22-2 22-2 22-2 22-2 22-2 22-1				
I ² C Slave Transmit Data Register (I2CS_TRNS) 2 I ² C Slave Receive Data Register (I2CS_RECV) 2 I ² C Slave Address Setup Register (I2CS_SADRS) 2 I ² C Slave Control Register (I2CS_CTL) 2 I ² C Slave Status Register (I2CS_STAT) 2 I ² C Slave Access Status Register (I2CS_ASTAT) 2 I ² C Slave Interrupt Control Register (I2CS_ICTL) 2 I ² C Slave Interrupt Control Register (I2CS_ICTL) 2 22 I ² S 2 22.1 I ² S Module Overview 2 22.2 I ² S Output Pins 2 22.3 I ² S Module Operating Clock 2 22.4 Setting the I ² S Module 2 22.5 Data Output Control 2 22.6 I ² S Interrupt and DMA 2 22.6.2 DMA Transfer 2 22.7 Control Register Details 2 I ² S Master Clock Division Ratio Register (I2S_DV_MCLK) 2	ter (I2CS_TRNS)				
I ² C Slave Receive Data Register (I2CS_RECV) 2 I ² C Slave Address Setup Register (I2CS_SADRS) 2 I ² C Slave Control Register (I2CS_CTL) 2 I ² C Slave Status Register (I2CS_STAT) 2 I ² C Slave Access Status Register (I2CS_ASTAT) 2 I ² C Slave Access Status Register (I2CS_ASTAT) 2 I ² C Slave Interrupt Control Register (I2CS_ICTL) 2 22 I ² S 2 22.1 I ² S Module Overview. 2 22.2 I ² S Output Pins. 2 22.3 I ² S Module Operating Clock 2 22.4 Setting the I ² S Module 2 22.5 Data Output Control 2 22.6 I ² S Interrupt and DMA 2 22.6.2 DMA Transfer 2 22.7 Control Register Details 2 22.7 Control Register Details 2 1 ² S Master Clock Division Ratio Register (I2S_DV_MCLK) 2	ter (I2CS_RECV)		21.7		
I ² C Slave Address Setup Register (I2CS_SADRS) 2 I ² C Slave Control Register (I2CS_CTL) 2 I ² C Slave Status Register (I2CS_STAT) 2 I ² C Slave Access Status Register (I2CS_ASTAT) 2 I ² C Slave Interrupt Control Register (I2CS_ICTL) 2 22 I²S 2 22.1 I ² S Module Overview 2 22.2 I ² S Output Pins 2 22.3 I ² S Module Operating Clock 2 22.4 Setting the I ² S Module 2 22.5 Data Output Control 2 22.6 I ² S Interrupt and DMA 2 22.6.2 DMA Transfer 2 22.7 Control Register Details 2 22.7 Control Register Details 2 22.7 Control Register I2S_CTL 2 1 ² S Master Clock Division Ratio Register (I2S_DV_MCLK) 2	ster (I2CS_SADRS)				
I ² C Slave Control Register (I2CS_CTL)	CS_CTL) 21-10 S_STAT) 21-12 ster (I2CS_ASTAT) 21-14 gister (I2CS_ICTL) 21-15				
I ² C Slave Access Status Register (I2CS_ASTAT) 2 I ² C Slave Interrupt Control Register (I2CS_ICTL) 2 22 I²S 2 22.1 I ² S Module Overview 2 22.2 I ² S Output Pins 2 22.3 I ² S Module Operating Clock 2 22.4 Setting the I ² S Module 2 22.5 Data Output Control 2 22.6 I ² S Interrupt and DMA 2 22.6.2 DMA Transfer 2 22.7 Control Register Details 2 I ² S Control Register (I2S_CTL) 2 I ² S Master Clock Division Ratio Register (I2S_DV_MCLK) 2	ster (I2CS_ASTAT)				
I ² C Slave Interrupt Control Register (I2CS_ICTL) 2 22 I ² S 2 22.1 I ² S Module Overview 2 22.2 I ² S Output Pins 2 22.3 I ² S Module Operating Clock 2 22.4 Setting the I ² S Module 2 22.5 Data Output Control 2 22.6 I ² S Interrupt and DMA 2 22.6.1 Interrupts 2 22.7 Control Register Details 2 I ² S Control Register (I2S_CTL) 2 I ² S Master Clock Division Ratio Register (I2S_DV_MCLK) 2	gister (I2CS_ICTL)				
22 I ² S. 2 22.1 I ² S Module Overview. 2 22.2 I ² S Output Pins. 2 22.3 I ² S Module Operating Clock. 2 22.4 Setting the I ² S Module 2 22.5 Data Output Control 2 22.6 I ² S Interrupt and DMA 2 22.6.1 Interrupts. 2 22.7 Control Register Details 2 I ² S Control Register (I2S_CTL) 2 I ² S Master Clock Division Ratio Register (I2S_DV_MCLK) 2	22-1 				
22.1 I²S Module Overview 2 22.2 I²S Output Pins 2 22.3 I²S Module Operating Clock 2 22.4 Setting the I²S Module 2 22.5 Data Output Control 2 22.6 I²S Interrupt and DMA 2 22.6.2 DMA Transfer 2 22.7 Control Register Details 2 I²S Control Register (I2S_CTL) 2 I²S Master Clock Division Ratio Register (I2S_DV_MCLK) 2				I ² C Slave Interrupt Control Register (I2CS_ICTL)	21-15
22.2 I²S Output Pins. 2 22.3 I²S Module Operating Clock 2 22.4 Setting the I²S Module 2 22.5 Data Output Control 2 22.6 I²S Interrupt and DMA 2 22.6.1 Interrupts. 2 22.6.2 DMA Transfer 2 22.7 Control Register Details 2 I²S Control Register (I2S_CTL) 2 I²S Master Clock Division Ratio Register (I2S_DV_MCLK) 2		22	I ² S		22-1
22.2 I²S Output Pins. 2 22.3 I²S Module Operating Clock 2 22.4 Setting the I²S Module 2 22.5 Data Output Control 2 22.6 I²S Interrupt and DMA 2 22.6.1 Interrupts. 2 22.6.2 DMA Transfer 2 22.7 Control Register Details 2 I²S Control Register (I2S_CTL) 2 I²S Master Clock Division Ratio Register (I2S_DV_MCLK) 2			22.1	I ² S Module Overview	22-1
22.3 I²S Module Operating Clock 2 22.4 Setting the I²S Module 2 22.5 Data Output Control 2 22.6 I²S Interrupt and DMA 2 22.6.1 Interrupts 2 22.6.2 DMA Transfer 2 22.7 Control Register Details 2 I²S Control Register (I2S_CTL) 2 I²S Master Clock Division Ratio Register (I2S_DV_MCLK) 2					
22.4 Setting the I ² S Module 2 22.5 Data Output Control 2 22.6 I ² S Interrupt and DMA 2 22.6.1 Interrupts 2 22.6.2 DMA Transfer 2 22.7 Control Register Details 2 I ² S Control Register (I2S_CTL) 2 I ² S Master Clock Division Ratio Register (I2S_DV_MCLK) 2				-	
22.5 Data Output Control 2 22.6 l²S Interrupt and DMA 2 22.6.1 Interrupts 2 22.6.2 DMA Transfer 2 22.7 Control Register Details 2 l²S Control Register (I2S_CTL) 2 l²S Master Clock Division Ratio Register (I2S_DV_MCLK) 2					
22.6 I ² S Interrupt and DMA 2 22.6.1 Interrupts 2 22.6.2 DMA Transfer 2 22.7 Control Register Details 2 I ² S Control Register (I2S_CTL) 2 I ² S Master Clock Division Ratio Register (I2S_DV_MCLK) 2					
22.6.1 Interrupts					
22.6.2 DMA Transfer			22.0		
22.7 Control Register Details 22 I²S Control Register (I2S_CTL) 22 I²S Master Clock Division Ratio Register (I2S_DV_MCLK) 22				•	
I ² S Control Register (I2S_CTL))		00.7		
I ² S Master Clock Division Ratio Register (I2S_DV_MCLK)2	o Register (I2S_DV_MCLK)		22.7		
	Register (I2S_DV_AUDIO_CLK)				
	TART)			I ² S Audio Clock Division Ratio Register (I2S_DV_AUDIO_CLK)	
I ² S Start/Stop Register (I2S_START)	(I2S_INT)				
I ² S FIFO Status Register (I2S_FIFO_STAT)2					
I ² S Interrupt Control Register (I2S_INT)					
I ² S FIFO Register (I2S_FIFO)					
22.8 Setting the I ² S Clocks			22.8	Setting the I ² S Clocks	22-19
23 Remote Controller (REMC)	23-1	23	Remot	e Controller (REMC)	23-1
23.1 REMC Module Overview2					
23.2 REMC Input/Output Pins			23.2	REMC Input/Output Pins	23-1
23.3 Carrier Generation					
23.4 Data Length Counter Clock Settings					
23.4 Data Length Counter Clock Settings					
23.5 Data Transfer Control				•	
23.5 Data Transfer Control			23.7		
23.5 Data Transfer Control					
23.5 Data Transfer Control 2 23.6 REMC Interrupts 2 23.7 Control Register Details 2 REMC Configuration Register (REMC_CFG) 2					
23.5 Data Transfer Control 2 23.6 REMC Interrupts 2 23.7 Control Register Details 2 REMC Configuration Register (REMC_CFG) 2 REMC Carrier Length Setup Register (REMC_CAR) 2					
		23			
	00 1				
23.2 REMC Input/Output Pins2	23-1		23.2	REMC Input/Output Pins	23-1
23.4 Data Length Counter Clock Settings 2					
23.5 Data Transfer Control				•	
23.5 Data Transfer Control			20.7		
23.5 Data Transfer Control					
23.5 Data Transfer Control 2 23.6 REMC Interrupts 2 23.7 Control Register Details 2 REMC Configuration Register (REMC_CFG) 2					
23.5 Data Transfer Control 2 23.6 REMC Interrupts 2 23.7 Control Register Details 2 REMC Configuration Register (REMC_CFG) 2	23-1 23-1 ettings			REMC Interrupt Control Register (REMC_INT)	

24	Card In	nterface (CARD)	.24-1
	24.1	CARD Module Overview	24-1
	24.2	CARD Output Pins	24-1
		Card Interface Control Signals	
~ ~		-	
25		rts (GPIO)	
		GPIO Module Overview	
	25.2	Input/Output Pin Function Selection (Port MUX)	25-1
	25.3	Data Input/Output	25-3
	25.4	Port Interrupt	25-4
	25.5	Chattering Filters (P2/P8 and PA/P4 Ports)	25-6
	25.6	Input Port Noise Filters	25-6
		Control Register Details	
		P x Port Input Data Registers (P x_IN)	
		Px Port Output Data Registers (Px_OUT)	
		P x Port I/O Direction Registers (P x_I O)	
		Port Interrupt 0 Port Select Register (PP_SEL0)	
		Port Interrupt 1 Port Select Register (PP_SEL1)	
		Port Interrupt 0 Trigger Mode Select Register (PP_EDGE0)	
		Port Interrupt 1 Trigger Mode Select Register (PP_EDGE1)	
		Port Interrupt 0 Enable Register (PP_IE0) Port Interrupt 1 Enable Register (PP_IE1)	
		Port Interrupt 0 Polarity Control Register (PP_POL0)	
		Port Interrupt 1 Polarity Control Register (PP_POL)	
		Port Interrupt 0 Flag Register (PP_FLAG0)	
		Port Interrupt 1 Flag Register (PP_FLAG1)	
		P2 Port Chattering Filter Control Register (P2_CHAT)	
		PA Port Chattering Filter Control Register (PA_CHAT)	
		P0[3:0] Port Function Select Register (P0_03_CFP)	
		P1[3:0] Port Function Select Register (P1_03_CFP)	
		P1[7:4] Port Function Select Register (P1_47_CFP)	
		P2[3:0] Port Function Select Register (P2_03_CFP)	
		P2[7:4] Port Function Select Register (P2_47_CFP) P3[3:0] Port Function Select Register (P3_03_CFP)	
		P3[7:4] Port Function Select Register (P3_03_01P)	
		P4[3:0] Port Function Select Register (P4_03_CFP)	
		P4[5:4] Port Function Select Register (P4_45_CFP)	
		P5[3:0] Port Function Select Register (P5_03_CFP)	
		P5[7:4] Port Function Select Register (P5_47_CFP)	. 25-23
		P6[3:0] Port Function Select Register (P6_03_CFP)	
		P6[7:4] Port Function Select Register (P6_47_CFP)	
		P7[3:0] Port Function Select Register (P7_03_CFP)	
		P7[7:4] Port Function Select Register (P7_47_CFP)	
		P8[3:0] Port Function Select Register (P8_03_CFP) P8[6:4] Port Function Select Register (P8_46_CFP)	
		P9[3:0] Port Function Select Register (P9_03_CFP)	
		P9[7:4] Port Function Select Register (P9_47_CFP)	
		PA[3:0] Port Function Select Register (PA_03_CFP)	
		PA[7:4] Port Function Select Register (PA_47_CFP)	
		PB[3:0] Port Function Select Register (PB_03_CFP)	
		PB[7:4] Port Function Select Register (PB_47_CFP)	. 25-34
		PC[3:0] Port Function Select Register (PC_03_CFP)	
		PC[7:4] Port Function Select Register (PC_47_CFP)	
		P Port Noise Filter Control Register (PP_NFC)	
		Port Function Protect Register (PF_WREN)	. 25-37

26	A/D Co	onverter (ADC10)	.26-1
	26.1	ADC10 Module Overview	26-1
	26.2	ADC10 Input Pins	26-2
	26.3	A/D Converter Settings	26-2
		26.3.1 A/D Conversion Clock Setting	
		26.3.2 Selecting A/D Conversion Start and End Channels	
		26.3.3 A/D Conversion Mode Setting	26-4
		26.3.4 Trigger Selection	26-4
		26.3.5 Sampling Time Setting	26-4
		26.3.6 Setting Conversion Result Storing Mode	26-5
	26.4	A/D Conversion Control and Operations	26-5
		26.4.1 Activating A/D Converter	26-5
		26.4.2 Starting A/D conversion	26-5
		26.4.3 Reading A/D conversion results	
		26.4.4 Terminating A/D Conversion	
		26.4.5 Timing Charts	26-6
	26.5	A/D Converter Interrupts	26-8
	26.6	Control Register Details	26-9
		A/D Conversion Result Register (ADC10_ADD)	
		A/D Trigger/Channel Select Register (ADC10_TRG)	
		A/D Control/Status Register (ADC10_CTL)	
		A/D Clock Control Register (ADC10_CLK)	. 26-13
27	LCD C	ontroller (LCDC)	.27-1
	27.1	LCDC Module Overview	27-1
	27.2	Block Diagram	27-2
	27.3	LCDC Output Pins	27-3
		LCDC Operating Clocks	
		Setting the LCD Panel and Interface Conditions	
	27.0	27.5.1 Data Width	
		27.5.2 Resolutions	
		27.5.3 Display Mode and Data Format	
		27.5.4 Other Settings	
	27.6	Display Control	27-7
		27.6.1 Controlling LCD power up/down	
		27.6.2 Setting Display Start Address	
		27.6.3 Writing Display Data	
		27.6.4 Inverting and Blanking Display	
	27.7	LCDC Interrupt	27-8
	27.8	Control Register Details	27-9
		LCDC Frame Interrupt Enable Register (LCDC_FRMIE)	
		Status and Power Save Configuration Register (LCDC_PS)	
		Horizontal Non-Display Period Register (LCDC_HNDP)	
		Horizontal Panel Size Register (LCDC_HSIZE)	
		Vertical Non-Display Period Register (LCDC_VNDP)	
		Vertical Panel Size Register (LCDC_VSIZE) MOD Rate Counter Setup Register (LCDC_MOD)	
		LCDC Display Mode 1 Register (LCDC_DMD1)	
		LCDC Display Mode 2 Register (LCDC_DMD2)	
		Screen Display Start Address Low Register (LCDC_SADDR1)	
		Screen Display Start Address High Register (LCDC_SADDR2)	
	27.9	Serial/Parallel MPU Interface LCD Panels/Drivers	.27-14

28	On-chi	p Debugger (DBG)		28-1
	28.1	Resource Requireme	nts and Debugging Tools	28-1
	28.2	Debug Break Operation	on Status	28-1
	28.3	Additional Debugging	Function	28-2
	28.4	Control Register Deta	ils	28-2
			egister (DBRAM)	
			ter (DCR)	
			dress Register 2 (IBAR2)	
			dress Register 3 (IBAR3)	
			dress Register 4 (IBAR4)	
29	Multip	lier/Divider		29-1
	29.1	Outline		29-1
	29.2	Operation Mode and	Output Mode	29-1
	29.3	Multiplication		29-2
	29.4	Division		29-3
	29.5	MAC		29-4
	29.6	Reading Results		29-6
30				
50			ating	
			-	
		•	ating Conditions	
		-		
			cteristics	
	30.6	Oscillation Characteri	stics	30-7
	30.7			
			ck Input Characteristics	
			Characteristics	
			racteristics	
			AC Characteristics	
			haracteristics Characteristics	
31	Basic	External Connectio	n Diagram	31-1
Ap	pendix	A: List of I/O Regis	sters	AP-1
•	•	0x4020		
		0x4100-0x4105	UART (with IrDA)	AP-6
		0x4200–0x4208	CLG_T16FU0	
		0x4260-0x4268	CLG_T8I	AP-7
		0x42e6–0x42f8	Interrupt Controller	AP-7
		0x4340–0x4346	I ² C Master	AP-8
		0x4360-0x436c	I ² C Slave	
		0x5324–0x532c	Misc Registers	
		0x80000-0x80010	Clock Management Unit	
		0x80100–0x8023f	GPIO & Port MUX	
		0x80300	Prescaler Ch.1, Ch.2.	
		0x80500-0x80572	USI Ch.0.	
		0x80600-0x80672	USI Ch.1	
		0x80800–0x8080f	Real-Time Clock	
		0x80900–0x8090f 0x81060–0x8106c	BBRAM Watchdog Timer	
		0x81100-0x81106	A/D Converter	

0x81200–0x81206	Remote Controller	AP-28			
0x81300-0x8130c	16-bit PWM Timer	AP-29			
0x81400–0x8140e	16-bit Audio PWM Timer	AP-30			
0x81500-0x81512	l ² S	AP-31			
0x81600–0x81610	SRAM Controller	AP-32			
0x81700–0x81710	Flash Controller	AP-32			
0x81800-0x8182e	DMA Controller	AP-33			
0x81900–0x81914	LCD Controller	AP-34			
0x81a00–0x81a08	8-bit Programmable Timer Ch.0	AP-35			
0x81a10-0x81a18	8-bit Programmable Timer Ch.1	AP-35			
0x81a20-0x81a28	8-bit Programmable Timer Ch.2	AP-36			
0xffff84–0xffffd0	S1C17 Core I/O	AP-36			
Appendix B: Power Saving AP-38					
Appendix C: Mounting Precautions AP-41					

1 Overview

The S1C17803 is a high performance 16-bit application specific RISC controller.

The S1C17803 is capable of being used in a number of useful applications, and it is particularly suited for implementing a sophisticated user interface, which needs display, music, voices, and/or a touch panel, in household electrical appliances (e.g., washing machine, rice cooker and coffee maker).

The S1C17803 is able to operate with a 5-V single power supply, as it incorporates a 5-V input/3-V output regulator. Also it adopts a multi-voltage I/O system (MVIO), this allows supplying different I/O voltages to the three separated I/O port groups. This makes it possible to design application systems in which both 5-V and 3-V parts must be used without using a level shifter.

The S1C17803 consists of a S1C17 16-bit RISC CPU Core, a 128K-byte Flash EEPROM, a 16K-byte RAM, serial interfaces (UART with IrDA 1.0, I²C, I²S and USI with UART/SPI/I²C interface mode), an infrared remote controller, a 10-bit ADC with four analog input channels, PWM and other timers, a watchdog timer, a NAND Flash card interface, an external bus with an SRAM controller, a 4-channel DMA controller, GPIO ports and an STN LCD controller.

The internal STN LCD controller supports QVGA panels (black and white display) with no external memory expanded. By connecting an external SRAM, it becomes able to display on a VGA panel in black and white mode or a QVGA panel in 16-grayscale mode.

The S1C17803 with the DSP function implemented provides a 16×16 -bits MUL (Multiply) instruction, a 16×16 + 32 bits MAC (Multiply and Accumulation) instruction, and a $16 \div 16$ bits DIV (Division) instruction to support easy implementation of audio playback feature with light CPU load.

The S1C17803 also incorporates an RTC and BBRAM (battery backup RAM) operated with an independent power supply. Turning the power supply for other circuits off achieve significantly power savings.

This product uses SuperFlash® Technology licensed from Silicon Storage Technology, Inc.

Function	Model 1 (minimum function model)	Model 2 (normal function model)	Model 3 (normal function model)							
Flash ROM size		128K bytes								
RAM size		16K bytes (including VRAM)								
External bus	8-bit data bus 16-bit data bus									
	21-bit address bus (max.) 23-bit address bus (max.)									
	#CE × 3 (max.)	#CE×4	4 (max.)							
A/D converter	3 analog input channels (max.)	4 analog input o	channels (max.)							
GPIO ports	66 I/O and 3 input ports (max.) 93 I/O and 4 input ports (max.)									
Package	TQFP14-100pin (0.4 mm pitch)	TQFP15-128pin (0.4 mm pitch)	QFP5-128pin (0.5 mm pitch)							

Table 1.1 Product Lineup

1.1 Features

The main functions and features of the S1C17803 are outlined below.

Technology

+ 0.35 μm AL-4-layers mixed analog low power CMOS process technology

CPU

- Seiko Epson original 16-bit RISC processor S1C17 Core
- Internal 3-stage pipeline
- Instruction set
 - 16-bit fixed length
 - 111 basic instructions (184 including variations)
 - Compact and fast instruction set optimized for development in C language
- Registers
 - Eight 24-bit general-purpose registers
 - Three special registers (24-bit \times 2, 8-bit \times 1)
- Memory space
 - Up to 16M bytes accessible (24-bit address)

DSP

- MUL (multiplier)
 - 16×16 bits (1 cycle)
- MAC (multiply and accumulation unit)
 -16 × 16 + 32 bits (1 cycle)
- DIV (divider)
 - 16 ÷ 16 bits (17 cycles)

Internal Memories

- Flash EEPROM
 - 128K bytes
- RAM (IVRAM)
 - 16K bytes
 - Usable as a VRAM
- BBRAM
 - 16 bytes
 - Battery backup RAM

Access Cycles

- Instruction read access cycle
 - Internal RAM Instruction read: 4 cycles (32-bit read)
 - Internal Flash EEPROM Instruction read: 2 cycles (32-bit read)
 - External 8-bit RAM Instruction read: 16 cycles (32-bit read)
 - External 16-bit RAM Instruction read: 12 cycles (32-bit read)
 - * The numbers of cycles listed above are assumed when reading two instructions (16 bits × 2) in sequential access.
 - * Note that the number of external RAM access cycles depends on the specifications of the RAM and the above list shows the minimum value.
- Data read/write access cycle

- Internal RAM	Data write: 1 cycle
	Data read: 2 cycles
- Internal Flash EEPROM	Data read: 1 cycle (16-bit read)
- External 8-bit RAM	Data write: 6 cycles (16-bit write)
	Data read: 6 cycles (16-bit read)
- External 16-bit RAM	Data write: 3 cycles (16-bit write)
	Data read: 3 cycles (16-bit read)

• Branch penalty cycle in one cycle mode for the internal Flash EEPROM

Current address → branch address	Number of penalty cycles when a	Number of penalty cycles when a		
Current address → branch address	3-cycle branch instruction is executed	4-cycle branch instruction is executed		
4-byte boundary \rightarrow 4-byte boundary	+2 cycles	+1 cycle		
4-byte boundary \rightarrow 2-byte boundary	+3 cycles	+2 cycles		
2-byte boundary \rightarrow 4-byte boundary	+3 cycles	+1 cycle		
2-byte boundary \rightarrow 2-byte boundary	+4 cycles	+2 cycles		

• Maximum operating frequency in one cycle mode for the internal Flash EEPROM: 16 MHz

Operating Clock

- Main clock
 - 1 to 33 MHz (can be divided by 1 to 32) or 32.768 kHz
 - On-chip oscillator (crystal or ceramic) or external clock input
- Sub clock
 - 32.768 kHz (typ.) for the RTC
 - On-chip oscillator (crystal)

Interrupt Controller (ITC)

- · Four non-maskable interrupts
 - Reset (#RESET pin or watchdog timer)
 - Address misaligned
 - Debug
 - NMI (#NMI pin or watchdog timer)
- 19 maskable interrupts
 - Port inputs (two systems)
 - DMA controller (one system)
 - 16-bit PWM timer (two systems)
 - 16-bit audio PWM timer (one system)
 - 8-bit programmable timers (one system)
 - 16-bit CLG timer (one system)
 - 8-bit CLG timer (one system)
 - A/D converter (one system)
 - LCD controller (one system)
 - I²S (one system)
 - USI (two systems)
 - UART (one system)
 - I²C master (one system)
 - I²C slave (one system)
 - RTC (one system)
 - Remote controller (one system)
 - *The interrupt level (priority) of each maskable interrupt system is configurable (levels 0 to 7).

DMA Controller (DMAC)

- Four channels of table DMA
- Dual-address transfer (specifying source and destination addresses)
- Can specify single or successive transfer mode.
- Supports table reloading and low-priority channel pausing functions.
- Trigger sources: USI, I2S, 16-bit audio PWM timer, A/D converter, and software
- Can generate end-of-transfer interrupts.

SRAM Controller (SRAMC)

- Provides a 23-bit external address bus, an 8-bit or 16-bit width selectable data bus, and four chip enable signals to support a maximum of 15M-byte external memory space.
- Provides an SRAM UMA feature to access an external VRAM for supporting up to 16-grayscale QVGA LCD panel.

Prescaler (PSC)

• Generates the source clocks for the internal peripheral circuits.

Clock Generator (CLG)

- Consists of a 16-bit timer and an 8-bit timer.
- Can be used as the clock source for the UART and I²C master.
- · Each timer can generate timer underflow interrupts.

16-bit Audio PWM Timers (T16P)

- Two channels of 16-bit timer/counter with audio PWM output function
- Three bit division modes are provided. (10 bits + 6 bits, 9 bits + 7 bits, 8 bits + 8 bits)
- Audio PWM function supporting 8-bit and 16-bit PCM data
- Can output monophonic sound without using an external DAC (external resistors and capacitors are required).
- Can generate two types of compare-match interrupts.

1 Overview

16-bit PWM Timer (T16A)

- A 16-bit timer/counter with a counter capture/comparison functions
- Two comparison/capture data buffers are available.
- Can generate compare/capture interrupts.

8-bit Programmable Timers (T8F)

- Three channels of 8-bit timers (presettable down counter)
- Clocks generated with the counter underflow can be output to external devices.
- Can be used as an interval timer to trigger the ADC or USI.
- Can generate timer underflow interrupts.

Watchdog Timer (WDT)

- 30-bit watchdog timer to generate a reset or an NMI
- The watchdog timer overflow period (reset or NMI generation period) is programmable.
- The watchdog timer overflow signal can be output outside the IC.

Real Time Clock (RTC)

- Contains time counters (second, minute, and hour) and calendar counters (day, day of the week, month, and year).
- The power source separated with the system power supply (LVDD, HVDD) can be used.
- Provides the WAKEUP output pin and #STBY input pin to control standby mode.
- Periodic interrupts are possible.

UART

- One channel of UART is available.
- Supports IrDA 1.0 interface.
- Two-byte receive data buffer and one-byte transmit buffer are built in to support full-duplex communication.
- Transfer rate: 150 to 460800 bps, character length: 7 or 8 bits, parity mode: even, odd, or no parity, stop bit: 1 or 2 bits
- · Parity error, framing error, and overrun error detectable
- Can generate receive buffer full, transmit buffer empty, and receive error interrupts.

I²C (I2CM, I2CS)

- I²C master and I²C slave modules are separately provided.
- Data format: 8 bits (MSB first)
- Addressing mode: 7-bit addressing (10-bit addressing is not supported.)
- Supports the noise reject function controlled by a register.
- Can generate receive buffer full and transmit buffer empty interrupts.

Universal Serial Interface (USI)

- Two channels of USI that can be used as a UART, SPI, or I²C module
- Contains one-byte receive data buffer and one-byte transmit data buffer.
- UART mode
 - Character length: 7 or 8 bits, parity mode: even, odd, or no parity, stop bit: 1 or 2 bits
 - Supports both MSB first and LSB first modes.
 - Parity error, framing error, and overrun error detectable
 - Can generate receive buffer full, transmit buffer empty, and receive error interrupts.
 - Supports DMA transfer.
- SPI mode
 - Supports both master and slave modes.
 - Data length: 8 or 9 bits (master mode), 8 bits fixed (slave mode)
 - Supports both MSB first and LSB first modes.
 - Data transfer timing (clock phase and polarity variations) is selectable from among 4 types.
 - Receive data mask function is available.

- Can generate receive buffer full, transmit buffer empty, and overrun error interrupts.
- Supports DMA transfer.
- I²C mode
 - Supports both master and slave modes.
 - 7-bit addressing mode (10-bit addressing is possible by software control.)
 - Supports clock stretch/wait functions.
 - Can generate start/stop, data transfer, ACK/NAK transfer, and overrun error interrupts.

I2S (I2S)

- Supports universal audio I²S bus interface.
- One I²S output channel in 16-bit resolution
- Operates as the master to generate the bit clock, word-select signal, data and master clock.
- Can generate buffer empty interrupts.

Card Interface (CARD)

- Generates 8-bit or 16-bit NAND Flash interface signals.
- The ECC function should be implemented in the application program.

Infrared Remote Controller (REMC)

- Outputs a modulated carrier signal and inputs remote control pulses.
- · Embedded carrier signal generator and data length counter
- Can generate counter underflow interrupts for data transmission and input rising/falling edge detection interrupts for data reception.

A/D Converter (ADC)

- 10-bit A/D converter with up to four analog input ports
- Can generate conversion completion and data overwrite interrupts.

LCD Controller (LCDC)

- STN LCD controller
- Supports up to 16 gray shades using FRM (Frame Rate Modulation).
- 1/2/4-bpp (2/4/16-grayscale) monochrome LCD interface (bpp: bit-per-pixel)
- 16K-byte IVRAM (shared with general-purpose RAM)
 - Can be used to display up to QVGA (320×240) panels in 1-bpp (black and white) mode.
 - The IVRAM arbiter is provided allowing the CPU and LCD controller to access the IVRAM via the SRAM controller.
- The UMA feature allows use of an external SRAM as the VRAM.
 - Expands the display size up to QVGA (320×240) panels in 4-bpp (16-grayscale) mode or VGA (640×480) panels in 1-bpp (black and white) mode.
 - Supports 16-bit and 8-bit SRAM for the external VRAM.
 - The EVRAM arbiter is provided allowing the CPU and LCD controller to access the external VRAM via the SRAM controller.
- Supported displays
 - Single panel
 - Single drive passive display
 - Monochrome STN LCD panel with a 1/4/8-bit data bus width LCD driver

General-Purpose I/O Ports (GPIO)

- Maximum 93 I/O ports and four input ports are available (128-pin package).
- Maximum 66 I/O ports and three input ports are available (100-pin package).
- Can generate input interrupts from the ports (P2, P4, P8, and PA) selected with software.
- * The GPIO ports are shared with other peripheral function pins (UART, PWM etc.). Therefore, the number of GPIO ports depends on the peripheral functions used.

1 Overview

Voltage Regulator

- Generates 3 V internal operating voltage when 5 V supply voltage is used.
- Allows operations using a 5 V single power supply.

Multi-Voltage I/O (MVIO)

• Allows use of three different I/O interface voltages for three I/O groups (IO1, IO2, Bus).

Operating Voltage

- IO1_VDD: 2.70 to 5.50 V (3.0 V, 3.3 V or 5.0 V typ.), for IO1 group
- IO2_VDD: 2.70 to 5.50 V (3.0 V, 3.3 V or 5.0 V typ.), for IO2 group
- BUSIO_VDD: 2.70 to 5.50 V (3.0 V, 3.3 V or 5.0 V typ.), for Bus group
- LVDD: 2.70 to 3.60 V (3.0 V, 3.3 V typ.), for core and internal logic circuits
- RTCVDD: 2.70 to 3.60 V (3.3 V typ.), for RTC and BBRAM (isolated from other power supply)
- AVDD: 2.70 to 5.50 V (3.3 V or 5.0 V typ.), for analog circuits
- REGU_VDD: 4.50 to 5.50 V (5.0 V typ.), regulator power voltage when 5 V single power supply is used.

Operating Temperatures

• During Flash reading: $-40 \text{ to } 85^{\circ}\text{C} \text{ (LVDD} = 3.0 \text{ to } 3.6 \text{ V)}$

-40 to 70° C (LVDD = 2.7 to 3.6 V)

• During Flash erasing/programming: -40 to 70°C

Current Consumption

- During SLEEP: 5 µA (typ.)
- During HALT: 15 mA (typ.) in 33 MHz/3.3 V operation
- During execution: 17 mA (typ.) in 33 MHz/3.3 V operation, including LCDC current with IVRAM
- Battery backup power: 0.021 µA (typ.) 3.3 V, OSC1 not used
- * By controlling the clocks through the CMU, power consumption can be reduced.

Shipping Form

- TQFP14-100pin (12 mm × 12 mm × 1.2 mm, 0.4 mm pin pitch)
- TQFP15-128pin (14 mm × 14 mm × 1.2 mm, 0.4 mm pin pitch)
- QFP5-128pin (14 mm × 20 mm × 3.5 mm, 0.5 mm pin pitch)

1.2 Block Diagram




Figure 1.2.1 Block Diagram

1.3 Pin Descriptions

1.3.1 Pin Arrangement

The S1C17803 comes in a TQFP14-100pin, TQFP15-128pin or QFP5-128pin package.

TQFP14-100pin package




Figure 1.3.1.1 Pin Arrangement (TQFP14-100pin)

TQFP15-128pin package





Figure 1.3.1.2 Pin Arrangement (TQFP15-128pin)

QFP5-128pin package



1.3.2 Pin Functions

		Pin No.					
Pin name	TQFP14- TQFP15- QFP5- I/O Voltage PU/		PU/PD	Description			
	100pin	128pin	128pin				
BUSIO_VDD	1	1	100	-	2.7 to 5.5 V	-	Bus group I/O voltage power supply (+)
IO1_VDD	47	59	30	-	2.7 to 5.5 V	-	Group 1 I/O voltage power supply (+)
IO2_VDD	68	87	58	-	2.7 to 5.5 V	-	Group 2 I/O voltage power supply (+)
LVDD	30	37	8	-	2.7 to 3.6 V	-	S1C17 Core voltage power supply (+)
REGU_VDD	31	38	9	-	4.5 to 5.5 V	-	Regulator power supply (+)
REGU_Vss	32	39	10	-	GND	-	Regulator ground
REGU_CE	29	36	7	I	(Analog)	-	Regulator enable input
Vss	9, 16, 39,	13, 22,	18, 29,	-	GND	-	Ground
	46, 75,	47, 58,	66, 77,				
	85, 86, 92	95, 106,	78, 88,				
		107, 117	112, 121				
RTCVDD	35	42	13	-	2.7 to 3.6 V	-	RTC/BBRAM power supply (+)
							(RTCVDD = LVDD)
AVDD	28	35	6	-	2.7 to 5.5 V	-	Analog power supply

Tables 1.3.2.1 to 1.3.2.5 list the S1C17803 pin functions.

Table 1.3.2.1 Power Supply Pin List

		Pin No.			Damag			
Pin name	TQFP14- 100pin	TQFP15- 128pin	QFP5- 128pin	I/O	Power source	Туре	PU/PD	Description
OSC3	40	48	19	I	LVdd	Analog	-	High speed (OSC3) oscillation input
								(crystal/ceramic oscillator or external clock input)
OSC4	38	46	17	0	↑	1	-	High speed (OSC3) oscillation output
OSC1	37	44	15	I	RTCVDD	\uparrow	-	RTC (OSC1) oscillation input
								(crystal oscillator or external clock input)
OSC2	36	43	14	0	↑	1	-	RTC (OSC1) oscillation output

Table 1.3.2.2 Clock Pin List

		Pin No.							
Pin name	TQFP14- 100pin	TQFP15- 128pin	QFP5- 128pin	1/0	Power source	Туре	PU/PD		Description
P90	93	118	89	I/o	BUSIO_VDD		Bus hold		I/O port (default)
D0						LVTTL	latch	D0:	Data bus D0
P91	94	119	90	I/o	↑	↑	↑	P91:	I/O port (default)
D1								D1:	Data bus D1
P92	95	120	91	I/o	↑	↑	↑	P92:	I/O port (default)
D2								D2:	Data bus D2
P93	96	121	92	I/o	↑ (↑	1	P93:	I/O port (default)
D3								D3:	Data bus D3
P94	97	124	95	I/o	↑	↑	↑	P94:	I/O port (default)
D4								D4:	Data bus D4
P95	98	125	96	I/o	↑	↑	↑	P95:	I/O port (default)
D5								D5:	Data bus D5
P96	99	127	98	I/o	↑	↑	↑	P96:	I/O port (default)
D6								D6:	Data bus D6
P97	100	128	99	I/o	↑ (↑	1	P97:	I/O port (default)
D7								D7:	Data bus D7
PB0	-	122	93	I/o	↑	↑	1	PB0:	I/O port (default)
D8								D8:	Data bus D8
PB1	-	123	94	I/o	↑	↑	↑	PB1:	I/O port (default)
D9								D9:	Data bus D9
PB2	-	126	97	I/o	↑ (↑	↑	PB2:	I/O port (default)
D10								D10:	Data bus D10
PB3	-	113	84	I/o	\uparrow	↑	↑	PB3:	I/O port (default)
D11								D11:	Data bus D11
PB4	-	17	116	I/o	\uparrow	↑	↑	PB4:	I/O port (default)
D12								D12:	Data bus D12
PB5	-	114	85	I/o	\uparrow	↑	↑	PB5:	I/O port (default)
D13								D13:	Data bus D13
PB6	-	4	103	I/o	↑	↑	↑	PB6:	I/O port (default)
D14								D14:	Data bus D14
PB7	-	9	108	I/o	\uparrow	↑	1	PB7:	I/O port (default)
D15								D15:	Data bus D15
P60	6	8	107	I/o	↑	CMOS/	-	P60:	I/O port (default)
A0/#BSL						LVTTL		A0/#BSL:	Address bus A0 / Bus strobe (low
						Schmitt			byte) signal output
P61	7	10	109	I/o	↑		-	P61:	I/O port (default)
A1		-						A1:	Address bus A1
P62	8	12	111	I/o	↑	↑	-	P62:	I/O port (default)
A2		12				'		A2:	Address bus A2
P63	10	15	114	I/o	<u>↑</u>			P63:	I/O port (default)
	10	10	114	1/0			-	P63: A3:	
A3	·			• /	^			-	Address bus A3
P64	11	16	115	I/o	↑	↑	-	P64:	I/O port (default)
A4								A4:	Address bus A4
P65	12	18	117	I/o	↑ (↑	-	P65:	I/O port (default)
A5								A5:	Address bus A5
P66	13	19	118	I/o	↑	↑	-	P66:	I/O port (default)
A6								A6:	Address bus A6
P67	14	20	119	I/o	↑	↑	-	P67:	I/O port (default)
A7								A7:	Address bus A7
P70	17	23	122	I/o	↑	1	-	P70:	I/O port (default)
A8								A8:	Address bus A8

		Pin No.			D -1.1				
Pin name	TQFP14-	TQFP15-	QFP5-	1/0	Power	Туре	PU/PD		Description
	100pin	128pin	128pin		source				
P71	18	24	123	I/o	BUSIO_VDD	CMOS/	-	P71:	I/O port (default)
A9						LVTTL		A9:	Address bus A9
						Schmitt			
P72	19	25	124	I/o	↑	1	-	P72:	I/O port (default)
A10								A10:	Address bus A10
P73	20	26	125	I/o	↑	1	-	P73:	I/O port (default)
A11								A11:	Address bus A11
P74	21	27	126	I/o	↑	1	-	P74:	I/O port (default)
A12								A12:	Address bus A12
P75	22	28	127	I/o	↑	↑	-	P75:	I/O port (default)
A13								A13:	Address bus A13
P76	23	29	128	I/o	↑	↑	-	P76:	I/O port (default)
A14								A14:	Address bus A14
P77	24	30	1	I/o	↑	↑	-	P77:	I/O port (default)
A15								A15:	Address bus A15
P80	91	116	87	I/o	↑	↑	-	P80:	I/O port (default)
A16								A16:	Address bus A16
P81	90	115	86	I/o	↑	\uparrow	-	P81:	I/O port (default)
A17								A17:	Address bus A17
P82	89	112	83	I/o	↑	\uparrow	-	P82:	I/O port (default)
A18								A18:	Address bus A18
P83	88	111	82	I/o	↑ (\uparrow	-	P83:	I/O port (default)
A19								A19:	Address bus A19
P84	87	110	81	I/o	↑ 1	\uparrow	-	P84:	I/O port (default)
A20								A20:	Address bus A20
#CE1								#CE1:	#CE1 area chip enable signal
									output
P85	-	109	80	I/o	↑	1	-	P85:	I/O port (default)
A21								A21:	Address bus A21
P86	-	108	79	I/o	↑	1	-	P86:	I/O port (default)
A22								A22:	Address bus A22
PA0	5	6	105	I/o	↑	1	100k/	PA0:	I/O port (default)
#CE0							120k PU	#CE0:	#CE0 area chip enable signal
							*1		output
PA1	-	7	106	I/o	↑	1	↑	PA1:	I/O port (default)
#CE1								#CE1:	#CE1 area chip enable signal
									output
PA2	15	21	120	I/o	↑	1	↑	PA2:	I/O port (default)
#CE2								#CE2:	#CE2 area chip enable signal
									output
PA3	-	14	113	I/o	↑	↑	↑	PA3:	I/O port (default)
#CE3								#CE3:	#CE3 area chip enable signal
									output
PA4	3	3	102	I/o	↑	↑	↑	PA4:	I/O port (default)
#RD								#RD:	Read signal output
PA5	4	5	104	I/o	↑	↑	↑	PA5:	I/O port (default)
#WRL								#WRL:	Write (low byte) signal output
PA6	-	11	110	I/o	↑	↑	↑	PA6:	I/O port (default)
#WRH/#BSH									Write (high byte) signal / Bus
									strobe (high byte) signal output
PA7	2	2	101	I/o	↑	1	_	PA7:	I/O port (default)
#WAIT								#WAIT:	Wait cycle request input

*1: $100k\Omega$ (typ.) when HVDD (BUSIO_VDD, IO1_VDD, IO2_VDD) = 3.0 to 3.6 V, otherwise $120k\Omega$ (typ.)

Table 1.3.2.4 Ir	nput/Output Port and Peripheral Circuit Pin List
------------------	--

		Pin No.			Deview				
Pin name	TQFP14- 100pin	TQFP15- 128pin	QFP5- 128pin	I/O	Power source	Type PU/PD Description		Description	
AIN0	27	34	5	Ι	AVDD	CMOS/	-	AIN0:	ADC Ch.0 input (default)
P00						LVTTL		P00:	Input port
AIN1	26	33	4	1	↑	\uparrow	-	AIN1:	ADC Ch.1 input (default)
P01								P01:	Input port

		Pin No.							
Pin name	TQFP14- 100pin	TQFP15- 128pin	QFP5- 128pin	I/O	Power source	Туре	PU/PD		Description
AIN2 P02	25	32	3	I	AVDD	CMOS/ LVTTL	-	AIN2: P02:	ADC Ch.2 input (default) Input port
AIN3 P03	-	31	2	I	↑	↑	-	AIN3: P03:	ADC Ch.3 input (default) Input port
P10 I2S_SDO	-	71	42	I/o	IO1_VDD	CMOS/ LVTTL Schmitt	-	P10: I2S_SDO:	I/O port (default) I ² S serial data output
P11 I2S_WS	-	72	43	I/o	↑	↑	-	P11: I2S_WS:	I/O port (default) I ² S word select signal output
P12 I2S_SCK	-	76	47	I/o	↑	↑	-	P12: I2S_SCK:	I/O port (default) I ² S serial bit clock output
P13 I2S_MCLK	-	50	21	I/o	↑	↑	-	P13: I2S_MCLK:	I/O port (default) I ² S master clock output
P14 CMU_CLK	_	51	22	I/o	↑	↑	_	P14: CMU_CLK:	I/O port (default) CMU clock external output
P15 #ADTRG	-	45	16	I/o	↑	↑	-	P15: #ADTRG:	I/O port (default) ADC trigger input
P16	_	52	23	I/o	↑	↑	_	P16:	I/O port (default)
REMC_IN P17	_	53	24	I/o	↑	↑	-	REMC_IN: P17:	REMC receive signal input I/O port (default)
REMC_OUT P20 I2CM_SDA US_SDI0 EXCL0	49	61	32	I/o	↑	↑	_	P20: I2CM_SDA: US_SDI0: EXCL0:	REMC transmit signal output I/O port (default) I2CM data input/output USI Ch.0 data input External clock input for WDT or T16P
P21 I2CM_SCL US_SDO0 TMH	48	60	31	I/o	Ť	↑	_	P21: I2CM_SCL: US_SDO0: TMH:	I/O port (default) I2CM SCL input/output USI Ch.0 data output T16P TMH signal output
P22 I2CS_SDA US_SCK0 #SMRD	45	57	28	I/o	Ŷ	<u>↑</u>	-	P22: I2CS_SDA: US_SCK0: #SMRD:	I/O port (default) I2CS data input/output USI Ch.0 clock input/output Card I/F read signal output
P23 I2CS_SCL #US_SSI0 #SMWR	44	56	27	I/o	Ŷ	↑	_	P23: I2CS_SCL: #US_SSI0: #SMWR:	I/O port (default) I2CS clock input USI Ch.0 slave select signal input Card I/F write signal output
P24 ATMA #ADTRG	43	55	26	I/o	Ŷ	↑	_	P24: ATMA: #ADTRG:	I/O port (default) T16A capture A signal input/com- pare A signal output ADC trigger input
P25 ATMB #I2CS_BRST	42	54	25	I/o	Ŷ	↑	_	P25: ATMB: #I2CS_BRST:	I/O port (default) T16A capture B signal input/com- pare B signal output I2CS bus free request signal input
P26 #SMRD	-	77	48	I/o	↑	↑	-	P26: #SMRD:	I/O port (default) Card I/F read signal output
P27 #SMWR	-	78	49	I/o	↑	↑	-	P27: #SMWR:	I/O port (default) Card I/F write signal output
P30 WDT_CLK US_SDI1 EXCL1	53	67	38	I/o	Ť	↑	_	P30: WDT_CLK: US_SDI1: EXCL1:	I/O port (default) Watchdog timer clock output USI Ch.1 data input T16A external clock input
P31 SIN US_SDO1	52	66	37	I/o	Ŷ	↑	-	P31: SIN: US_SDO1:	I/O port (default) UART data input USI Ch.1 data output
P32 SOUT US_SCK1	51	65	36	I/o	Ŷ	↑	-	P32: SOUT: US_SCK1:	I/O port (default) UART data output USI Ch.1 clock input/output
P33 #SCLK #US_SSI1	50	64	35	I/o	↑	↑	-	P33: #SCLK: #US_SSI1:	I/O port (default) UART clock input USI Ch.1 slave select signal input
Р34 ТМН	-	63	34	I/o	↑	↑	-	P34: TMH:	I/O port (default) T16P TMH signal output

		Pin No.]	Power				
Pin name	TQFP14- 100pin	TQFP15- 128pin	QFP5- 128pin	I/O	source	Туре	PU/PD		Description
P35 TML	-	62	33	I/o	IO1_VDD	CMOS/ LVTTL Schmitt	-	P35: TML:	I/O port (default) T16P TML signal output
P40 US_SDI0 I2S_SDO I2CM_SDA	81	102	73	I/o	IO2_Vdd	<u>↑</u>	-	P40: US_SDI0: I2S_SDO: I2CM_SDA:	I/O port (default) USI Ch.0 data input I ² S serial data output I2CM data input/output
P41 US_SDO0 I2S_WS I2CM_SCL	80	101	72	I/o	Ŷ	↑ (-	P41: US_SDO0: I2S_WS: I2CM_SCL:	I/O port (default) USI Ch.0 data output I ² S word select signal output I2CM SCL input/output
P42 US_SCK0 I2S_SCK ATMA	79	100	71	I/o	Î	↑	-	P42: US_SCK0: I2S_SCK: ATMA:	I/O port (default) USI Ch.0 clock input/output I ² S serial bit clock output T16A capture A signal input/com- pare A signal output
P43 #US_SSI0 I2S_MCLK TML	78	99	70	I/o	Ŷ	<u>↑</u>	-	P43: #US_SSI0: I2S_MCLK: TML:	I/O port (default) USI Ch.0 slave select signal input I ² S master clock output T16P TML signal output
P44 EXCL1 TMH I2CS_SDA	77	98	69	I/o	Ť	↑ (-	P44: EXCL1: TMH: I2CS_SDA:	I/O port (default) T16A external clock input T16P TMH signal output I2CS data input/output
P45 ATMA TML #I2CS_BRST	_	96	67	I/o	Ŷ	Î	-	P45: ATMA: TML: #I2CS_BRST:	 I/O port (default) T16A capture A signal input/compare A signal output T16P TML signal output I2CS bus free request signal input
P50 US_SDI1 CMU_CLK REMC_IN	76	97	68	I/o	Ť	<u>↑</u>	-	P50: US_SDI1: CMU_CLK: REMC_IN:	I/O port (default) USI Ch.1 data input CMU clock external output REMC receive signal input
P51 US_SDO1 #WDT_NMI REMC_OUT	73	93	64	I/o	Ť	↑ (-	P51: US_SDO1: #WDT_NMI: REMC_OUT:	I/O port (default) USI Ch.1 data output Watchdog timer NMI signal output REMC transmit signal output
P52 US_SCK1 WDT_CLK I2CS_SCL	74	94	65	I/o	Ŷ	↑ 	-	P52: US_SCK1: WDT_CLK: I2CS_SCL:	I/O port (default) USI Ch.1 clock input/output Watchdog timer clock output I2CS clock input
P53 #US_SSI1 #ADTRG EXCL0	_	92	63	I/o	Ŷ	↑ 	-	P53: #US_SSI1: #ADTRG: EXCL0:	I/O port (default) USI Ch.1 slave select signal input ADC trigger input External clock input for WDT or T16P
P54 #SMRD FPFRAME	72	91	62	I/o	<u>↑</u>	↑	-	P54: #SMRD: FPFRAME:	I/O port (default) Card I/F read signal output LCD frame clock output
P55 #SMWR FPLINE	71	90	61	I/o	↑	↑ (-	P55: #SMWR: FPLINE:	I/O port (default) Card I/F write signal output LCD line clock output
P56 REMC_IN FPSHIFT	70	89	60	I/o	<u>↑</u>	↑	-	P56: REMC_IN: FPSHIFT:	I/O port (default) REMC receive signal input LCD shift clock output
P57 REMC_OUT FPDRDY	69	88	59	I/o	<u>↑</u>	↑	-	FPDRDY:	I/O port (default) REMC transmit signal output LCD DRDY/MOD signal output
PC0 I2S_SDO FPDAT0	67	86	57	I/o	↑ 	↑	-	PC0: I2S_SDO: FPDAT0:	I/O port (default) I ² S serial data output LCD data 0
PC1 I2S_WS FPDAT1	66	85	56	I/o	↑ 	↑	-	PC1: I2S_WS: FPDAT1:	I/O port (default) I ² S word select signal output LCD data 1
PC2 I2S_SCK FPDAT2	65	84	55	I/o	Ť	↑	-	PC2: I2S_SCK: FPDAT2:	I/O port (default) I ² S serial bit clock output LCD data 2

		Pin No.		Power					
Pin name	TQFP14- 100pin	TQFP15- 128pin	QFP5- 128pin	1/0	source	Туре	PU/PD		Description
PC3	64	83	54	I/o	IO2 VDD	CMOS/	_	PC3:	I/O port (default)
I2S MCLK	04	00	54	1/0		LVTTL	_	I2S MCLK:	I ² S master clock output
FPDAT3						Schmitt		FPDAT3:	LCD data 3
PC4	63	82	53	I/o	↑	<u>001111111</u>		PC4:	I/O port (default)
тмн	05	02	55	1/0	1	'	_	TMH:	T16P TMH signal output
FPDAT4								FPDAT4:	LCD data 4
PC5	62	81	52	I/o	↑	↑	-	PC5:	I/O port (default)
TML								TML:	T16P TML signal output
FPDAT5								FPDAT5:	LCD data 5
PC6	61	80	51	I/o	↑	1	-	PC6:	I/O port (default)
EXCL0								EXCL0:	External clock input for WDT or
FPDAT6									T16P
								FPDAT6:	LCD data 6
PC7	60	79	50	I/o	↑	1	_	PC7:	I/O port (default)
ATMB								ATMB:	T16A capture B signal input/com-
FPDAT7									pare B signal output
								FPDAT7:	LCD data 7

Table 1.3.2.5 Other Pin List

		Pin No.			Power			
Pin name	TQFP14-	TQFP15-	QFP5-	I/O	source	Туре	PU/PD	Description
	100pin	128pin	128pin		source			
#RESET	56	70	41	I	IO1_VDD	CMOS/	100k/	Reset input (with noise filter)
						LVTTL	120k PU	
						Schmitt	*1	
#NMI	55	69	40	I	↑	↑	↑	NMI request input (with noise filter)
DCLK	57	73	44	i/O	↑	↑	-	DCLK: DCLK (Debug SIO Clock) signal
								output (default)
DSIO	58	74	45	I/o	↑	↑	100k/	DSIO: DSIO (Debug SIO) pin (with noise
P36							120k PU	filter) (default)
							*1	P36: I/O port
DST2	59	75	46	i/O	↑	↑	-	DST2: DST2 (Debug Status) signal
P37								output (default)
								P37: I/O port
TEST	54	68	39	I	↑	Special	50k/60k	Test input. Connect to Vss in user mode.
							PD *2	
WAKEUP	34	41	12	0	RTCVDD	-	-	C17 wakeup signal output from RTC

#STBY	33	40	11	I	↑	CMOS/	*	C17 standby input (except for RTC)
						LVTTL		(* Use input mode for AND chain)
						Schmitt		
						(L)		

TVEP 41 49 20 I BUSIO_VDD Special FLASHC test input. Connect to VDD in user mode.

*1: 100k Ω (typ.) when HVDD (BUSIO_VDD, IO1_VDD, IO2_VDD) = 3.0 to 3.6 V, otherwise 120k Ω (typ.)

*2: $50k\Omega$ (typ.) when HVDD (BUSIO_VDD, IO1_VDD, IO2_VDD) = 3.0 to 3.6 V, otherwise $60k\Omega$ (typ.)

Notes: • The # prefixed to pin names indicates that input/output signals of the pin are active low.

- The pin names listed in boldface denote the default pin (signal) name. Each pin is assigned one to four functions and the function to be used must be selected using the corresponding port function select bit. See the "I/O Ports (GPIO)" chapter for more information on the pin function selections.
- The I/O listed in boldface and uppercase denote the default input/output direction.
- "PU" means "Pull-up" and "PD" means "Pull-down."

1.3.3 Input/Output Cells and Input/Output Characteristics

Pin name	Direction	Input level	Іон/Іос	Pull-up/down
OSC1		-	_	_
OSC2	0	_	_	_
WAKEUP	0	_	1.8/2 mA	_
#STBY	1	CMOS/LVTTL Schmitt (L)	_	Use input mode for AND chain
AIN0 (P00)	1	CMOS/LVTTL	-	_
AIN1 (P01)	1	CMOS/LVTTL	-	_
AIN2 (P02)	1	CMOS/LVTTL	_	_
AIN3 (P03)		CMOS/LVTTL	_	_
OSC3	1	_	_	_
OSC4	0	_	_	_
TEST		_	_	50k/60k pull-down *2
#RESET	1	CMOS/LVTTL Schmitt	-	100k/120k pull-up *1
#NMI		CMOS/LVTTL Schmitt	_	100k/120k pull-up *1
DCLK	0	CMOS/LVTTL Schmitt	_	_
DSIO (P36)	1/0	CMOS/LVTTL Schmitt	1.8/2/3 mA	100k/120k pull-up *1
DST2 (P37)	1/0	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P10 (I2S_SDO)	1/0	CMOS/LVTTL Schmitt	1 mA	_
P11 (I2S_WS)	1/0	CMOS/LVTTL Schmitt	1 mA	
P12 (I2S_SCK)	1/0	CMOS/LVTTL Schmitt	1 mA	
P13 (I2S_SCK)	I/O	CMOS/LVTTL Schmitt	1 mA	
P14 (CMU_CLK)	1/0	CMOS/LVTTL Schmitt	1 mA	
P15 (#ADTRG)	1/O	CMOS/LVTTL Schmitt	1 mA	
P16 (REMC_IN)	I/O	CMOS/LVTTL Schmitt	1 mA	_
P17 (REMC_OUT)	1/O	CMOS/LVTTL Schmitt	1 mA	
P20 (I2CM_SDA/US_SDI0/EXCL0)	1/0	CMOS/LVTTL Schmitt	1 mA	
P21 (I2CM_SCL/US_SD0/TMH)	1/O	CMOS/LVTTL Schmitt	1 mA	
P22 (I2CS_SDA/US_SCK0/#SMRD)	I/O			
P23 (I2CS_SCL/#US_SCI0/#SMIRD)	1/O	CMOS/LVTTL Schmitt	1 mA	-
	1/O	CMOS/LVTTL Schmitt	1 mA	-
P24 (ATMA/#ADTRG)	1/0	CMOS/LVTTL Schmitt	1 mA 1 mA	-
P25 (ATMB/#I2CS_BRST)		CMOS/LVTTL Schmitt		
P26 (#SMRD)	1/0	CMOS/LVTTL Schmitt	1 mA	-
	1/0	CMOS/LVTTL Schmitt	1 mA	-
P30 (WDT_CLK/US_SDI1/EXCL1)	1/0	CMOS/LVTTL Schmitt	1 mA	-
P31 (SIN/US_SDO1)	1/0	CMOS/LVTTL Schmitt	1 mA	-
P32 (SOUT/US_SCK1)	1/0	CMOS/LVTTL Schmitt	1 mA	-
P33 (#SCLK/#US_SSI1)	1/0	CMOS/LVTTL Schmitt	1 mA	_
P34 (TMH)	1/0	CMOS/LVTTL Schmitt	1 mA	_
P35 (TML)	1/0	CMOS/LVTTL Schmitt	1 mA	-
P90 (D0)	I/O	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
P91 (D1)	1/0	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
P92 (D2)	I/O	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
P93 (D3)	I/O	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
P94 (D4)	I/O	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
P95 (D5)	I/O	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
P96 (D6)	1/0	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
P97 (D7)	1/0	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
PB0 (D8)	I/O	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
PB1 (D9)	I/O	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
PB2 (D10)	I/O	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
PB3 (D11)	I/O	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
PB4 (D12)	I/O	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
PB5 (D13)	I/O	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
PB6 (D14)	I/O	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
PB7 (D15)	I/O	CMOS/LVTTL	1.8/2/3 mA	Bus hold latch
P60 (A0/#BSL)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	-
P61 (A1)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	-
P62 (A2)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	-
P63 (A3)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P64 (A4)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P65 (A5)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P66 (A6)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	-
		•		•

Pin name	Direction	Input level	IOH/IOL	Pull–up/down
P67 (A7)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P70 (A8)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P71 (A9)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P72 (A10)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P73 (A11)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P74 (A12)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P75 (A13)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P76 (A14)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P77 (A15)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P80 (A16)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P81 (A17)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P82 (A18)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P83 (A19)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P84 (A20/#CE1)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	_
P85 (A21)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	-
P86 (A22)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	-
PA0 (#CE0)	I/O	CMOS/LVTTL Schmitt	1 mA	100k/120k pull-up *1
PA1 (#CE1)	I/O	CMOS/LVTTL Schmitt	1 mA	100k/120k pull-up *1
PA2 (#CE2)	I/O	CMOS/LVTTL Schmitt	1 mA	100k/120k pull-up *1
PA3 (#CE3)	I/O	CMOS/LVTTL Schmitt	1 mA	100k/120k pull-up *1
PA4 (#RD)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	100k/120k pull-up *1
PA5 (#WRL)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	100k/120k pull-up *1
PA6 (#WRH/#BSH)	I/O	CMOS/LVTTL Schmitt	1.8/2/3 mA	100k/120k pull-up *1
PA7 (#WAIT)	I/O	CMOS/LVTTL Schmitt	1 mA	_
TVEP	I	CMOS/LVTTL Schmitt	_	_
P40 (US_SDI0/I2S_SDO/I2CM_SDA)	I/O	CMOS/LVTTL Schmitt	1 mA	_
P41 (US_SDO0/I2S_WS/I2CM_SCL)	I/O	CMOS/LVTTL Schmitt	1 mA	_
P42 (US_SCK0/I2S_SCK/ATMA)	I/O	CMOS/LVTTL Schmitt	1 mA	_
P43 (#US_SSI0/I2S_MCLK/TML)	I/O	CMOS/LVTTL Schmitt	1 mA	_
P44 (EXCL1/TMH/I2CS_SDA)	I/O	CMOS/LVTTL Schmitt	1 mA	_
P45 (ATMA/TML/#I2CS_BRST)	I/O	CMOS/LVTTL Schmitt	1 mA	_
P50 (US_SDI1/CMU_CLK/REMC_IN)	I/O	CMOS/LVTTL Schmitt	1 mA	_
P51 (US_SDO1/#WDT_NMI/REMC_OUT)	I/O	CMOS/LVTTL Schmitt	1 mA	_
P52 (US_SCK1/WDT_CLK/I2CS_SCL)	I/O	CMOS/LVTTL Schmitt	1 mA	_
P53 (#US_SSI1/#ADTRG/EXCL0)	I/O	CMOS/LVTTL Schmitt	1 mA	_
P54 (#SMRD/FPFRAME)	I/O	CMOS/LVTTL Schmitt	1 mA	_
P55 (#SMWR/FPLINE)	I/O	CMOS/LVTTL Schmitt	1 mA	_
P56 (REMC_IN/FPSHIFT)	I/O	CMOS/LVTTL Schmitt	1 mA	_
P57 (REMC_OUT/FPDRDY)	I/O	CMOS/LVTTL Schmitt	1 mA	_
PC0 (I2S_SDO/FPDAT0)	I/O	CMOS/LVTTL Schmitt	1 mA	-
PC1 (I2S_WS/FPDAT1)	I/O	CMOS/LVTTL Schmitt	1 mA	-
PC2 (I2S_SCK/FPDAT2)	I/O	CMOS/LVTTL Schmitt	1 mA	-
PC3 (I2S_MCLK/FPDAT3)	I/O	CMOS/LVTTL Schmitt	1 mA	-
PC4 (TMH/FPDAT4)	I/O	CMOS/LVTTL Schmitt	1 mA	-
PC5 (TML/FPDAT5)	I/O	CMOS/LVTTL Schmitt	1 mA	-
PC6 (EXCL0/FPDAT6)	I/O	CMOS/LVTTL Schmitt	1 mA	-
PC7 (ATMB/FPDAT7)	I/O	CMOS/LVTTL Schmitt	1 mA	_

*1: $100k\Omega$ (typ.) when HVDD (BUSIO_VDD, IO1_VDD, IO2_VDD) = 3.0 to 3.6 V, otherwise $120k\Omega$ (typ.) *2: $50k\Omega$ (typ.) when HVDD (BUSIO_VDD, IO1_VDD, IO2_VDD) = 3.0 to 3.6 V, otherwise $60k\Omega$ (typ.)

1.3.4 Package

TQFP14-100pin Package

(Unit: mm)




Figure 1.3.4.1 TQFP14-100pin Package Dimensions

TQFP15-128pin Package

(Unit: mm)




Figure 1.3.4.2 TQFP15-128pin Package Dimensions

QFP5-128pin Package

(Unit: mm)




Figure 1.3.4.3 QFP5-128pin Package Dimensions

1.3.5 Thermal Resistance of the Package

The chip temperature of LSI devices tends to increase with the power consumed on the chip. The chip temperature when encapsulated in a package is calculated from its ambient temperature (Ta), the thermal resistance of the package (θ), and power dissipation (PD).

Chip temperature $(Tj) = Ta + (PD \times \theta) [^{\circ}C]$

Make sure that the chip temperature (Tj) is 125° C or less during Flash reading, or 100° C or less during Flash erasing/programming and USB operation.

Thermal resistance of the package

1. When mounted on a board (windless condition)

Thermal resistance (θ j-a) = 33.3°C/W

This value indicates the thermal resistance of the package when measured under a windless condition, with the sample mounted on a measurement board (size: $114 \times 76 \times 1.6$ mm thick, FR4/4 layered board).

2. When suspended alone (windless condition)

Thermal resistance = $90-100^{\circ}$ C/W

This value indicates the thermal resistance of the package when measured under a windless condition, with the sample suspended alone.

Note: The thermal resistance of the package varies significantly depending on how it is mounted on the board and whether forcibly air-cooled.

2 CPU

The S1C17803 contains the S1C17 Core as its core processor.

The S1C17 Core is a Seiko Epson original 16-bit RISC-type processor.

It features low power consumption, high-speed operation, large address space, main instructions executable in one clock cycle, and a small sized design. The S1C17 Core is suitable for embedded applications such as controllers and sequencers for which an eight-bit CPU is commonly used.

For details of the S1C17 Core, refer to the "S1C17 Family S1C17 Core Manual."

2.1 Features of the S1C17 Core

Processor type

• Seiko Epson original 16-bit RISC processor

Instruction set

• Code length:

- 16-bit fixed length
- Number of instructions: 111 basic instructions (184 including variations)
- Execution cycle: Main instructions executed in one cycle
- Extended immediate instructions: Immediate extended up to 24 bits
- · Compact and fast instruction set optimized for development in C language

Register set

- Eight 24-bit general-purpose registers
- Two 24-bit special registers
- One 8-bit special register

Memory space and bus

- Up to 16M bytes of memory space (24-bit address)
- Harvard architecture using separated instruction bus (16 bits) and data bus (32 bits)

Interrupts

- Reset, NMI, and 32 external interrupts supported
- · Address misaligned interrupt
- · Debug interrupt
- · Direct branching from vector table to interrupt handler routine
- Programmable software interrupts with a vector number specified (all vector numbers specifiable)

Power saving


- HALT (halt instruction)
- SLEEP (slp instruction)

Coprocessor interface

- 16-bit × 16-bit multiplier
- 16-bit ÷ 16-bit divider
- 16-bit × 16-bit + 32-bit multiply and accumulation unit

2.2 CPU Registers

The S1C17 Core contains eight general-purpose registers and three special registers.



General-purpose registers

bi	t 23 bit 0
7	R7
6	R6
5	R5
4	R4
3	R3
2	R2
1	R1
0	R0

Figure 2.2.1 Registers

2.3 Instruction Set

The S1C17 Core instruction codes are all fixed to 16 bits in length which, combined with pipelined processing, allows most important instructions to be executed in one cycle. For details, refer to the "S1C17 Family S1C17 Core Manual."

Classification		Mnemonic	Function
Data transfer	ld.b	%rd, %rs	General-purpose register (byte) \rightarrow general-purpose register (sign-extended)
		%rd,[%rb]	Memory (byte) \rightarrow general-purpose register (sign-extended)
		%rd,[%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		%rd,-[%rb]	
		%rd,[%sp+imm7]	Stack (byte) \rightarrow general-purpose register (sign-extended)
		%rd,[imm7]	Memory (byte) \rightarrow general-purpose register (sign-extended)
		[%rb],%rs	General-purpose register (byte) \rightarrow memory
		[%rb]+,%rs	Memory address post-increment, post-decrement, and pre-decrement
		[%rb]-,%rs	functions can be used.
		-[%rb],%rs	
		[%sp+imm7],%rs	General-purpose register (byte) \rightarrow stack
		[imm7],%rs	General-purpose register (byte) \rightarrow memory
	ld.ub	%rd,%rs	General-purpose register (byte) \rightarrow general-purpose register (zero-extended)
		%rd,[%rb]	Memory (byte) \rightarrow general-purpose register (zero-extended)
		%rd,[%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		%rd,-[%rb]	
		%rd,[%sp+imm7]	Stack (byte) \rightarrow general-purpose register (zero-extended)
		%rd,[imm7]	Memory (byte) \rightarrow general-purpose register (zero-extended)
	1d	%rd,%rs	General-purpose register (16 bits) \rightarrow general-purpose register
		%rd,sign7	Immediate \rightarrow general-purpose register (sign-extended)
		%rd,[%rb]	Memory (16 bits) \rightarrow general-purpose register
		%rd,[%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		%rd,-[%rb]	
		%rd,[%sp+imm7]	Stack (16 bits) \rightarrow general-purpose register
		%rd,[imm7]	Memory (16 bits) \rightarrow general-purpose register
		[%rb],%rs	General-purpose register (16 bits) \rightarrow memory
		[%rb]+,%rs	Memory address post-increment, post-decrement, and pre-decrement
		[%rb]-,%rs	functions can be used.
		-[%rb],%rs	
		[%sp+imm7],%rs	General-purpose register (16 bits) \rightarrow stack
		[imm7],%rs	General-purpose register (16 bits) \rightarrow memory
	ld.a	%rd,%rs	General-purpose register (24 bits) \rightarrow general-purpose register
	1	%rd,imm7	Immediate \rightarrow general-purpose register (zero-extended)

Table 2.3.1	List of S1C17	Core Instructions
10010 2.0.1		

Classification	1		Function
)ata transfer	ld.a	%rd, [%rb]	Memory (32 bits) \rightarrow general-purpose register (*1)
		%rd, [%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		%rd,-[%rb]	
		%rd,[%sp+imm7]	Stack (32 bits) \rightarrow general-purpose register (*1)
		%rd,[imm7]	Memory (32 bits) \rightarrow general-purpose register (*1)
		[%rb],%rs	General-purpose register (32 bits, zero-extended) \rightarrow memory (*1)
		[%rb]+,%rs	Memory address post-increment, post-decrement, and pre-decrement
		[%rb]-,%rs	functions can be used.
		-[%rb],%rs	
		[%sp+imm7],%rs	General-purpose register (32 bits, zero-extended) \rightarrow stack (*1)
		[imm7],%rs	General-purpose register (32 bits, zero-extended) \rightarrow memory (*1)
		%rd,%sp	$SP \rightarrow general-purpose register$
		%rd,%pc	$PC \rightarrow general-purpose register$
		%rd, [%sp]	Stack (32 bits) \rightarrow general-purpose register (*1)
		\$rd,[%sp]+	Stack pointer post-increment, post-decrement, and pre-decrement functions
		%rd,[%sp]-	can be used.
		%rd,-[%sp]	
		[%sp],%rs	General-purpose register (32 bits, zero-extended) \rightarrow stack (*1)
		[%sp]+,%rs	Stack pointer post-increment, post-decrement, and pre-decrement functions
		[%sp]-,%rs	can be used.
		-[%sp],%rs	
		%sp, %rs	General-purpose register (24 bits) \rightarrow SP
		%sp,imm7	Immediate \rightarrow SP
nteger arithmetic	add	%rd, %rs	16-bit addition between general-purpose registers
peration	add/c	1 01 0, 01 0	Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
peration	add/nc	-	$\begin{bmatrix} 0 & 0 \\ 0 & 0 \end{bmatrix}$
	add	%rd,imm7	16-bit addition of general-purpose register and immediate
	add.a	%rd,%rs	24-bit addition between general-purpose registers
	add.a/c	51 G, 51 S	
	add.a/c	-	Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
		9	
	add.a	%sp,%rs	24-bit addition of SP and general-purpose register
		%rd,imm7	24-bit addition of general-purpose register and immediate
	-	%sp,imm7	24-bit addition of SP and immediate
	adc	%rd,%rs	16-bit addition with carry between general-purpose registers
	adc/c	_	Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	adc/nc		
	adc	%rd,imm7	16-bit addition of general-purpose register and immediate with carry
	sub	\$rd, \$rs	16-bit subtraction between general-purpose registers
	sub/c	_	Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	sub/nc		
	sub	%rd,imm7	16-bit subtraction of general-purpose register and immediate
	sub.a	%rd,%rs	24-bit subtraction between general-purpose registers
	sub.a/c		Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	sub.a/nc	_	
	sub.a	%sp,% <i>rs</i>	24-bit subtraction of SP and general-purpose register
		%rd,imm7	24-bit subtraction of general-purpose register and immediate
		%sp, <i>imm7</i>	24-bit subtraction of SP and immediate
	sbc	%rd,%rs	16-bit subtraction with carry between general-purpose registers
	sbc/c		Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	sbc/nc	1	
	sbc	%rd,imm7	16-bit subtraction of general-purpose register and immediate with carry
	cmp	%rd, %rs	16-bit comparison between general-purpose register and immediate with carry
	cmp/c		Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	cmp/nc	-	
		and gion7	16 bit comparison of general purpose register and immediate
	cmp	%rd,sign7	16-bit comparison of general-purpose register and immediate
	cmp.a	%rd,%rs	24-bit comparison between general-purpose registers
	cmp.a/c	-	Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	cmp.a/nc		
	cmp.a	%rd,imm7	24-bit comparison of general-purpose register and immediate
	CMC	%rd,%rs	16-bit comparison with carry between general-purpose registers
	cmc/c		Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
			1 · · · · · · · · · · · · · · · · · · ·
	cmc/nc		

Classification		Mnemonic	Function
Logical operation	and	%rd,%rs	Logical AND between general-purpose registers
	and/c		Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	and/nc		
	and	%rd,sign7	Logical AND of general-purpose register and immediate
	or	%rd,%rs	Logical OR between general-purpose registers
	or/c		Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	or/nc		
	or	%rd,sign7	Logical OR of general-purpose register and immediate
	xor	%rd,%rs	Exclusive OR between general-purpose registers
	xor/c		Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	xor/nc		
	xor	%rd,sign7	Exclusive OR of general-purpose register and immediate
	not	%rd,%rs	Logical inversion between general-purpose registers (1's complement)
	not/c		Supports conditional execution (/c: executed if C = 1, /nc: executed if C = 0).
	not/nc		
	not	%rd,sign7	Logical inversion of general-purpose register and immediate (1's complement
Shift and swap	sr	%rd,%rs	Logical shift to the right with the number of bits specified by the register
		%rd,imm7	Logical shift to the right with the number of bits specified by immediate
	sa	%rd,%rs	Arithmetic shift to the right with the number of bits specified by the register
		%rd,imm7	Arithmetic shift to the right with the number of bits specified by immediate
	sl	%rd,%rs	Logical shift to the left with the number of bits specified by the register
		%rd,imm7	Logical shift to the left with the number of bits specified by immediate
	swap	%rd,%rs	Bytewise swap on byte boundary in 16 bits
mmediate extension	ext	imm13	Extend operand in the following instruction
Conversion	cv.ab	%rd,%rs	Converts signed 8-bit data into 24 bits
	cv.as	%rd,%rs	Converts signed 16-bit data into 24 bits
	cv.al	%rd,%rs	Converts 32-bit data into 24 bits
	cv.la	%rd,%rs	Converts 24-bit data into 32 bits
	cv.ls	%rd,%rs	Converts 16-bit data into 32 bits
Branch	jpr	sign10	PC relative jump
Jianon	jpr.d	%rb	Delayed branching possible
	jpi.u jpa	imm7	Absolute jump
	ipa.d	%rb	
			Delayed branching possible
	jrgt	sign7	PC relative conditional jump Branch condition: !Z & !(N ^ V)
	jrgt.d	a i an 7	Delayed branching possible
	jrge	sign7	PC relative conditional jump Branch condition: !(N ^ V)
	jrge.d		Delayed branching possible
	jrlt	sign7	PC relative conditional jump Branch condition: N ^ V
	jrlt.d		Delayed branching possible
	jrle	sign7	PC relative conditional jump Branch condition: Z N ^ V
	jrle.d		Delayed branching possible
	jrugt	sign7	PC relative conditional jump Branch condition: !Z & !C
	jrugt.d		Delayed branching possible
	jruge	sign7	PC relative conditional jump Branch condition: !C
	jruge.d		Delayed branching possible
	jrult	sign7	PC relative conditional jump Branch condition: C
	jrult.d		Delayed branching possible
	jrule	sign7	PC relative conditional jump Branch condition: Z C
	jrule.d		Delayed branching possible
	jreq	sign7	PC relative conditional jump Branch condition: Z
	jreq.d		Delayed branching possible
	jrne	sign7	PC relative conditional jump Branch condition: !Z
	jrne.d		Delayed branching possible
	call	sign10	PC relative subroutine call
	call.d	%rb	Delayed call possible
	calla	imm7	Absolute subroutine call
	calla.d	%rb	Delayed call possible
	ret	01.0	Return from subroutine
	ret.d	i mm E	Delayed return possible
	int	imm5	Software interrupt
	intl	imm5,imm3	Software interrupt with interrupt level setting
	reti		Return from interrupt handling
	reti.d		Delayed call possible
	brk		Debug interrupt

Classification	Ν	Inemonic	Function
Branch	retd		Return from debug processing
System control	nop		No operation
	halt		HALT mode
	slp		SLEEP mode
	ei		Enable interrupts
	di		Disable interrupts
Coprocessor control	ld.cw	%rd,%rs	Transfer data to coprocessor
		%rd,imm7	
	ld.ca	%rd,%rs	Transfer data to coprocessor and get results and flag statuses
	%rd,imm7		
	ld.cf	%rd,%rs	Transfer data to coprocessor and get flag statuses
		%rd,imm7	

*1 The ld.a instruction accesses memories in 32-bit length. During data transfer from a register to a memory, the 32-bit data in which the eight high-order bits are set to 0 is written to the memory. During reading from a memory, the eight high-order bits of the read data are ignored.

The symbols in the above table each have the meanings specified below.

Symbol	Description
%rs	General-purpose register, source
%rd	General-purpose register, destination
[%rb]	Memory addressed by general-purpose register
[%rb]+	Memory addressed by general-purpose register with address post-incremented
[%rb]-	Memory addressed by general-purpose register with address post-decremented
-[%rb]	Memory addressed by general-purpose register with address pre-decremented
%sp	Stack pointer
[%sp],[%sp+ <i>imm</i> 7]	Stack
[%sp]+	Stack with address post-incremented
[%sp]-	Stack with address post-decremented
-[%sp]	Stack with address pre-decremented
imm3,imm5,imm7,imm13	Unsigned immediate (numerals indicating bit length)
sign7,sign10	Signed immediate (numerals indicating bit length)

Table 2.3.2	Symbol	Meanings
-------------	--------	----------

2.4 Reading PSR

The S1C17803 incorporates the MISC_PSR register for reading the contents of the PSR (Processor Status Register) in the S1C17 Core. Reading the contents of this register makes it possible to check the contents of the PSR using the application software. Note that data cannot be written to the PSR.

PSR Register (MISC_PSR)

Register name	Address	Bit	Name	Function		Set	ting		Init.	R/W	Remarks
PSR Register	0x532c	D15-8	-	reserved	-		-	-	0 when being read.		
(MISC_PSR)	(16 bits)	D7–5	PSRIL[2:0]	PSR interrupt level (IL) bits		0x0 t	o 0x7	7	0x0	R	
		D4	PSRIE	PSR interrupt enable (IE) bit	1	1 (enable)	0 0	(disable)	0	R	
		D3	PSRC	PSR carry (C) flag	1	1 (set)	0 0	(cleared)	0	R	
		D2	PSRV	PSR overflow (V) flag	1	1 (set)	00	(cleared)	0	R	
		D1	PSRZ	PSR zero (Z) flag	1	1 (set)	00	(cleared)	0	R	
		D0	PSRN	PSR negative (N) flag	1	1 (set)	0 0	(cleared)	0	R	

D[15:8] Reserved

D[7:5] PSRIL[2:0]: PSR Interrupt Level (IL) Bits

The value of the PSR IL (interrupt level) bits can be read out. (Default: 0x0)

D4 PSRIE: PSR Interrupt Enable (IE) Bit

The value of the PSR IE (interrupt enable) bit can be read out.

- 1 (R): 1 (interrupt enabled)
- 0 (R): 0 (interrupt disabled) (default)

D3 PSRC: PSR Carry (C) Flag Bit The value of the PSR C (carry) flag can be read out. 1 (R): 1 0 (R): 0 (default) D2 PSRV: PSR Overflow (V) Flag Bit The value of the PSR V (overflow) flag can be read out. 1 (R): 1 0 (R): 0 (default) D1 PSRZ: PSR Zero (Z) Flag Bit The value of the PSR Z (zero) flag can be read out. 1 (R): 1 0 (R): 0 (default) D0 **PSRN: PSR Negative (N) Flag Bit** The value of the PSR N (negative) flag can be read out. 1 (R): 1 0 (R): 0 (default)

2.5 Processor Information

The S1C17803 has the IDIR register shown below that allows the application software to identify CPU core type.

Processor ID Register (IDIR)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Processor ID Register (IDIR)	0xffff84 (8 bits)	D7–0		Processor ID 0x10: S1C17 Core	0x10	0x10	R	

This is a read-only register that contains the ID code to represent a processor model. The S1C17 Core's ID code is 0x10.

3 Memory Map and Bus

Figure 3.1 shows the S1C17803 memory map.

U		v 1				
0xff	ffff	Reserved for core I/O area]			
		(1K bytes)				
0xff	fc00	(TR bytes)				
0xff	fbff		1			
0xff	0000	reserved				
0xfe		SRAMC #CE3 area	-			
UNIC						
		(1M bytes)				
0xf0		(Device size: 8/16 bits)	-			Б · · ,
0xef	ffff	SRAMC #CE2 area		Pe	eripheral function (Device size)
		(8M bytes)	/	0x81b00-0x82fff	reserved	(16 bits)
0x70	0000	(Device size: 8/16 bits)	/	0x81a00-0x81aff	8-bit programmable timer	(16 bits)
0x6f		SRAMC #CE1 area	1 /	0x81900-0x819ff		(16 bits)
		(4M bytes)	/	0x81800-0x818ff		(16 bits)
0 00		(Device size: 8/16 bits)	/	0x81700-0x817ff		(16 bits)
0x30 0x2f		SRAMC #CE0 area	/			· /
UXZL	TTTT		/	0x81600-0x816ff		(16 bits)
		(2M bytes)	/	0x81500-0x815ff		(16 bits)
0x10	0000	(Device size: 8/16 bits)] /	0x81400-0x814ff	16-bit audio PWM timer	(16 bits)
0x0f	ffff	reserved	/	0x81300-0x813ff	16-bit PWM timer	(16 bits)
0x0c	4000	reserved		0x81200-0x812ff	Remote controller	(16 bits)
0x0c 0x0c 0x0c 0x0c	3fff	Debug RAM area (64 bytes)	1 /	0x81100-0x811ff	A/D converter	(16 bits)
0x0c	3fbf	IRAM/IVRAM area	/	0x81000-0x810ff		(16 bits)
01100	5122	(16K bytes)		0x80910-0x80fff	0	(10 510)
		, , ,				_ (0 h it -)
0x0c		(Device size: 16 bits)	/	0x80900-0x8090f		(8 bits)
0x0b	ffff		/	0x80800-0x808ff		(8 bits)
		IRAM/IVRAM mirror area	/	0x80700-0x807ff	Card interface	(8 bits)
0x08	3000		V	0x80500-0x806ff	Universal serial interface	(8 bits)
0x08			1	0x80400-0x804ff	reserved	_
		Internal peripheral area 3		0x80300-0x803ff	Prescaler	(8 bits)
000	0000	(12K bytes)		0x80200-0x802ff		(8 bits)
0x08 0x07						` '
		reserved		0x80100-0x801ff		(8 bits)
0x02				0x80000-0x800ff	Clock management unit	(8 bits)
0x02	7fff					
		Flash area	/	0x5340-0x5fff	reserved	-
				0x5320-0x533f	MISC registers	(16 bits)
		(128K bytes)		0x5000-0x531f	reserved	-
		(Device size: 16 bits))		
				0x4380-0x43ff	reserved	_
0 00		Vector table	/ //	0x4360-0x437f	I ² C slave	(16 bits)
0x00		Vector table	/ //			` '
0×00		reserved	/ //	0x4340-0x435f	I ² C master	(16 bits)
0x00			V //	0x4320-0x433f	reserved	-
0×00	5fff	Internal peripheral area 2		0x42e0-0x431f	Interrupt controller	(16 bits)
			//	0x4270-0x42df	reserved	-
0x00	5000	(4K bytes)	V /	0x4260-0x426f	CLG_T8I timer	(16 bits)
0x00			[/	0x4220-0x425f	reserved	
0x00		reserved	1/	0x4200-0x421f	CLG_T16FU0 timer	(16 bits)
0×00			ŕ	0x4120-0x4211	reserved	
UXUU	ADIT	Internal peripheral area 1				
		(1K bytes)		0x4100-0x411f	UART w/IrDA	(8 bits)
0x00		(0x4040-0x40ff	reserved	-
0x00	3fff	reserved	\sim	0x4020-0x403f	Prescaler	(8 bits)
0x00	0000	reserveu		0x4000-0x401f	reserved	-
		Figure 0				

Figure 3.1 S1C17803 Memory Map

3.1 Flash Area

The S1C17803 contains a Flash memory (4K bytes/sector) in the 128K-byte area from address 0x8000 to address 0x27fff for storing application programs and data. Address 0x8000 is defined as the vector table base address by default, therefore the reset vector must be placed on this address. The vector table base address can be modified with the MISC_TTBRL/MISC_TTBRH registers.

The Flash memory can be read in a minimum of one cycle.

For more information on the Flash memory, see the "Flash Controller (FLASHC)" chapter.

3.2 IRAM/IVRAM Area

The S1C17803 contains a RAM in the 16K-byte area from address 0xc0000 to address 0xc3fff. Addresses 0xc4000 to 0xfffff are a mirror area for the RAM.

The RAM can be used as a general-purpose memory (IRAM) or a VRAM for the on-chip LCD controller (IVRAM). The IRAM/IVRAM is accessed in one cycle (min.) for data writing or two cycles (min.) for data reading.

Notes: • The 64-byte area at the end of the RAM (0xfffc0–0xfffff = 0xc3fc0–0xc3fff) is reserved for the on-chip debugger. When using the debug functions under application development, do not access this area from the application program.

This area can be used for applications of mass-produced devices that do not need debugging.

• When data is written to IRAM/IVRAM using the "ld.a" instruction, the S1C17 Core does not write anything to the eight high-order bits (D[31:24]) of the 32-bit space. Example: ld.a [%rb],%rs




Figure 3.2.1 24-bit Write to IRAM/IVRAM

3.3 BBRAM Area

The S1C17803 contains a 16-byte RAM (BBRAM) from address 0x80900 to address 0x8090f. This RAM uses RTCVDD as its operating voltage. This makes it possible to use BBRAM as a battery backup RAM that maintains the contents even if the system power is shut down.

The BBRAM is accessed in three cycles (min.).

3.4 Internal Peripheral Area

The I/O and control registers for the internal peripheral modules are located in the 1K-byte area beginning with address 0x4000, 4K-byte area beginning with address 0x5000, and 12K-byte area beginning with address 0x80000. For details of each control register, see the I/O register list in Appendix or descriptions for each peripheral module.

Internal Peripheral Area 1 (0x4000-0x43ff)

The internal peripheral area 1 beginning with address 0x4000 contains the I/O memory for the peripheral functions listed below and this area can be accessed in one cycle.

- Prescaler (PSC Ch.0, 8-bit device)
- UART (UART, 8-bit device)
- Clock generator (CLG, 16-bit device)
- Interrupt controller (ITC, 16-bit device)
- I²C master (I2CM, 16-bit device)
- I²C slave (I2CS, 16-bit device)

Internal Peripheral Area 2 (0x5000-0x5fff)

The internal peripheral area 2 beginning with address 0x5000 contains the I/O memory for the peripheral function listed below and this area can be accessed in one cycle.

• MISC registers (MISC, 16-bit device)

Internal Peripheral Area 3 (0x80000-0x82fff)

The internal peripheral area 3 beginning with address 0x80000 contains the I/O memory for the peripheral function listed below and this area can be accessed in three cycles (min.).

- Clock management unit (CMU, 8-bit device)
- GPIO & port MUX (GPIO, 8-bit device)
- Prescaler (PSC Ch.1 & 2, 8-bit device)
- Universal serial interface (USI, 8-bit device)
- Card interface (CARD, 8-bit device)
- Real-time clock (RTC, 8-bit device)
- BBRAM (BBRAM, 8-bit device)
- Watchdog timer (WDT, 16-bit device)
- A/D converter (ADC10, 16-bit device)
- Remote controller (REMC, 16-bit device)
- 16-bit PWM timer (T16A, 16-bit device)
- 16-bit audio PWM timer (T16P, 16-bit device)
- I²S (I2S, 16-bit device)
- SRAM controller (SRAMC, 16-bit device)
- Flash controller (FLASHC, 16-bit device)
- DMA controller (DMAC, 16-bit device)
- LCD controller (LCDC, 16-bit device)
- 8-bit programmable timer (T8F, 16-bit device)

3.5 S1C17 Core I/O Area

The 1K-byte area from address 0xfffc00 to address 0xffffff is the I/O area for the CPU core in which the I/O registers listed in the table below are located.

Peripheral	Address		Register name	Function
S1C17 Core I/O	0xffff84	IDIR	Processor ID Register	Indicates the processor ID.
	0xffff90	DBRAM	Debug RAM Base Register	Indicates the debug RAM base address.
	0xffffa0	DCR	Debug Control Register	Debug control
	0xffffb4	IBAR1	Instruction Break Address Register 1	Instruction break address #1 setting
	0xfffb8	IBAR2	Instruction Break Address Register 2	Instruction break address #2 setting
	Oxfffbc	IBAR3	Instruction Break Address Register 3	Instruction break address #3 setting
	0xffffd0	IBAR4	Instruction Break Address Register 4	Instruction break address #4 setting

Table 3.5.1 S1C17 Core I/O Area

See "Processor Information" in the "CPU" chapter for more information on IDIR. See the "On-chip Debugger (DBG)" chapter for more information on other registers.

This area incorporates the S1C17 Core registers, in addition to those described above. For more information on these registers, refer to the "S1C17 Core Manual."

3.6 Internal Bus

Figure 3.6.1 shows the S1C17803 bus configuration.

The S1C17803 incorporates a bus matrix that arbitrates accessing by the bus masters (S1C17 Core, DMA controller, and LCD controller). The bus matrix allows the bus masters to access a different bus slave at the same time. For example, while the LCDC is accessing the IVRAM via the IVRAM interface, the S1C17 Core can access an external memory via the SRAMC or an extended peripheral module via the SAPB bridge if it is not being accessed by the DMAC. If two or more bus masters access a same bus slave, the bus master with the highest priority is granted access. Other bus masters must wait until the higher priority bus master has finished accessing. Priority of bus masters: 1. LCDC \rightarrow 2. DMAC \rightarrow 3. S1C17 Core




Figure 3.6.1 Bus Configuration

3.7 Access Cycle

As shown in Table 3.7.1, the number of cycles required for one bus access depends on the peripheral or memory module. Furthermore, the number of bus accesses depends on the CPU instruction (access size) and device size.

Module	Access	condition	Write	Read
Embedded	CPU access	8-bit access	-	1 + w
FLASH		16-bit access	Software control	1 + w
		24/32-bit access	-	(1 + w) × 2
IRAM/IVRAM	CPU/DMA access	8-bit access	1 + w	2 + w
		16-bit access	1 + w	2 + w
		24/32-bit access	2	3
	LCDC access	16-bit access	-	2
Peripheral module	8-bit device	8-bit access	3 + w	3 + w
registers	CPU/DMA access	16-bit access	(3 + w) × 2	(3 + w) × 2
		24/32-bit access	$(3 + w) \times 4$	$(3 + w) \times 4$
	16-bit device	8-bit access	3 + w	3 + w
	CPU/DMA access	16-bit access	3 + w	3 + w
		24-bit access	(3 + w) × 2	(3 + w) × 2

			- .		
Table 3.7.1	Number of	Access	Cycles	for Data	Read/Write

Module	Access co	ondition	Write	Read	
External memory	8-bit RAM	8-bit access	3 + w	3 + w	
	CPU/DMA access	16-bit access	(3 + w) × 2	(3 + w) × 2	
		24/32-bit access	$(3 + w) \times 4$	$(3 + w) \times 4$	
	8-bit RAM	8-bit × N access	-	$3 + (1 + w) \times N$	
	CPU/DMA burst read	16-bit × N access	-	$3 + (1 + w) \times 2N$	
		24/32-bit × N access	-	$3 + (1 + w) \times 4N$	
	16-bit RAM	8-bit access	3 + w	3 + w	
	CPU/DMA access	16-bit access	3 + w	3 + w	
		24/32-bit access	(3 + w) × 2	(3 + w) × 2	
	16-bit RAM	8-bit × N access	-	$3 + (1 + w) \times N$	
	CPU/DMA burst read	16-bit × N access	-	$3 + (1 + w) \times N$	
		24/32-bit × N access	-	$3 + (1 + w) \times 2N$	
	8-bit RAM LCDC read	16-bit access	-	3 + w	
	16-bit RAM LCDC read	16-bit access	-	3 + w	
Coprocessor	MUL (16 bits \times 16 bits)		1 + w		
	MAC (16 bits \times 16 bits + 32 b	oits)	1 + w		
	DIV (16 bits ÷ 16 bits)		17	+ W	

Notes: • "w" means the number of wait cycles.

- "N" means the number of burst cycles.
- The LCDC does not support burst read.

Handling the eight high-order bits during 32-bit accesses

During writing, the eight high-order bits of 32-bit data are written as 0. However, the eight high-order bits are not written when data is written to IRAM/IVRAM using the "ld.a" instruction.

During reading from a memory, the eight high-order bits are ignored. However, the eight high-order bits are effective as the PSR value only in the stack operation when an interrupt occurs.

Simultaneous Access to Instruction and Data by Harvard Architecture

The S1C17 Core has adopted Harvard Architecture. An instruction fetch and a data access are performed simultaneously under one of the conditions listed below, this makes it possible to improve the execution speed.

- When the S1C17 Core executes the instruction stored in the Flash area and accesses data in the IRAM/ IVRAM, an internal peripheral area, or an external memory
- When the S1C17 Core executes the instruction stored in the IRAM/IVRAM area or an external memory and accesses data in the Flash area


4 Power Supply


This section explains the operating voltage of the S1C17803.

4.1 Power Supply Pins


The S1C17803 has the power supply pins shown in Table 4.1.1.

		Pin No.					
Pin name	TQFP14- 100pin	TQFP15- 128pin	QFP5- 128pin	I/O	Voltage	PU/PD	Description
BUSIO_VDD	1	1	100	-	2.7 to 5.5 V	-	Bus group I/O voltage power supply (+)
IO1_VDD	47	59	30	-	2.7 to 5.5 V	-	Group 1 I/O voltage power supply (+)
IO2_VDD	68	87	58	-	2.7 to 5.5 V	-	Group 2 I/O voltage power supply (+)
LVDD	30	37	8	-	2.7 to 3.6 V	-	S1C17 Core voltage power supply (+)
REGU_VDD	31	38	9	-	4.5 to 5.5 V	-	Regulator power supply (+)
REGU_Vss	32	39	10	-	GND	-	Regulator ground
REGU_CE	29	36	7	I	(Analog)	-	Regulator enable input
Vss	9, 16, 39, 46, 75, 85, 86, 92	13, 22, 47, 58, 95, 106, 107, 117	18, 29, 66, 77, 78, 88, 112, 121	-	GND	_	Ground
RTCVDD	35	42	13	-	2.7 to 3.6 V	-	RTC/BBRAM power supply (+) (RTCVpd = LVpd)
AVDD	28	35	6	-	2.7 to 5.5 V	-	Analog power supply





(1) When 3.3 V single power source is used (internal regulator not used)



(3) When 5 V single power source is used (internal regulator used) Figure 4.1.1 Power Supply System

4.2 Operating Voltage (LVDD)

The CPU core and internal logic circuits operate with a voltage supplied between the LVDD and Vss pins. The following operating voltage can be used:

LVDD = 2.7 V to 3.6 V (Vss = GND)

Note: When using a 5 V power supply for driving the CPU core and internal logic circuits, the internal operating voltage should be generated by the internal 3.3 V regulator.

4.3 I/O Interface Voltages (BUSIO_VDD, IO1_VDD, IO2_VDD)

The I/O ports of the S1C17803 are divided into three groups and they can be driven with different power supply voltages. The following shows the power supply voltage and the pins belong to each I/O group.

			1 5
Power supply pin	Supply voltage	I/O group	I/O pin (default function)
BUSIO_VDD 2.7 V to 5.5 V		BUS group	P6[7:0], P7[7:0], P8[6:0], P9[7:0], PA[7:0], PB[7:0], TVEP
	(Vss = GND)		
IO1_VDD	2.7 V to 5.5 V	I/O group 1	TEST, #RESET, #NMI, DCLK, DSIO, DST2, P1[7:0], P2[7:0],
	(Vss = GND)		P3[5:0]
IO2_VDD	2.7 V to 5.5 V	I/O group 2	P4[5:0], P5[7:0], PC[7:0]
	(Vss = GND)		

Table 4.3.1 I/O Group and I/O Interface Voltage

4.4 Power Supply for RTC (RTCVDD)

The RTC power supply pin (RTCVDD) is provided separately from the LVDD pin in order to run the RTC and OSC1 oscillator at system power down. Supply the same voltage level as the LVDD to the RTCVDD pin.

 $RTCV_{DD} = LV_{DD}$ (2.7 V to 3.6 V, Vss = GND)

The RTCVDD is also used for the battery-backup RAM (BBRAM).

4.5 Power Supply for Analog Circuits (AVDD)

The analog power supply pin (AVDD) is provided separately from other power supply pins in order that the digital circuits do not affect the analog circuit (A/D converter). The AVDD pin is used to supply an analog power voltage and the Vss pin is used as the analog ground.

The following voltage is enabled for AVDD:

AVDD = 2.7 V to 5.5 V (Vss = GND)

Note: Be sure to supply a voltage within the range from 2.7 to 5.5 V to the AV_{DD} pin even if the analog circuit is not used. It is not necessary to supply a voltage same as the LV_{DD} level.

Noise on the analog power lines decrease the A/D converting precision, so use a stabilized power supply and make the board pattern with consideration given to that.

4.6 Internal Voltage Regulator

In order to operate with a 5 V single power supply, the S1C17803 incorporates a voltage regulator that generates 3.3 V internal operating voltage. To use the internal voltage regulator, supply a 5 V power voltage to the REGU_VDD pin and set the REGU_CE pin to the REGU_VDD level. The regulator generates 3.3 V and supplies it to the internal circuits instead of LVDD. Also the generated voltage is output from the LVDD pin and it can be supplied to the RTCVDD pin to operate the RTC.

The following voltage is enabled for REGU_VDD:

REGU_VDD = 4.5 V to 5.5 V (REGU_Vss = GND)

Notes: • Do not use the voltage output from the LVDD pin to drive external devices.

When LVDD is supplied to the S1C17803, the REGU_CE pin must be set to a low level to disable the internal voltage regulator.

4.7 Precautions on Power Supply

Power-on sequence

In order to operate the device normally, supply power in accordance with the following timing.




Figure 4.7.1 Power-On Sequence

(1) tLVDD: Elapsed time until the power supply stabilizes after power-on Supply power in the following sequence.

Power-on: 1. LVDD (and RTCVDD) or REGU_VDD

2. BUSIO_VDD, IO1_VDD, IO2_VDD, AVDD (May be applied with 1 above at the same time.) 3. Apply the input signal

 \ast The RTCVDD can be always supplied to the chip to operate the RTC and BBRAM.

(2) tPR: Power-on-reset time

Keep the #RESET signal low for this period. See "Electrical Characteristics" for the power-on-reset time.

Power-off sequence

Shut off the power supply in the following sequence.

- Power-off: 1. Turn off the input signal
 - 2. BUSIO_VDD, IO1_VDD, IO2_VDD, AVDD

3. LVDD (and RTCVDD) or REGU_VDD (May be turned off with 1 above at the same time.)

- **Notes:** Applying only BUSIO_VDD/IO1_VDD/IO2_VDD makes a diode circuit on the path from BUSIO_ VDD/IO1_VDD/IO2_VDD to AVDD that results current flowing to the AVDD power supply. In order to avoid this status, the power supplies should be turned off simultaneously.
 - Be sure to avoid applying AVDD for a duration of one second or more when the BUSIO_VDD/ IO1_VDD/IO2_VDD power is off, as a breakdown may occur in the device or the characteristics may be degraded due to flow-through current of the AVDD.

Latch-up

The CMOS device may be in the latch-up condition. This is the phenomenon caused by conduction of the parasitic PNPN junction (thyristor) contained in the CMOS IC, resulting in a large current between LVDD and Vss and leading to breakage.

Latch-up occurs when the voltage applied to the input/output exceeds the rated value and a large current flows into the internal element, or when the voltage at the LVDD pin exceeds the rated value and the internal element is in the breakdown condition. In the latter case, even if the application of a voltage exceeding the rated value is instantaneous, the current remains high between LVDD and Vss once the device is in the latch-up condition. As this may result in heat generation or smoking, the following points must be taken into consideration:

- (1) The voltage level at the input/output must not exceed the range specified in the electrical characteristics. In other words, it must be below the power-supply voltage and above Vss. The power-on timing should also be taken into consideration.
- (2) Abnormal noise must not be applied to the device.
- (3) The potential at the unused input should be fixed at LVDD, BUSIO_VDD, IO1_VDD, IO2_VDD, AVDD, or Vss.
- (4) No outputs should be shorted.

5 Reset and NMI

5.1 Initial Reset

The S1C17803 has two initial reset sources that initialize the internal circuits.

- (1) #RESET pin (external initial reset)
- (2) Watchdog timer (software selectable internal initial reset)

Figure 5.1.1 shows the configuration of the initial reset circuit.




Figure 5.1.1 Configuration of Initial Reset Circuit

The CPU and peripheral circuits are initialized by the active signal from an initial reset source. When the reset signal is negated, the CPU starts reset handling. The reset handling reads the reset vector (reset handler start address) from the beginning of the vector table and starts executing the program (initial routine) beginning with the read address.

5.1.1 #RESET Pin

By setting the #RESET pin to low level, the S1C17803 enters initial reset state. In order to initialize the S1C17803 for sure, the #RESET pin must be held at low for more than the prescribed time (see "AC Characteristics" in the "Electrical Characteristics" chapter) after the power supply voltage is supplied.

Initial reset state is canceled when the #RESET pin at low level is set to high level.

5.1.2 Resetting by the Watchdog Timer

The S1C17803 has a built-in watchdog timer to detect runaway of the CPU. The watchdog timer outputs a signal if it is not reset with software (due to CPU runaway) in the programmed cycles. The output signal can generate either NMI or reset. Write 1 to the RESEN/WDT_EN register to generate reset.

For details of the watchdog timer, see the "Watchdog Timer (WDT)" chapter.

- **Notes:** When using the reset function of the watchdog timer, program the watchdog timer so that it will be reset within the programmed cycles to avoid occurrence of an unnecessary reset.
 - The reset function of the watchdog timer cannot be used for power-on reset as it must be enabled with software.

5.1.3 Initial Reset Sequence

Even if the #RESET pin input negates the reset signal after power is turned on, the CPU cannot boot up until the oscillation stabilization waiting time (128 / OSC3 clock frequency) has elapsed.

Figure 5.1.3.1 shows the operating sequence following cancellation of initial reset.

The CPU starts operating in synchronization with the OSC3 clock after reset state is canceled.

Note: The oscillation stabilization time described in this section does not include oscillation start time. Therefore the time interval until the CPU starts executing instructions after power is turned on or SLEEP mode is canceled may be longer than that indicated in the figure below.




Figure 5.1.3.1 Operation Sequence Following Cancellation of Initial Reset

5.1.4 Initial Reset Status

The S1C17 Core and internal peripheral circuits are initialized while the internal reset signal is kept 0. The following shows the internal reset status:

CPU PC: The reset vector at address 0x8000 is loaded to the PC.

CPU PSR: All the PSR bits are reset to 0.

Other CPU registers: All the registers are cleared to 0.

TTBR: Initialized to 0x8000

CPU operating clock: The CPU operates with the OSC3 \times 1/1 clock.

Oscillator circuit: The OSC3 oscillator circuit is turned on. The OSC1 oscillator circuit is always on.

Clock supply to peripheral modules: All clocks are enabled except for the LCDC.

I/O pin status: Initialized (see the "Pin Functions" section in the "Overview" chapter.)

Other peripheral modules: Initialized or undefined (see each I/O map.)

Note: The S1C17803 does not support a hot reset feature that maintains I/O pin status and the TTBR value.

5.1.5 Precautions to be Taken during Initial Reset

Core CPU

When initially reset, all internal registers of the core CPU are cleared to 0. The Stack Pointer (SP) also becomes 0 when it is initialized upon reset. Note that normal operation of the program cannot be guaranteed if an interrupt occurs before the stack is set up, as the PC or PSR value may be saved to an indeterminate location. To prevent such a problem, set the SP before an interrupt occurs.

Internal RAM

The content of internal RAM becomes undefined when initially reset. Internal RAM must be initialized as required.

OSC3 oscillator circuit

When initially reset, the OSC3 oscillator circuit starts oscillating, and when the reset signal is negated, the CPU starts operating with the OSC3 clock. To prevent erratic operation due to an unstable clock when the chip is reset at power-on or while the OSC3 oscillator circuit is idle, the reset signal should not be negated until after oscillation stabilizes.

OSC1 oscillator circuit

When the chip is reset at power-on, the OSC1 oscillator circuit also starts oscillating. The OSC1 oscillator circuit requires a longer time for oscillation to stabilize than the OSC3 oscillator circuit. (See the electrical characteristics table.) To prevent erratic operation due to an instable clock, the OSC1 clock should not be used until after this stabilization time elapses.

Input/output ports and input/output pins

Initial reset initializes the control and data registers of the input/output ports, therefore, be set up back again in a program.

Other internal peripheral circuits

The control and data registers of other peripheral circuits are initialized or undefined by initial reset. Therefore, these registers should be set up as required in a program.


For details on how peripheral circuits are initialized by initial reset, see each I/O map or circuit description.

5.2 NMI Input

The S1C17803 has two NMI sources that generate NMI.

- (1) #NMI pin (external input)
- (2) Watchdog timer (software selectable)

Figure 5.2.1 shows the configuration of the NMI circuit.



The NMI signal, which is input from the #NMI pin or generated by the watchdog timer (WDT), generates a nonmaskable interrupt to the S1C17 Core. This interrupt takes precedence over other interrupts and is unconditionally accepted by the S1C17 Core.

For details about NMI exception handling by the S1C17 Core, refer to the "S1C17 Family S1C17 Core Manual."

5.2.1 #NMI Pin

Setting the #NMI pin to low level generate a non-maskable interrupt to the S1C17 Core.

5.2.2 NMI by the Watchdog Timer

The S1C17803 has a built-in watchdog timer to detect runaway of the CPU. The watchdog timer outputs a signal if it is not reset with software (due to CPU runaway) in the programmed cycles. The output signal can generate either NMI or reset. Write 1 to the NMIEN/WDT_EN register to generate NMI.

For details of the watchdog timer, see the "Watchdog Timer (WDT)" chapter.

5.2.3 NMI Input Noise Filter

Since accidental activation of NMI by noise in the S1C17 Core input signal will cause unintended NMI processing, the S1C17803 incorporates a noise filter. The filter removes noise from the NMI signals before they reach the S1C17 Core. You can select to use or bypass the noise filter.

The NMI input noise filter removes noise when NMINFE/CMU_NFEN register = 1 or it is bypassed when NMIN-FE = 0.

The noise filter operates using the OSC3 clock divided by 8. When activated, they filter out noise with pulses not exceeding three clock cycles. This means the pulse width must be at least 16 cycles of the OSC3 clock to input as a valid signal.

For more information on the control bit, see the "Clock Management Unit (CMU)" chapter.

Note: The NMI input noise filter should normally be enabled.

6 Clock Management Unit (CMU)

6.1 CMU Module Overview

The CMU module controls the internal oscillators and the system clock. The features of the CMU module are listed below.

- Generates the operating clocks with the built-in oscillators.
 - OSC3 oscillator circuit: 33 MHz (max.) crystal or ceramic oscillator circuit Supports an external clock input.
 - OSC1 oscillator circuit: 32.768 kHz (typ.) crystal oscillator circuit Supports an external clock input.
- Switches the system clock. The system clock source can be selected from OSC3, and OSC1 with software.
- Generates the system clock by dividing the source clock by 1 to 32.
- Controls the clock supply to the peripheral modules.
- Controls the clocks according to the standby mode (HALT, or SLEEP).
- Controls a clock output to external devices.

To reduce current consumption, control the clock in conjunction with processing and use standby mode. For more information on reducing current consumption, see "Power Saving" in the appendix chapter. Figure 6.1.1 shows the clock system and CMU module configuration.




Figure 6.1.1 CMU Module Configuration

Note: The CMU control registers at addresses 0x80000–0x80007 are write-protected. Before the CMU control registers can be rewritten, write protection of these registers must be removed by writing data 0x96 to CMUP[7:0]/CMU_PROTECT register. Note that since unnecessary rewrites to the CMU control registers could lead to erratic system operation, CMUP[7:0] should be set to other than 0x96 unless the CMU control registers must be rewritten.

6.2 CMU Pins

Table 6.2.1 lists the input/output pins for the CMU module.

Pin name	I/O	Qty	Function
OSC1	1	1	OSC1 oscillator input pin Connect a crystal resonator (32.768 kHz), a feedback resistor, and a gate capaci- tor. Or input an external clock.
OSC2	0	1	OSC1 oscillator output pin Connect a crystal resonator (32.768 kHz), a feedback resistor, a drain resistor, and a drain capacitor.
OSC3	I	1	OSC3 oscillator input pin Connect a crystal or ceramic resonator (max. 33 MHz), a feedback resistor, and a gate capacitor. Or input an external clock.
OSC4	0	1	OSC3 oscillator output pin Connect a crystal or ceramic resonator (max. 33 MHz), a feedback resistor, a drain resistor, and a drain capacitor.
CMU_CLK	0	1	CMU_CLK output pin Outputs the clock selected from OSC3, OSC1, CCLK, BCLK, PCLK_SOC, PCLK1, PCLK2, and LCLK.

Table 6.2.1 List of CMU Pins

The CMU output pin (CMU_CLK) is shared with an I/O port and are initially set as general purpose I/O port pin. The pin function must be switched using the port function select bit to use the general purpose I/O port pin as the CMU output pin.

For detailed information on pin function switching, see the "I/O Ports (GPIO)" chapter.

6.3 Oscillators

6.3.1 OSC3 Oscillator Circuit

The OSC3 oscillator circuit generates the main clock for high-speed operation of the S1C17 Core and peripheral circuits.

Structure of the OSC3 oscillator circuit

The OSC3 oscillator circuit accommodates a crystal/ceramic oscillator and external clock input. Figure 6.3.1.1 shows the structure of the OSC3 oscillator circuit.




Figure 6.3.1.1 OSC3 Oscillator Circuit

For use as a crystal or ceramic oscillator circuit, connect a crystal (X'tal3) or ceramic resonator and a feedback resistor (Rf), two capacitors (CG3, CD3) and, if necessary, a drain resistor (Rd) to the OSC3 and OSC4 pins and Vss.

To use an external clock, leave the OSC4 pin open and input an LVDD-level clock (with a 50% duty cycle) to the OSC3 pin.

The range of oscillation frequencies is as follows:

- Crystal oscillator: 1 MHz (min.) to 33 MHz (max.)
- Ceramic oscillator: 1 MHz (min.) to 33 MHz (max.)
- External clock input: 33 MHz (max.)

For details of oscillation characteristics and external clock input characteristics, see "Electrical Characteristics."

OSC3 oscillation on/off

The OSC3 oscillator circuit stops oscillating when OSC3EN/CMU_OSCCTL register is set to 0 and starts oscillating when set to 1. The OSC3 oscillator circuit stops oscillating even in SLEEP mode. After an initial reset, OSC3EN is set to 1 and the OSC3 oscillator circuit is activated.

Stabilization wait time at start of OSC3 oscillation

The OSC3 oscillator circuit incorporates an oscillation stabilization wait timer to prevent malfunctions due to unstable clock operations at the start of OSC3 oscillation—e.g., after an initial reset, when waking from SLEEP, or when the OSC3 oscillator is turned on with software. The OSC3 clock is not supplied to the system until the time set for this timer has elapsed. Use OSC3WT[3:0]/CMU_OSCCTL register to select one of 16 oscillation stabilization wait times.

OSC3WT[3:0]	Oscillation stabilization wait time
Oxf	16 cycles
0xe	32 cycles
0xd	64 cycles
Охс	128 cycles
0xb	256 cycles
0xa	512 cycles
0x9	1,024 cycles
0x8	2,048 cycles
0x7	4,096 cycles
0x6	8,192 cycles
0x5	16,384 cycles
0x4	32,768 cycles
0x3	65,536 cycles
0x2	131,072 cycles
0x1	262,144 cycles
0x0	524,288 cycles

Table 6.3.1.1 OSC3 Oscillation Stabilization Wait Time Settings

(Default: 0xc)

This is set to 128 cycles (OSC3 clock) after an initial reset.

Note: Oscillation stability will vary, depending on the resonator and other external components. Carefully consider the OSC3 oscillation stabilization wait time before reducing the time. When switching the system clock to OSC3 immediately after the OSC3 oscillator circuit is turned on, set the OSC3 oscillation stabilization wait time as follows:

OSC3 oscillation stabilization wait time [cycle] ≥ OSC3 oscillation start time [second] (max.) × fosc3 [Hz]

Example: When OSC3 oscillation start time (max.) = 10 ms and fosc3 = 33 MHz OSC3 oscillation stabilization wait time ≥ 330,000 [cycles]

OSC3WT[3:0] should be set to 0x0 (OSC3 oscillation stabilization wait time = 524,288 cycles).


6.3.2 OSC1 Oscillator Circuit

The S1C17803 contains an oscillator circuit (OSC1) used to generate a 32.768 kHz (typ.) clock as the clock source for timekeeping operation of the RTC. The OSC1 clock can also be used as a power-saving operating clock for the core system or peripheral circuits.

Structure of the OSC1 oscillator circuit

The OSC1 oscillator circuit accommodates a crystal oscillator and external clock input. As for the RTC, RTCVDD is used to supply power to this circuit.

Figure 6.3.2.1 shows the structure of the OSC1 oscillator circuit.



For use as a crystal oscillator circuit, connect a crystal resonator X'tal1 (32.768 kHz, typ.), feedback resistor (Rf), two capacitors (CG1, CD1), and, if necessary, a drain resistor (Rd) to the OSC1 and OSC2 pins and Vss, as shown in the figure above.

To use an external clock, leave the OSC2 pin open and input an RTCVDD level clock (whose duty cycle is 50%) to the OSC1 pin.

The oscillator frequency/input clock frequency is 32.768 kHz (typ.). Make sure the crystal resonator or external clock used in the RTC has this clock frequency. With any other clock frequencies, the RTC cannot be used for timekeeping purposes.

For details of oscillation characteristics and the input characteristics of external clock, see "Electrical Characteristics."


When not using the OSC1 oscillator circuit, connect the OSC1 pin to Vss and leave the OSC2 pin open.

Oscillation control

The OSC1 oscillator always operates without controlling using a register.

Note: A finite time (see "Electrical Characteristics") is required until oscillation stabilizes after the OSC1 oscillator starts oscillating at power-on. To prevent system malfunction, do not use the oscillator-derived clock until this oscillation stabilization time elapses.

6.4 System Clock Settings



6.4.1 System Clock Source Selection

Either the OSC3 clock or the OSC1 clock can be selected as the system clock source using CLKSRC/CMU_OSC-SRC register. When CLKSRC is set to 0 (default), OSC3 is selected as the system clock source; when CLKSRC is set to 1, OSC1 is selected.

The following shows system clock switching procedures:

Switching the system clock to OSC1 from OSC3

- 1. Wait until the OSC1 oscillation is stabilized if the system clock is switched immediately after the RTCVDD is turned on.
- 2. Select the OSC1 clock as the system clock. (CLKSRC = 1)

3. Turn the OSC3 oscillator off to reduce current consumption if peripheral modules and CMU_CLK output circuit have not used the OSC3 clock.

Switching the system clock to OSC3 from OSC1

- 1. Set the OSC3 oscillation stabilization wait time if necessary. (OSC3WT[3:0])
- 2. Turn the OSC3 oscillator on if it is off. (OSC3EN = 1)
- 3. Select the OSC3 clock as the system clock. (CLKSRC = 0)
- **Notes:** Both oscillator circuits must be operated before switching the system clock. Otherwise, the system will not switch the system clock source, even if CLKSRC is written to, and CLKSRC value will remain unchanged.
 - The oscillator circuit selected as the system clock source cannot be turned off.

6.4.2 System Clock Frequency Setting

The source clock frequency can be divided by 1 to 32 to generate the system clock using SYSCLKDIV[2:0]/CMU_ SYSCLKDIV register. Setting the system clock to the lowest frequency possible according to the processing can reduce current consumption.

SYSCLKDIV[2:0]	System clock source
0x7–0x6	OSC•1/1
0x5	OSC•1/32
0x4	OSC•1/16
0x3	OSC•1/8
0x2	OSC•1/4
0x1	OSC•1/2
0x0	OSC•1/1


Table 6.4.2.1 System Clock Division Ratio

(Default: 0x0)

6.5 Clock Supply Control

To reduce current consumption on the chip, the CMU provides some gate circuits to disable clock supply.

6.5.1 Core Clock (CCLK)



The CCLK clock is the S1C17 Core operating clock.

In normal mode, CCLK is always supplied to the S1C17 Core.

When the S1C17 Core executes the halt or slp instruction, the CMU stops supplying the clock to the S1C17 Core and the S1C17 Core enters a standby (HALT or SLEEP) mode. The CMU resumes the clock supply to the S1C17 Core when the standby mode is canceled by occurrence of an interrupt.

6.5.2 Bus Clock (BCLK)




Figure 6.5.2.1 BCLK Control Circuit

6 Clock Management Unit (CMU)

The BCLK clock is used to operate the modules listed below.

- IRAM/IVRAM
- Bus matrix
- SAPB bridge
- SRAM controller (SRAMC)
- Flash controller (FLASHC)
- DMA controller (DMAC)
- LCD controller (LCDC) bus interface and registers
- Clock management unit (CMU) registers

BCLK is required for bus and memory operations, therefore, it is always supplied to the modules listed above in normal mode.

However, the BCLK supply in HALT mode can be disabled using BCLK_EN/CMU_CLKCTL register if the LCDC and DMA do not need bus operations.

To stop BCLK in HALT mode, set BCLK_EN to 0. The CMU stops supplying BCLK when the halt instruction is executed. The CMU resumes the clock supply when the HALT mode is canceled.

To supply BCLK in HALT mode, set BCLK_EN to 1 (default). The modules listed above operates even in HALT mode.

BCLK stops in SLEEP mode (when the slp instruction is executed) regardless of the BCLK_EN set value.

6.5.3 Peripheral Module Clocks (PCLK_SOC, PCLK1, PCLK2)




Figure 6.5.3.1 PCLK Control Circuit

The PCLK_SOC, PCLK1, and PCLK2 clocks are used to operate the modules listed below.

Table 6.5.3.1 Peripheral Modules and Operating Clocks


Clock	Clock enable bit	Peripheral modules
PCLK_SOC	PCLKSOC_EN/CMU_CLKCTL register	Prescaler Ch.0 (PSC Ch.0)
		 Clock generator (CLG)
		• UART
		• I ² C master (I2CM)
		I ² C slave (I2CS)
		Interrupt controller (ITC)
PCLK1	PCLK1_EN/CMU_CLKCTL register	Prescaler Ch.1 (PSC Ch.1)
		 8-bit programmable timer Ch.0 (T8F Ch.0)
		 16-bit PWM timer (T16A)
		 16-bit audio PWM timer (T16P)
		 Universal serial interface Ch.0 (USI Ch.0)
		• I ² S (I2S)
PCLK2	PCLK2_EN/CMU_CLKCTL register	Prescaler Ch.2 (PSC Ch.2)
		• 8-bit programmable timer Ch.1, Ch.2 (T8F Ch.1, Ch.2)
		 Universal serial interface Ch.1 (USI Ch.1)
		A/D converter (ADC10)
		 I/O ports and port MUX (GPIO)
		Watchdog timer (WDT)
		Remote controller (REMC)
		Card interface (CARD)
		 Real-time clock (RTC) registers
		• BBRAM

The peripheral module clock (PCLK_SOC, PCLK1, PCLK2) supply can be controlled using the clock enable bit (PCLKSOC_EN, PCLK1_EN, PCLK2_EN).

The default setting of the clock enable bit is 1, which enables the clock supply. Disable the clock supply by setting the clock enable bit to 0 to reduce current consumption unless all the modules that use the clock need to be running. The clock is supplied even in HALT mode when the clock enable bit is set to 1. To stop the modules in HALT mode, set the clock enable bit to 0 before executing the halt instruction.

In SLEEP mode (when the slp instruction is executed), these clocks stop even if the clock enable bit is set to 1.

6.5.4 LCDC Module Clock (LCLK)



The LCLK clock is generated by dividing the OSC3 clock and is supplied the LCD controller (LCDC). The frequency divider generates 16 kinds of clocks from OSC3•1/1 to OSC3•1/16. Select a divided clock according to the frame rate using LCLKDIV[3:0]/CMU_LCLK register.

Frame rate =
$$\frac{f_{LCLK}}{HT \times VT}$$
 [Hz]

fLCLK: LCLK frequency

HT: Horizontal total period (horizontal panel size + horizontal non-display period) [pixels]

VT: Vertical total period (vertical panel size + vertical non-display period) [lines]

LCLKDIV[3:0]	LCLK
Oxf	OSC3•1/16
0xe	OSC3•1/15
0xd	OSC3•1/14
0xc	OSC3•1/13
0xb	OSC3•1/12
0xa	OSC3•1/11
0x9	OSC3•1/10
0x8	OSC3•1/9
0x7	OSC3•1/8
0x6	OSC3•1/7
0x5	OSC3•1/6
0x4	OSC3•1/5
0x3	OSC3•1/4
0x2	OSC3•1/3
0x1	OSC3•1/2
0x0	OSC3•1/1

Table 6.5.4.1	LCDC Clock	Division	Ratio
10010 0.0.1.1	2020 01001	Divioloni	1 10110

(Default: 0x7)

LCLK_EN/CMU_LCLK register is used for clock supply control (default: off). Before using the LCDC, set LCLK_EN to 1. Note that BCLK is required to set the LCDC registers.

In HALT mode, LCLK does not stop if LCLK_EN is set to 1. To stop supplying the clock in HALT mode, LCLK_EN should be set to 0 before executing the halt instruction.

In SLEEP mode (when the slp instruction is executed), LCLK stops even if LCLK_EN is set to 1.

Note: Disable LCLK supply (LCLK_EN = 0) when changing the clock division ratio using LCLKDIV[3:0] or before executing the slp instruction.

6.6 Clock External Output (CMU_CLK)

An internally generated clock can be output from the CMU_CLK pin to external devices. CMU_CLK can be selected from among eight clocks using CMU_CLKSEL[3:0]/CMU_CMUCLK register.

g						
CMU_CLKSEL[3:0]	CMU_CLK					
0xf–0x8	Reserved					
0x7	LCLK					
0x6	PCLK2 PCLK1					
0x5						
0x4	PCLK_SOC					
0x3	BCLK					
0x2	CCLK					
0x1	OSC1					
0x0	OSC3					
	(D ()) D (

Table 6.6.1	Selecting	CMU	CLK

(Default: 0x0)

CMU_CLK can be selected at any time. However, switching over the clocks creates hazards.

Note: Settings other than those listed in Table 6.6.1 are reserved for testing. Do not set undescribed values to CMU_CLKSEL[3:0] as undesired clocks may output.

6.7 Standby Modes

The S1C17803 supports two standby modes: HALT and SLEEP. Power consumption on the chip can be greatly reduced by placing the CPU in one of these standby modes.

6.7.1 HALT Mode

The CPU suspends program execution upon executing the halt instruction and enters HALT mode. HALT mode is effective in reducing power consumption on the chip when running the CPU is unnecessary, such as when waiting for external input or responses from peripheral circuits.

In HALT mode, the CPU stops operating. Furthermore, BCLK can be stopped in HALT mode (after the halt instruction is executed) by setting BCLK_EN/CMU_CLKCTL register to 0 (see Sections 6.5.2 for BCLK). The other internal peripheral circuits remain in the state (idle or operating) held when the halt instruction was executed.

The CPU is released from HALT mode by initial reset, an NMI or other interrupt, or a forcible break from the debugger.

When an interrupt is used to cancel HALT mode, the S1C17 Core uses the interrupt signal sent from the interrupt controller (ITC). Therefore, the interrupts used to cancel HALT mode must be enabled in the interrupt source modules. The S1C17 Core can restart from HALT mode even if the PSR is set to disable interrupts. When the IE (interrupt enable) bit in the PSR is set to 1 (enabled), the S1C17 Core executes the interrupt handler routine after HALT mode is canceled. When the IE bit is set to 0 (disabled), an interrupt does not occur and the S1C17 Core resumes execution from the instruction that follows the halt instruction.

The #NMI signal releases the CPU from HALT mode when it goes low level.

6.7.2 SLEEP Mode

The CPU suspends program execution upon executing the slp instruction and enters SLEEP mode. In SLEEP mode, the CPU stops operating and the CMU stops supplying clocks. Therefore, all peripheral modules (except for the OSC1 oscillator circuit and RTC) stop operating.

The CPU is reawaken from SLEEP mode by initial reset, an RTC interrupt, an NMI, or other interrupt from an external device (port input interrupt). The S1C17 Core can restart from SLEEP mode even if the PSR is set to disable interrupts. When the IE (interrupt enable) bit in the PSR is set to 0 (disabled), an interrupt does not occur and the S1C17 Core resumes execution from the instruction that follows the slp instruction. When the IE (interrupt enable) bit in the PSR is set to 1 (enabled), the S1C17 Core executes the interrupt handler routine after SLEEP mode is canceled.

The #NMI signal releases the CPU from SLEEP mode when it goes low level.

Notes: In SLEEP mode, there is a time lag between inputting an interrupt signal for wake-up and starting the clock supply to the interrupt source module, so a delay will occur until the interrupt flag is set. Therefore, no interrupt will occur if the interrupt signal is negated before the clock is supplied, as the interrupt flag is not set.

Furthermore, additional time is needed for the S1C17 Core to accept the interrupt request from the ITC, the S1C17 Core may execute a few instructions that follow the slp instruction before it executes the interrupt handler routine.

When a level trigger port input interrupt is used to wake up the S1C17 Core from SLEEP mode, assert the input signal until the clock supply has started. Edge trigger port input interrupts can also used to cancel SLEEP mode. The active signal edge will be automatically converted into an active level signal by the GPIO module and it keeps on active until the clock supply has started.

The same problem may occur when the CPU wakes up from SLEEP mode by an NMI. No interrupt will occur if the #NMI signal is negated before the clock is supplied.

 Before setting the S1C17803 into SLEEP mode, the clock supply for the LCDC must be disabled.

6.8 Control Register Details

Address		Register name	Function					
0x80000	CMU_OSCSRC	Clock Source Select Register	Selects the system clock source.					
0x80001	CMU_OSCCTL	Oscillation Control Register	Controls oscillation.					
0x80002	CMU_NFEN	Noise Filter Enable Register	Enables noise filters.					
0x80003	CMU_LCLK	LCDC Clock Setup Register	Configures LCLK and controls the clock supply.					
0x80004	CMU_CLKCTL	Clock Control Register	Controls BCLK, PCLK_SOC, PCLK1, and PCLK2 clock supply.					
0x80005	CMU_SYSCLKDIV	System Clock Division Ratio Select Register	Sets the system clock frequency.					
0x80006	CMU_CMUCLK	CMU_CLK Select Register	Selects the CMU_CLK output clock.					
0x80007	MAC_WAIT	MAC Wait Cycle Select Register	Selects the number of MAC wait cycles.					
0x80010	CMU_PROTECT	CMU Write Protect Register	Enables writing to the CMU registers.					

Table 6.8.1 List of CMU Registers

The CMU module registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

Clock Source Select Register (CMU_OSCSRC)

Register name	Address	Bit	Name	Function Setting I		Init.	R/W	Remarks	
Clock Source	0x80000	D7–1	-	reserved	_		-	-	0 when being read.
Select Register	(8 bits)								
(CMU_OSCSRC)		D0	CLKSRC	System clock source select	1 OSC1	0 OSC3	0	R/W	Write-protected

D[7:1] Reserved

D0 CLKSRC: System Clock Source Select Bit Selects the system clock source. 1 (R/W): OSC1

0 (R/W): OSC3 (default)

- **Notes:** Both oscillator circuits must be operated before switching the system clock. Otherwise, the system will not switch the system clock source, even if CLKSRC is written to, and CLKSRC value will remain unchanged.
 - The oscillator circuit selected as the system clock source cannot be turned off.

Oscillation Control Register (CMU_OSCCTL)

				•					
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
Oscillation	0x80001	D7–4	OSC3WT[3:0]	OSC3 wait cycle select	OSC3WT[3:0]	Wait cycle	0xc	R/W	Write-protected
Control Register	(8 bits)				0xf	16 cycles			
(CMU_OSCCTL)					0xe	32 cycles			
					0xd	64 cycles			
					0xc	128 cycles			
					0xb	256 cycles			
					0xa	512 cycles			
					0x9	1,024 cycles			
					0x8	2,048 cycles			
					0x7	4,096 cycles			
					0x6	8,192 cycles			
					0x5	16,384 cycles			
					0x4	32,768 cycles			
					0x3	65,536 cycles			
					0x2	131,072 cycles			
					0x1	262,144 cycles			
					0x0	524,288 cycles			
		D3–1	-	reserved	-	-	-	-	0 when being read.
		D0	OSC3EN	OSC3 enable	1 Enable	0 Disable	1	R/W	Write-protected

D[7:4] OSC3WT[3:0]: OSC3 Wait Cycle Select Bits

An oscillation stabilization wait timer is set to prevent malfunctions due to unstable clock operation at the start of OSC3 oscillation. The OSC3 clock is not supplied to the system immediately after OSC3 oscillation starts—e.g., after an initial reset, when waking from SLEEP, or when the OSC3 oscillator is turned on with software—until the time set here has elapsed.

OSC3WT[3:0]	Oscillation stabilization wait time
Oxf	16 cycles
0xe	32 cycles
Oxd	64 cycles
Охс	128 cycles
0xb	256 cycles
0xa	512 cycles
0x9	1,024 cycles
0x8	2,048 cycles
0x7	4,096 cycles
0x6	8,192 cycles
0x5	16,384 cycles
0x4	32,768 cycles
0x3	65,536 cycles
0x2	131,072 cycles
0x1	262,144 cycles
0x0	524,288 cycles

Table 6.8.2 OSC3 Oscillation Stabilization Wait Time Settings

This is set to 128 cycles (OSC3 clock) after an initial reset.

Note: Oscillation stability will vary, depending on the resonator and other external components. Carefully consider the OSC3 oscillation stabilization wait time before reducing the time. When switching the system clock to OSC3 immediately after the OSC3 oscillator circuit is turned on, set the OSC3 oscillation stabilization wait time as follows:

OSC3 oscillation stabilization wait time [cycle] \ge OSC3 oscillation start time [second] (max.) × fosc3 [Hz]

Example: When OSC3 oscillation start time (max.) = 10 ms and fosc3 = 33 MHz OSC3 oscillation stabilization wait time ≥ 330,000 [cycles]

OSC3WT[3:0] should be set to 0x0 (OSC3 oscillation stabilization wait time = 524,288 cycles).

(Default: 0xc)

D[3:1] Reserved

D0 OSC3EN: OSC3 Enable Bit

Enables or disables OSC3 oscillator operations. 1 (R/W): Enabled (on) (default) 0 (R/W): Disabled (off)

Note: The OSC3 oscillator cannot be stopped if the OSC3 clock is being used as the system clock.

Noise Filter Enable Register (CMU_NFEN)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
Noise Filter	0x80002	D7–2	-	reserved		-	-		-	-	0 when being read.
Enable Register	(8 bits)	D1	DSINNFE	DSIO input noise filter enable	1	Enable	0	Disable	0	R/W	Write-protected
(CMU_NFEN)		D0	NMINFE	#NMI input noise filter enable	1	Enable	0	Disable	0	R/W	

D[7:2] Reserved

D1 DSINNFE: DSIO Input Noise Filter Enable Bit

Enables or disables the DSIO input noise filter. 1 (R/W): Enabled (noise filtering) 0 (R/W): Disabled (bypass) (default)

This noise filter inputs only DSIO pulses of not less than 16 cycles of the system clock (OSC3 or OSC1 clock) to the S1C17 Core. Pulses having widths of less than 16 cycles are filtered out as noise.

D0 NMINFE: #NMI Input Noise Filter Enable Bit

Enables or disables the #NMI input noise filter.

1 (R/W): Enabled (noise filtering)

0 (R/W): Disabled (bypass) (default)

This noise filter inputs only NMI pulses of not less than 16 cycles of the system clock (OSC3 or OSC1 clock) to the S1C17 Core. Pulses having widths of less than 16 cycles are filtered out as noise.

LCDC Clock Setup Register (CMU_LCLK)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
LCDC Clock	0x80003	D7–4	LCLKDIV[3:0]	LCDC clock division ratio select	LCLKDIV[3:0]	Division ratio	0x7	R/W	Write-protected
Setup Register	(8 bits)				Oxf	OSC3•1/16			
(CMU_LCLK)	, ,				0xe	OSC3•1/15			
, ,					0xd	OSC3•1/14			
					0xc	OSC3•1/13			
					0xb	OSC3•1/12			
					0xa	OSC3•1/11			
					0x9	OSC3•1/10			
					0x8	OSC3•1/9			
					0x7	OSC3•1/8			
					0x6	OSC3•1/7			
					0x5	OSC3•1/6			
					0x4	OSC3•1/5			
					0x3	OSC3•1/4			
					0x2	OSC3•1/3			
					0x1	OSC3•1/2			
			[0x0	OSC3•1/1			
		D3–1	-	reserved	-	-	-	-	0 when being read.
		D0	LCLK_EN	LCLK clock enable	1 Enable	0 Disable	0		Write-protected

D[7:4] LCLKDIV[3:0]: LCD Clock Division Ratio Select Bits

Selects the LCDC clock (LCLK) from among 16 kinds of OSC3 division clocks. Select a clock according to the frame rate.

Frame rate =
$$\frac{\text{fLCLK}}{\text{HT} \times \text{VT}}$$
 [Hz]

fLCLK: LCLK frequency

- HT: Horizontal total period (horizontal panel size + horizontal non-display period) [pixels]
- VT: Vertical total period (vertical panel size + vertical non-display period) [lines]

LCLKDIV[3:0]	LCLK
Oxf	OSC3•1/16
0xe	OSC3•1/15
0xd	OSC3•1/14
0xc	OSC3•1/13
0xb	OSC3•1/12
0xa	OSC3•1/11
0x9	OSC3•1/10
0x8	OSC3•1/9
0x7	OSC3•1/8
0x6	OSC3•1/7
0x5	OSC3•1/6
0x4	OSC3•1/5
0x3	OSC3•1/4
0x2	OSC3•1/3
0x1	OSC3•1/2
0x0	OSC3•1/1

(Default: 0x7)

D0 LCLK_EN: LCLK Clock Enable Bit

Enables or disables the LCLK clock supply to the LCD driver. 1 (R/W): Enabled (on) 0 (R/W): Disabled (off) (default)

The LCLK_EN default setting is 0, which stops the clock supply. Setting LCLK_EN to 1 supplies the clock selected as above to the LCD controller. If no LCD display is required, stop the clock supply to reduce current consumption.

Clock Control Register (CMU_CLKCTL)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
Clock Control	0x80004	D7–4	-	reserved		-	-		-	-	0 when being read.
Register	(8 bits)	D3	BCLK_EN	BCLK clock enable (in HALT)	1	Enable	0	Disable	1	R/W	Write-protected
(CMU_CLKCTL)		D2	PCLK2_EN	PCLK2 clock enable	1	Enable	0	Disable	1	R/W	
		D1	PCLK1_EN	PCLK1 clock enable	1	Enable	0	Disable	1	R/W	
		D0	PCLKSOC_EN	PCLK_SOC clock enable	1	Enable	0	Disable	1	R/W	

D[7:4] Reserved

D3 BCLK_EN: BCLK Clock Enable (in HALT) Bit

Enables or disables the BCLK clock supply in HALT mode.

1 (R/W): Enabled (on) (default)

0 (R/W): Disabled (off)

The BCLK clock is used to operate the modules listed below.

- IRAM/IVRAM
- Bus matrix
- SAPB bridge
- SRAM controller (SRAMC)
- Flash controller (FLASHC)
- DMA controller (DMAC)
- LCD controller (LCDC) bus interface and registers
- Clock management unit (CMU) registers

BCLK is required for bus and memory operations, therefore, it is always supplied to the modules listed above in normal mode. However, the BCLK supply in HALT mode can be disabled to reduce current consumption by setting BCLK_EN to 1 if the LCDC and DMA do not need bus operations.

D2 PCLK2_EN: PCLK2 Clock Enable Bit

Enables or disables the PCLK2 clock supply. 1 (R/W): Enabled (on) (default) 0 (R/W): Disabled (off) The PCLK2 clock is used to operate the modules listed below.

- Prescaler Ch.2 (PSC Ch.2)
- 8-bit programmable timer Ch.1, Ch.2 (T8F Ch.1, Ch.2)
- Universal serial interface Ch.1 (USI Ch.1)
- A/D converter (ADC10)
- I/O ports and port MUX (GPIO)
- Watchdog timer (WDT)
- Remote controller (REMC)
- Card interface (CARD)
- Real-time clock (RTC) registers
- BBRAM

The PCLK2_EN default setting is 1, which enables the clock supply. If all the modules listed above can be stopped, disable the clock supply by setting PCLK2_EN to 0 to reduce current consumption.

D1 PCLK1_EN: PCLK1 Clock Enable Bit

Enables or disables the PCLK1 clock supply.

1 (R/W): Enabled (on) (default)

0 (R/W): Disabled (off)

The PCLK1 clock is used to operate the modules listed below.

- Prescaler Ch.1 (PSC Ch.1)
- 8-bit programmable timer Ch.0 (T8F Ch.0)
- 16-bit PWM timer (T16A)
- 16-bit audio PWM timer (T16P)
- Universal serial interface Ch.0 (USI Ch.0)
- I²S (I2S)

The PCLK1_EN default setting is 1, which enables the clock supply. If all the modules listed above can be stopped, disable the clock supply by setting PCLK1_EN to 0 to reduce current consumption.

D0 PCLKSOC_EN: PCLK_SOC Clock Enable Bit

Enables or disables the PCLK_SOC clock supply.

1 (R/W): Enabled (on) (default)

0 (R/W): Disabled (off)

The PCLK_SOC clock is used to operate the modules listed below.

- Prescaler Ch.0 (PSC Ch.0)
- Clock generator (CLG)
- UART
- I²C master (I2CM)
- I²C Slave (I2CS)
- Interrupt controller (ITC)

The PCLKSOC_EN default setting is 1, which enables the clock supply. If all the modules listed above can be stopped, disable the clock supply by setting PCLKSOC_EN to 0 to reduce current consumption.

				3	· –				/
Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
System Clock	0x80005	D7–3	-	reserved	-		-	-	0 when being read.
Division Ratio	(8 bits)	D2–0	SYSCLKDIV	System clock division ratio select	SYSCLKDIV[2:0]	Divider	0x0	R/W	Write-protected
Select Register			[2:0]		0x7–0x6	OSC•1/1			
(CMU_					0x5	OSC•1/32			
SYSCLKDIV)					0x4	OSC•1/16			
					0x3	OSC•1/8			
					0x2	OSC•1/4			
					0x1	OSC•1/2			
					0x0	OSC•1/1			

System Clock Division Ratio Select Register (CMU_SYSCLKDIV)

D[7:3] Reserved

D[2:0] SYSCLKDIV[2:0]: System Clock Division Ratio Select Bits

Selects a division ratio to set the system clock frequency. To reduce current consumption, operate the S1C17 Core and peripheral modules using the slowest possible clock speed.

System clock source								
OSC•1/1								
OSC•1/32								
OSC•1/16								
OSC•1/8								
OSC•1/4								
OSC•1/2								
OSC•1/1								

Table 6.8.4 System Clock Division Ratio

(Default: 0x0)

CMU_CLK Select Register (CMU_CMUCLK)

Register name	Address	Bit	Name	Function	Sett	ing	Init.	R/W	Remarks
CMU_CLK	0x80006	D7–4	-	reserved	-		- 1	-	0 when being read.
Select Register	(8 bits)	D3–0	CMU_	CMU_CLK select	CMU CLKSEL[3:0] CMU CLK		0x0	R/W	Write-protected
(CMU_CMUCLK)			CLKSEL[3:0]		0xf-0x8	reserved	1		
					0x7	LCLK			
					0x6	PCLK2			
					0x5	PCLK1			
					0x4	PCLK_SOC			
					0x3	BCLK			
					0x2	CCLK			
					0x1	OSC1			
					0x0	OSC3			

D[7:4] Reserved

D[3:0] CMU_CLKSEL[3:0]: CMU_CLK Select Bits

Selects an internally generated clock to be output from the CMU_CLK pin to external devices.

CMU_CLKSEL[3:0]	CMU_CLK
0xf–0x8	Reserved
0x7	LCLK
0x6	PCLK2
0x5	PCLK1
0x4	PCLK_SOC
0x3	BCLK
0x2	CCLK
0x1	OSC1
0x0	OSC3

Table 6.8.5 Selecting CMU_CLK

(Default: 0x0)

CMU_CLK can be selected at any time. However, switching over the clocks creates hazards.

Note: Settings other than those listed in Table 6.8.5 are reserved for testing. Do not set undescribed values to CMU_CLKSEL[3:0] as undesired clocks may output.

MAC Wait Cycle Select Register (MAC_WAIT)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
MAC Wait Cycle	0x80007	D7–1	-	reserved	-		-	0 when being read.
Select Register	(8 bits)							-
(MAC_WAIT)		D0	MACWAIT	MAC wait cycle select	1 1 cycle 0 0 cycles	0	R/W	Write-protected

D[7:1] Reserved

D0 MACWAIT: MAC Wait Cycle Select Bit

Selects the number of wait cycles to be inserted when the multiplier/divider module is accessed. 1 (R/W): 1 cycle

0 (R/W): 0 cycles (default)

If the system clock frequency is lower than 24 MHz, 0 wait cycles can be selected.

CMU Write Protect Register (CMU_PROTECT)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
CMU Write	0x80010	D7–0	CMUP[7:0]	CMU register protect flag	Writing 10010110 (0x96)	0x0	R/W	
Protect Register	(8 bits)				removes the write protection of			
(CMU_					the CMU registers (0x80000-			
PROTECT)					0x80007).			
					Writing another value set the			
					write protection.			

D[7:0] CMUP[7:0]: CMU Register Protect Flag Bits

Enables or disables write protection of the CMU control registers (0x80000–0x80007).0x96 (R/W):Disable write protectionOther than 0x96 (R/W):Write-protect the register (default: 0x0)

Before altering any CMU control register, write data 0x96 to CMUP[7:0] to disable write protection. If CMUP[7:0] is set to other than 0x96, even if an attempt is made to alter any CMU control register by executing a write instruction, the content of the register will not be altered even though the instruction may have been executed without a problem. Once CMUP[7:0] is set to 0x96, the CMU control registers can be rewritten any number of times until being reset to other than 0x96. When rewriting the CMU control registers has finished, CMUP[7:0] should be set to other than 0x96 to prevent accidental writing to the CMU registers.

7 Prescaler (PSC)

7.1 PSC Module Overview

The S1C17803 incorporates a prescaler (PSC) module to generate clocks for timer and serial interface operations. The PSC module consists of three frequency dividers (PSC Ch.0, PSC Ch.1, and PSC Ch.2) that generate 15 different frequencies by dividing the PCLK_SOC, PCLK1 and PCLK2 clock supplied from the clock management unit (CMU) into 1/1 to 1/16K. The peripheral modules to which the clock is supplied include clock-select registers enabling selection of one as a count or operation clock.




Figure 7.1.1 Prescaler Configuration

PSC Ch.0 is controlled by PRUN/PSC_CTL0 register. PSC Ch.1 and PSC Ch.2 are controlled by PRUN/PSC_ CTL1 register. To operate the prescaler, write 1 to PRUN. Writing 0 to PRUN stops the prescaler. Stopping the prescaler while the timer and interface modules are halted enables the current consumption to be reduced. The prescaler is stopped at initial reset.

Note: PCLK_SOC, PCLK1, and PCLK2 must be supplied from the CMU to use the PSC Ch.0, PSC Ch.1, and PSC Ch.2, respectively.

The prescaler features another control bit, PRUND/PSC_CTLx register, which specifies prescaler operations in debug mode. Setting PRUND to 1 operates the prescaler in debug mode. Setting it to 0 stops the prescaler when the S1C17 Core enters debug mode. Set PRUND to 1 when operating the timer and interface modules during debugging.

7.2 Control Register Details

			5
Address		Register name	Function
0x4020	PSC_CTL0	PSC Ch.0 Control Register	Starts/stops the PSC Ch.0.
0x80300	PSC_CTL1	PSC Ch.1–2 Control Register	Starts/stops the PSC Ch.1 and PSC Ch.2.

The prescaler registers are an 8-bit register.

Note: When data is written to the register, the "Reserved" bits must always be written as 0 and not 1.

PSC Ch.0 Control Register (PSC_CTL0)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
PSC Ch.0	0x4020	D7–2	-	reserved	-			-	-	0 when being read.	
Control Register	(8 bits)	D1	PRUND	PSC Ch.0 run/stop in debug mode	1	Run	0	Stop	0	R/W	
(PSC_CTL0)		D0	PRUN	PSC Ch.0 run/stop control	1	Run	0	Stop	0	R/W	

D[7:2] Reserved

D1 PRUND: PSC Ch.0 Run/Stop in Debug Mode Bit

Selects PSC Ch.0 operations in debug mode.

1 (R/W): Run

0 (R/W): Stop (default)

Setting PRUND to 1 operates PSC Ch.0 even in debug mode. Setting it to 0 stops PSC Ch.0 when the S1C17 Core enters debug mode. Set PRUND to 1 to use the modules listed below during debugging.

D0 PRUN: PSC Ch.0 Run/Stop Control Bit

Starts or stops PSC Ch.0.

1 (R/W): Start operation

0 (R/W): Stop (default)

Write 1 to PRUN to operate PSC Ch.0. Write 0 to PRUN to stop PSC Ch.0. To reduce current consumption, stop PSC Ch.0 if the modules listed below are already stopped.

Modules that use PSC Ch.0 output clocks

• CLG_T16FU0 (clock source for UART)

• CLG_T8I (clock source for I²C master)

PSC Ch.1–2 Control Register (PSC_CTL1)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
PSC Ch.1-2	0x80300	D7–2	-	reserved	-			-	-	0 when being read.	
Control Register	(8 bits)	D1	PRUND	PSC Ch.1–2 run/stop in debug	1	Run	0	Stop	0	R/W	
(PSC_CTL1)				mode							
		D0	PRUN	PSC Ch.1–2 run/stop control	1	Run	0	Stop	0	R/W	

D[7:2] Reserved

D1 PRUND: PSC Ch.1–2 Run/Stop in Debug Mode Bit

Selects PSC Ch.1 and PSC Ch.2 operations in debug mode.

1 (R/W): Run

0 (R/W): Stop (default)

Setting PRUND to 1 operates PSC Ch.1 and PSC Ch.2 even in debug mode. Setting it to 0 stops PSC Ch.1 and PSC Ch.2 when the S1C17 Core enters debug mode. Set PRUND to 1 to use the modules listed below during debugging.

D0 PRUN: PSC Ch.1–2 Run/Stop Control Bit

Starts or stops PSC Ch.1 and PSC Ch.2. 1 (R/W): Start operation

0 (R/W): Stop (default)

Write 1 to PRUN to operate PSC Ch.1 and PSC Ch.2. Write 0 to PRUN to stop PSC Ch.1 and PSC Ch.2. To reduce current consumption, stop PSC Ch.1 and PSC Ch.2 if the modules listed below are already stopped.

Modules that use PSC Ch.1 output clocks

- 16-bit PWM timer
- 16-bit audio PWM timer
- 8-bit programmable timer Ch.0 (clock source for USI Ch.0)

Modules that use PSC Ch.2 output clocks

- 8-bit programmable timer Ch.1 (clock source for USI Ch.1)
- 8-bit programmable timer Ch.2 (trigger source for A/D converter)
- A/D converter
- Remote controller
- I/O ports

8 Clock Generator (CLG)

8.1 CLG Module Overview

The S1C17803 is equipped with a clock generator (CLG) that consists of a 16-bit timer with fine mode (CLG_T16FU0) and an 8-bit timer (CLG_T8I).

The features of the CLG module are listed below.

- CLG_T16FU0 generates the UART operating clock (transfer clock source).
- CLG_T8I generates the I²C master operating clocks (transfer clock/sampling clock source).
- Any desired serial transfer rates can be programmed.
- Uses prescaler (PSC Ch.0) as the clock source.

Figure 8.1.1 shows the configuration of the clock generator.




Figure 8.1.1 Configuration of the Clock Generator

When the serial interface is not used, the timer can be used as a general-purpose programmable timer with an interrupt function.

8.2 16-bit Timer with Fine Mode (CLG_T16FU0)

8.2.1 CLG_T16FU0 Overview

The CLG module incorporates a 16-bit timer with fine mode (CLG_T16FU0). The features of CLG_T16FU0 are listed below.

- 16-bit presettable down counter with a 16-bit reload data register for setting the preset value
- The count clock is selectable from 15 clocks output from the prescaler (PSC Ch.0).
- Generates the UART operating clock (transfer clock source) from the counter underflow signal.
- Generates an underflow interrupt signal to the interrupt controller (ITC).
- Any desired time intervals and serial transfer rates can be programmed by selecting an appropriate count clock and preset value.
- · Fine mode is provided to minimize transfer rate errors.

Figure 8.2.1.1 shows the CLG_T16FU0 configuration.




Figure 8.2.1.1 CLG_T16FU0 Configuration

CLG_T16FU0 consists of a 16-bit presettable down counter and a 16-bit reload data register holding the preset value. The timer counts down from the initial value set in the reload data register and outputs an underflow signal when the counter underflows. The underflow signal is used to generate an interrupt and UART clock. The underflow cycle can be programmed by selecting the prescaler clock and reload data, enabling the application program to obtain time intervals and serial transfer rates as required. Fine mode provides a function that minimizes transfer rate errors.

8.2.2 Count Clock

The count clock is selected by DF[3:0]/CLG_T16FU0_CLK register from the 15 types generated by prescaler (PSC Ch.0) dividing the PCLK_SOC clock into 1/1 to 1/16K.

DF[3:0]	PSC Ch.0 output clock	DF[3:0]	PSC Ch.0 output clock
Oxf	Reserved	0x7	PCLK_SOC•1/128
0xe	PCLK_SOC•1/16384	0x6	PCLK_SOC•1/64
0xd	PCLK_SOC•1/8192	0x5	PCLK_SOC•1/32
0xc	PCLK_SOC•1/4096	0x4	PCLK_SOC•1/16
0xb	PCLK_SOC•1/2048	0x3	PCLK_SOC•1/8
0xa	PCLK_SOC•1/1024	0x2	PCLK_SOC•1/4
0x9	PCLK_SOC•1/512	0x1	PCLK_SOC•1/2
0x8	PCLK_SOC•1/256	0x0	PCLK_SOC•1/1

Table 8.2.2.1 Count Clock Selection

(Default: 0x0)

Notes: • Before CLG_T16FU0 can start counting, PSC Ch.0 must be run.

• Make sure the counter is halted before setting the count clock.

For controlling PSC Ch.0, refer to the "Prescaler (PSC)" chapter.

8.2.3 Count Mode

CLG_T16FU0 features two count modes: repeat mode and one-shot mode. These modes are selected using TRMD/ CLG_T16FU0_CTL register.

Repeat mode (TRMD = 0, default)

Setting TRMD to 0 sets CLG_T16FU0 to repeat mode.

In this mode, once the count starts, the timer continues running until stopped by the application program. When the counter underflows, the timer presets the reload data register value into the counter and continues the count. Thus, the timer periodically outputs an underflow pulse. CLG_T16FU0 should be set to this mode to generate periodic interrupts at desired intervals or to generate a serial transfer clock.

One-shot mode (TRMD = 1)

Setting TRMD to 1 sets CLG_T16FU0 to one-shot mode.


In this mode, the timer stops automatically as soon as the counter underflows. This means only one interrupt can be generated after the timer starts. Note that the timer presets the reload data register value to the counter, then stops after an underflow has occurred. CLG_T16FU0 should be set to this mode to set a specific wait time.

Note: Make sure the counter is halted before setting the count mode.

8.2.4 Reload Register and Underflow Period

The reload data register (CLG_T16FU0_TR) is used to set the initial value for the down counter.

The initial counter value set in the reload data register is preset to the down counter if the timer is reset or the counter underflows. If the timer is started after resetting, it counts down from the reload value (initial value). This means that the reload value and the input clock frequency determine the time elapsed from the point at which the timer starts until the underflow occurs (or between underflows). The time determined is used to obtain the specified wait time, the intervals between periodic interrupts, and the programmable serial interface transfer clock.



The underflow cycle can be calculated as follows:

Underflow interval =
$$\frac{\text{TR} + 1}{\text{clk}_{\text{in}}}$$
 [s] Underflow cycle = $\frac{\text{clk}_{\text{in}}}{\text{TR} + 1}$ [Hz]

clk_in: Count clock (PSC Ch.0 output clock) frequency [Hz]

TR: Reload data (0–65535)

Note: The UART divides the CLG_T16FU0 output by 16 to generate the sampling clock. Be careful when setting the transfer rate.

8.2.5 Timer Reset

CLG_T16FU0 is reset by writing 1 to PRESER/CLG_T16FU0_CTL register. The reload data is preset and the counter is initialized.

8.2.6 Run/Stop Control

Make the following settings before starting CLG_T16FU0.

- (1) Select the count clock (PSC Ch.0 output clock). See Section 8.2.2.
- (2) Set the count mode (one-shot or repeat). See Section 8.2.3.
- (3) Calculate the initial counter value and set it to the reload data register. See Section 8.2.4.
- (4) Reset the timer to preset the counter to the initial value. See Section 8.2.5.
- (5) When using timer interrupts, set the interrupt level and enable the interrupt. See Section 8.2.9.

To start CLG_T16FU0, write 1 to PRUN/CLG_T16FU0_CTL register.


The timer starts counting down from the initial value or from the current counter value if no initial value was preset. When the counter underflows, the timer outputs an underflow pulse and presets the counter to the initial value. An interrupt request is sent simultaneously to the interrupt controller (ITC).

If one-shot mode is set, the timer stops counting.

If repeat mode is set, the timer continues counting from the reloaded initial value.

Write 0 to PRUN to stop CLG_T16FU0_CTL via the application program. The counter stops counting and retains the current counter value until either the timer is reset or restarted. To restart the count from the initial value, the timer should be reset before writing 1 to PRUN.

When the timer is reset during running, the timer loads the reload register value to the counter and continues counting.




8.2.7 CLG_T16FU0 Output Signal

CLG_T16FU0 outputs underflow pulses when the counter underflows.

These pulses are used for timer interrupt requests.

These pulses are also used to generate the serial transfer clock for UART.



Use the following equations to calculate the reload data register value for obtaining the desired transfer rate.

$$bps = \frac{clk_in}{\{(TR + 1) \times 16 + TFMD\}}$$

$$TR = \left(\frac{clk_in}{bps} - TFMD - 16\right) \div 16$$

$$clk_in: \quad Count clock (PSC Ch.0 output clock) frequency (Hz)$$

$$TR: \quad Reload data (0-65535)$$

$$bps: \quad Transfer rate (bit/s)$$

$$TFMD: \quad Fine mode setting (0 to 15)$$

8.2.8 Fine Mode


Fine mode provides a function that minimizes transfer rate errors.


CLG_T16FU0 can output a programmable clock signal for use as the UART serial transfer clock. The timer output clock can be set to the required frequency by selecting the appropriate PSC Ch.0 output clock and reload data. Note that errors may occur, depending on the transfer rate. Fine mode extends the output clock cycle by delaying the underflow pulse from the counter. This delay can be specified with the TFMD[3:0]/CLG_T16FU0_CTL register. TFMD[3:0] specifies the delay pattern to be inserted into a 16 underflow period. Inserting one delay extends the

TEMPIO.01							Ur	derflo	w numb	ber						
TFMD[3:0]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
0x0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
0x1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	D
0x2	-	-	-	-	-	-	-	D	-	-	-	-	-	-	-	D
0x3	-	-	-	-	-	-	-	D	-	-	-	D	-	-	-	D
0x4	-	-	-	D	-	-	-	D	-	-	-	D	-	-	-	D
0x5	-	-	-	D	-	-	-	D	-	-	-	D	-	D	-	D
0x6	-	-	-	D	-	D	-	D	-	-	-	D	-	D	-	D
0x7	-	-	-	D	-	D	-	D	-	D	-	D	-	D	-	D
0x8	-	D	-	D	-	D	-	D	-	D	-	D	-	D	-	D
0x9	-	D	-	D	-	D	-	D	-	D	-	D	-	D	D	D
0xa	-	D	-	D	-	D	D	D	-	D	-	D	-	D	D	D
0xb	-	D	-	D	-	D	D	D	-	D	D	D	-	D	D	D
0xc	-	D	D	D	-	D	D	D	-	D	D	D	-	D	D	D
0xd	-	D	D	D	-	D	D	D	_	D	D	D	D	D	D	D
0xe	-	D	D	D	D	D	D	D	_	D	D	D	D	D	D	D
0xf	-	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

Table 8.2.8.1 Delay Patterns Specified by TFMD[3:0]

output clock cycle by one count clock cycle. This setting delays the interrupt timing in the same way.





At initial reset, TFMD[3:0] is set to 0x0, preventing insertion of delay cycles.

8.2.9 CLG_T16FU0 Interrupt

CLG_T16FU0 outputs an interrupt request to the interrupt controller (ITC) when the counter underflows.

Timer underflow interrupt

When the counter underflows, the interrupt flag T16FU0IF/CLG_T16FU0_INT register is set to 1. At the same time, an interrupt request is sent to the ITC if T16FU0IE/CLG_T16FU0_INT register has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied. If T16FU0IE is set to 0 (interrupt disabled, default), no interrupt request will be sent to the ITC. For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** The CLG_T16FU0 interrupt flag T16FU0IF must be reset in the interrupt handler routine after a CLG_T16FU0 interrupt has occurred to prevent recurring interrupts.
 - Reset T16FU0IF before enabling CLG_T16FU0 interrupts with T16FU0IE to prevent occurrence of unwanted interrupt. T16FU0IF is reset by writing 1.

8.2.10 Details of Control Registers

Address		Register name	Function
0x4200	CLG_T16FU0_CLK	CLG_T16FU0 Input Clock Select Register	Selects a prescaler output clock.
0x4202	CLG_T16FU0_TR	CLG_T16FU0 Reload Data Register	Sets reload data.
0x4204	CLG_T16FU0_TC	CLG_T16FU0 Counter Data Register	Counter data
0x4206	CLG_T16FU0_CTL	CLG_T16FU0 Control Register	Sets the timer mode and starts/stops the timer.
0x4208	CLG_T16FU0_INT	CLG_T16FU0 Interrupt Control Register	Controls the interrupt.

Table 8.2.10.1 List of CLG_T16FU0 Registers

The following describes each CLG_T16FU0 register. These are all 16-bit registers.

Note: When data is written to the register, the "Reserved" bits must always be written as 0 and not 1.

CLG_T16FU0 Input Clock Select Register (CLG_T16FU0_CLK)

Register name	Address	Bit	Name	Function		Setting	Init.	R/W	Remarks
CLG_T16FU0	0x4200	D15-4	-	reserved		-	-	-	0 when being read.
Input Clock	(16 bits)	D3–0	DF[3:0]	CLG_T16FU0 input clock select	DF[3:0]	Clock	0x0	R/W	
Select Register				(PSC Ch.0 output clock)	0xf	reserved			
(CLG_T16FU0					0xe	PCLK_SOC•1/16384			
_CLK)					0xd	PCLK_SOC•1/8192			
					0xc	PCLK_SOC•1/4096			
					0xb	PCLK_SOC•1/2048			
					0xa	PCLK_SOC•1/1024			
					0x9	PCLK_SOC•1/512			
					0x8	PCLK_SOC•1/256			
					0x7	PCLK_SOC•1/128			
					0x6	PCLK_SOC•1/64			
					0x5	PCLK_SOC•1/32			
					0x4	PCLK_SOC•1/16			
					0x3	PCLK_SOC•1/8			
					0x2	PCLK_SOC•1/4			
					0x1	PCLK_SOC•1/2			
					0x0	PCLK_SOC•1/1			

D[15:4] Reserved

D[3:0] DF[3:0]: CLG_T16FU0 Input Clock Select Bits

Selects the CLG_T16FU0 count clock from the 15 different prescaler output clocks.

DF[3:0]	Prescaler output clock	DF[3:0]	Prescaler output clock
Oxf	Reserved	0x7	PCLK_SOC•1/128
0xe	PCLK_SOC•1/16384	0x6	PCLK_SOC•1/64
0xd	PCLK_SOC•1/8192	0x5	PCLK_SOC•1/32
Охс	PCLK_SOC•1/4096	0x4	PCLK_SOC•1/16
0xb	PCLK_SOC•1/2048	0x3	PCLK_SOC•1/8
0xa	PCLK_SOC•1/1024	0x2	PCLK_SOC•1/4
0x9	PCLK_SOC•1/512	0x1	PCLK_SOC•1/2
0x8	PCLK_SOC•1/256	0x0	PCLK_SOC•1/1

Table 8.2.10.2 Count Clock Selection

(Default: 0x0)

Note: Make sure the counter is halted before setting the count clock.

CLG_T16FU0 Reload Data Register (CLG_T16FU0_TR)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
CLG_T16FU0	0x4202	D15–0	TR[15:0]	CLG_T16FU0 reload data	0x0 to 0xffff	0x0	R/W	
Reload Data	(16 bits)			TR15 = MSB				
Register				TR0 = LSB				
(CLG_T16FU0								
TR)								

D[15:0] TR[15:0]: CLG_T16FU0 Reload Data Bits

Sets the counter initial value. (Default: 0x0)

The reload data set in this register is preset to the counter when the timer is reset or the counter underflows. If the timer is started after resetting, it counts down from the reload value (initial value). This means that the reload value and the input clock frequency determine the time elapsed from the point at which the timer starts until the underflow occurs (or between underflows). The time determined is used to obtain the desired wait time, the intervals between periodic interrupts, and the programmable serial interface transfer clock.

CLG_T16FU0 Counter Data Register (CLG_T16FU0_TC)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
CLG_T16FU0 Counter Data Register (CLG_T16FU0 _TC)	0x4204 (16 bits)	D15–0		CLG_T16FU0 counter data TC15 = MSB TC0 = LSB	0x0 to 0xffff	Oxffff	R	

D[15:0] TC[15:0]: CLG_T16FU0 Counter Data Bits

The counter data can be read out. (Default: 0xffff) This register is read-only and cannot be written to.

CLG_T16FU0 Control Register (CLG_T16FU0_CTL)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
CLG_T16FU0	0x4206	D15-12	-	reserved		-	-		-	-	0 when being read.
Control Register	(16 bits)	D11-8	TFMD[3:0]	Fine mode setup	etup 0x0 to 0xf 0			0x0	R/W	Set a number of times	
(CLG_T16FU0									to insert delay into a		
_CTL)									16-underflow period.		
		D7–5	-	reserved		-	-		-	-	0 when being read.
		D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
		D3–2	-	reserved		-	-		-	-	0 when being read.
		D1	PRESER	Timer reset	1	Reset	0	Ignored	0	W	
		D0	PRUN	Timer run/stop control	1	Run	0	Stop	0	R/W	

D[15:12] Reserved

D[11:8] TFMD[3:0]: Fine Mode Setup Bits

Corrects the transfer rate error. (Default: 0x0)

TFMD[3:0] specifies the delay pattern to be inserted into a 16 underflow period. Inserting one delay extends the output clock cycle by one count clock cycle. This setting delays the interrupt timing in the same way.

TEMPIO.C					-			derflow	v num	ber	-					
TFMD[3:0]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
0x0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
0x1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	D
0x2	-	-	-	-	—	-	—	D	-	-	-	-	-	-	-	D
0x3	-	-	-	-	- - - D - - D							D	-	-	-	D
0x4	-	-	-	D	—	-	—	D	-	-	_	D	-	-	-	D
0x5	-	-	-	D	-	-	—	D	-	-	-	D	-	D	-	D
0x6	-	_	_	D	-	D	-	D	-	-	-	D	-	D	_	D
0x7	-	—	—	D	_	D	_	D	-	D	-	D	-	D	—	D
0x8	-	D	—	D	_	D	_	D	-	D	-	D	-	D	_	D
0x9	-	D	—	D	—	D	—	D	-	D	-	D	-	D	D	D
0xa	-	D	-	D	– D D D – D – D –					-	D	D	D			
0xb	-	D	-	D	-	D	D	D	-	D	D	D	-	D	D	D
0xc	-	D	D	D	-	D	D	D	-	D	D	D	-	D	D	D
0xd	-	D	D	D	—	D	D	D	-	D	D	D	D	D	D	D
0xe	-	D	D	D	D	D	D	D	-	D	D	D	D	D	D	D
0xf	-	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D
										Indic	ates t	he ins	ertior	n of a (delay	cycle.
			clock				ШШ		บบ					UЦ	\Box	
Underflow signa	al (not	corre	cted)						16 							
	Underflow signal (corrected)															
Output clock	Output clock (not corrected)															
Output o	clock ((corre	cted)													



Figure 8.2.10.1 Delay Cycle Insertion in Fine Mode

D[7:5] Reserved

D4 TRMD: Count Mode Select Bit

Selects the CLG_T16FU0 count mode.

1 (R/W): One-shot mode

0 (R/W): Repeat mode (default)

Setting TRMD to 0 sets CLG_T16FU0 to repeat mode. In this mode, once the count starts, the timer continues to run until stopped by the application program. When the counter underflows, the timer presets the counter to the reload data register value and continues the count. Thus, the timer periodically outputs an underflow pulse. Set CLG_T16FU0 to this mode to generate periodic interrupts at desired intervals or to generate a serial transfer clock.

Setting TRMD to 1 sets CLG_T16FU0 to one-shot mode. In this mode, the timer stops automatically as soon as the counter underflows. This means only one interrupt can be generated after the timer starts. Note that the timer presets the counter to the reload data register value, then stops when an underflow occurs. Set CLG_T16FU0 to this mode to set a specific wait time.

Note: Make sure the counter is halted before setting the count mode.

D[3:2] Reserved

D1 PRESER: Timer Reset Bit

Resets CLG_T16FU0.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Always 0 when read (default)

Writing 1 to this bit presets the counter to the reload data value.

D0 PRUN: Timer Run/Stop Control Bit

Controls the timer RUN/STOP. 1 (R/W): Run 0 (R/W): Stop (default)

The timer starts counting when PRUN is written as 1 and stops when written as 0. When the timer is stopped, the counter data is retained until reset or until the next RUN state.

CLG_T16FU0 Interrupt Control Register (CLG_T16FU0_INT)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
CLG_T16FU0	0x4208	D15–9	-	reserved		_				-	0 when being read.
Interrupt	(16 bits)	D8	T16FU0IE	CLG_T16FU0 interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D7–1	-	reserved			_		-	-	0 when being read.
(CLG_T16FU0_		D0	T16FU0IF	CLG_T16FU0 interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
INT)						interrupt		interrupt not			
						occurred		occurred			

D[15:9] Reserved

D8 T16FU0IE: CLG_T16FU0 Interrupt Enable Bit

Enables or disables interrupts caused by counter underflows.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting T16FU0IE to 1 enables CLG_T16FU0 interrupt requests to the ITC; setting to 0 disables interrupts.

D[7:1] Reserved

D0 T16FU0IF: CLG_T16FU0 Interrupt Flag Bit

Indicates whether the cause of counter underflow interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

T16FU0IF is the CLG_T16FU0 interrupt flag that is set to 1 when the counter underflows. T16FU0IF is reset by writing 1.


8.3 8-bit Timer (CLG_T8I)

8.3.1 CLG_T8I Overview

The CLG module incorporates an 8-bit timer (CLG_T8I). The features of CLG_T8I are listed below.

- 8-bit presettable down counter with an 8-bit reload data register for setting the preset value
- The count clock is selectable from 15 clocks output from the prescaler (PSC Ch.0).
- Generates the I²C master operating clock from the counter underflow signal.
- Generates an underflow interrupt signal to the interrupt controller (ITC).
- Any desired time intervals and serial transfer rates can be programmed by selecting an appropriate count clock and preset value.

Figure 8.3.1.1 shows the CLG_T8I configuration.



CLG_T8I consists of an 8-bit presettable down counter and an 8-bit reload data register holding the preset value. The timer counts down from the initial value set in the reload data register and outputs an underflow signal when the counter underflows. The underflow signal is used to generate an interrupt and I²C master clock. The underflow cycle can be programmed by selecting the prescaler clock and reload data, enabling the application program to obtain time intervals and serial transfer rates as required.

8.3.2 Count Clock

The count clock is selected by DF[3:0]/CLG_T8I_CLK register from the 15 types generated by prescaler (PSC Ch.0) dividing the PCLK_SOC clock into 1/1 to 1/16K.

DF[3:0]	PSC Ch.0 output clock	DF[3:0]	PSC Ch.0 output clock
Oxf	Reserved	0x7	PCLK_SOC•1/128
0xe	PCLK_SOC•1/16384	0x6	PCLK_SOC•1/64
0xd	PCLK_SOC•1/8192	0x5	PCLK_SOC•1/32
0xc	PCLK_SOC•1/4096	0x4	PCLK_SOC•1/16
0xb	PCLK_SOC•1/2048	0x3	PCLK_SOC•1/8
0xa	PCLK_SOC•1/1024	0x2	PCLK_SOC•1/4
0x9	PCLK_SOC•1/512	0x1	PCLK_SOC•1/2
0x8	PCLK_SOC•1/256	0x0	PCLK_SOC•1/1

Table 8.3.2.1 Count Clock Selection

(Default: 0x0)

Notes: • Before CLG_T8I can start counting, PSC Ch.0 must be run.

• Make sure the counter is halted before setting the count clock.

For controlling PSC Ch.0, refer to the "Prescaler (PSC)" chapter.

8.3.3 Count Mode

CLG_T8I features two count modes: repeat mode and one-shot mode. These modes are selected using TRMD/ CLG_T8I_CTL register.

Repeat mode (TRMD = 0, default)

Setting TRMD to 0 sets CLG_T8I to repeat mode.

In this mode, once the count starts, the timer continues running until stopped by the application program. When the counter underflows, the timer presets the reload data register value into the counter and continues the count. Thus, the timer periodically outputs an underflow pulse. CLG_T8I should be set to this mode to generate periodic interrupts at desired intervals or to generate a serial transfer clock.

One-shot mode (TRMD = 1)

Setting TRMD to 1 sets CLG_T8I to one-shot mode.


In this mode, the timer stops automatically as soon as the counter underflows. This means only one interrupt can be generated after the timer starts. Note that the timer presets the reload data register value to the counter, then stops after an underflow has occurred. CLG_T8I should be set to this mode to set a specific wait time.

Note: Make sure the counter is halted before setting the count mode.

8.3.4 Reload Register and Underflow Period

The reload data register (CLG_T8I_TR) is used to set the initial value for the down counter.

The initial counter value set in the reload data register is preset to the down counter if the timer is reset or the counter underflows. If the timer is started after resetting, it counts down from the reload value (initial value). This means that the reload value and the input clock frequency determine the time elapsed from the point at which the timer starts until the underflow occurs (or between underflows). The time determined is used to obtain the specified wait time, the intervals between periodic interrupts, and the programmable serial interface transfer clock.



The underflow cycle can be calculated as follows:

 $\begin{aligned} \text{Underflow interval} = \frac{\text{TR} + 1}{\text{clk}_{\text{in}}} \text{ [s]} & \text{Underflow cycle} = \frac{\text{clk}_{\text{in}}}{\text{TR} + 1} \text{ [Hz]} \\ \text{clk}_{\text{in:}} & \text{Count clock (PSC Ch.0 output clock) frequency [Hz]} \end{aligned}$

TR: Reload data (0–255)

8.3.5 Timer Reset

CLG_T8I is reset by writing 1 to PRESER/CLG_T8I_CTL register. The reload data is preset and the counter is initialized.

8.3.6 Run/Stop Control

Make the following settings before starting CLG_T8I.

- (1) Select the count clock (PSC Ch.0 output clock). See Section 8.3.2.
- (2) Set the count mode (one-shot or repeat). See Section 8.3.3.
- (3) Calculate the initial counter value and set it to the reload data register. See Section 8.3.4.
- (4) Reset the timer to preset the counter to the initial value. See Section 8.3.5.
- (5) When using timer interrupts, set the interrupt level and enable the interrupt. See Section 8.3.8.

To start CLG_T8I, write 1 to PRUN/CLG_T8I_CTL register.


The timer starts counting down from the initial value or from the current counter value if no initial value was preset. When the counter underflows, the timer outputs an underflow pulse and presets the counter to the initial value. An interrupt request is sent simultaneously to the interrupt controller (ITC).

If one-shot mode is set, the timer stops counting.

If repeat mode is set, the timer continues counting from the reloaded initial value.

Write 0 to PRUN to stop CLG_T8I_CTL via the application program. The counter stops counting and retains the current counter value until either the timer is reset or restarted. To restart the count from the initial value, the timer should be reset before writing 1 to PRUN.

When the timer is reset during running, the timer loads the reload register value to the counter and continues counting.




8.3.7 CLG_T8I Output Signal

CLG_T8I outputs underflow pulses when the counter underflows.

These pulses are used for timer interrupt requests.

These pulses are also used to generate the serial transfer clock/sampling clock for the I²C master and slave.



Use the following equation to calculate the reload data register value for obtaining the desired transfer rate.

 $TR = \frac{clk_in}{bps \times 4} - 1$

clk_in: Count clock (PSC Ch.0 output clock) frequency [Hz]

TR: Reload data (0–255)

bps: Transfer rate (bit/s)

8.3.8 CLG_T8I Interrupt

CLG_T8I outputs an interrupt request to the interrupt controller (ITC) when the counter underflows.

Timer underflow interrupt

When the counter underflows, the interrupt flag T8IIF/CLG_T8I_INT register is set to 1. At the same time, an interrupt request is sent to the ITC if T8IIE/CLG_T8I_INT register has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

If T8IIE is set to 0 (interrupt disabled, default), no interrupt request will be sent to the ITC.

For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** The CLG_T8I interrupt flag T8IIF must be reset in the interrupt handler routine after a CLG_ T8I interrupt has occurred to prevent recurring interrupts.
 - Reset T8IIF before enabling CLG_T8I interrupts with T8IIE to prevent occurrence of unwanted interrupt. T8IIF is reset by writing 1.

8.3.9 Details of Control Registers

Table 8.3.9.1 List of CLG_T8I Registers

Address		Register name	Function
0x4260	CLG_T8I_CLK	CLG_T8I Input Clock Select Register	Selects a prescaler output clock.
0x4262	CLG_T8I_TR	CLG_T8I Reload Data Register	Sets reload data.
0x4264	CLG_T8I_TC	CLG_T8I Counter Data Register	Counter data
0x4266	CLG_T8I_CTL	CLG_T8I Control Register	Sets the timer mode and starts/stops the timer.
0x4268	CLG_T8I_INT	CLG_T8I Interrupt Control Register	Controls the interrupt.

The following describes each CLG_T8I register. These are all 16-bit registers.

Note: When data is written to the register, the "Reserved" bits must always be written as 0 and not 1.

CLG_T8I Input Clock Select Register (CLG_T8I_CLK)

Register name	Address	Bit	Name	Function		Setting	Init.	R/W	Remarks
CLG_T8I Input	0x4260	D15–4	-	reserved		_	-	-	0 when being read.
Clock Select	(16 bits)	D3–0	DF[3:0]	CLG_T8I input clock select	DF[3:0]	Clock	0x0	R/W	
Register				(PSC Ch.0 output clock)	0xf	reserved			
(CLG_T8I_CLK)					0xe	PCLK_SOC•1/16384			
					0xd	PCLK_SOC•1/8192			
					0xc	PCLK_SOC•1/4096			
					0xb	PCLK_SOC•1/2048			
					0xa	PCLK_SOC•1/1024			
					0x9	PCLK_SOC•1/512			
					0x8	PCLK_SOC•1/256			
					0x7	PCLK_SOC•1/128			
					0x6	PCLK_SOC•1/64			
					0x5	PCLK_SOC•1/32			
					0x4	PCLK_SOC•1/16			
					0x3	PCLK_SOC•1/8			
					0x2	PCLK_SOC•1/4			
					0x1	PCLK_SOC•1/2			
					0x0	PCLK_SOC•1/1			

D[15:4] Reserved

D[3:0] DF[3:0]: CLG_T8I Input Clock Select Bits

Selects the CLG_T8I count clock from the 15 different prescaler output clocks.

DF[3:0]	Prescaler output clock	DF[3:0]	Prescaler output clock
Oxf	Reserved	0x7	PCLK_SOC•1/128
0xe	PCLK_SOC•1/16384	0x6	PCLK_SOC•1/64
0xd	PCLK_SOC•1/8192	0x5	PCLK_SOC•1/32
0xc	PCLK_SOC•1/4096	0x4	PCLK_SOC•1/16
0xb	PCLK_SOC•1/2048	0x3	PCLK_SOC•1/8
0xa	PCLK_SOC•1/1024	0x2	PCLK_SOC•1/4
0x9	PCLK_SOC•1/512	0x1	PCLK_SOC•1/2
0x8	PCLK_SOC•1/256	0x0	PCLK_SOC•1/1

Table 8.3.9.2	Count Clock Selection
10010 0.0.0.2	

(Default: 0x0)

Note: Make sure the counter is halted before setting the count clock.

CLG_T8I Reload Data Register (CLG_T8I_TR)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
CLG_T8I	0x4262	D15–8	-	reserved	_	-	-	0 when being read.
Reload Data	(16 bits)	D7–0	TR[7:0]	CLG_T8I reload data	0x0 to 0xff	0x0	R/W	
Register				TR7 = MSB				
(CLG_T8I_TR)				TR0 = LSB				

D[15:8] Reserved

D[7:0] TR[7:0]: CLG_T8I Reload Data Bits

Sets the counter initial value. (Default: 0x0)

The reload data set in this register is preset to the counter when the timer is reset or the counter underflows. If the timer is started after resetting, it counts down from the reload value (initial value). This means that the reload value and the input clock frequency determine the time elapsed from the point at which the timer starts until the underflow occurs (or between underflows). The time determined is used to obtain the desired wait time, the intervals between periodic interrupts, and the programmable serial interface transfer clock.

CLG_T8I Counter Data Register (CLG_T8I_TC)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
CLG_T8I	0x4264	D15-8	-	reserved	_	-	-	0 when being read.
Counter Data	(16 bits)	D7–0	TC[7:0]	CLG_T8I counter data	0x0 to 0xff	0xff	R	
Register				TC7 = MSB				
(CLG_T8I_TC)				TC0 = LSB				

D[15:8] Reserved

D[7:0] TC[7:0]: CLG_T8I Counter Data Bits

The counter data can be read out. (Default: 0xff) This register is read-only and cannot be written to.

CLG_T8I Control Register (CLG_T8I_CTL)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
CLG_T8I	0x4266	D15–5	-	reserved	Γ	-	-		-	-	0 when being read.
Control Register	(16 bits)	D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
(CLG_T8I_CTL)		D3–2	-	reserved		-	-		-	-	0 when being read.
		D1	PRESER	Timer reset	1	Reset	0	Ignored	0	W	
		D0	PRUN	Timer run/stop control	1	Run	0	Stop	0	R/W	

D[15:5] Reserved

D4 TRMD: Count Mode Select Bit

Selects the CLG_T8I count mode.

1 (R/W): One-shot mode

0 (R/W): Repeat mode (default)

Setting TRMD to 0 sets CLG_T8I to repeat mode. In this mode, once the count starts, the timer continues to run until stopped by the application program. When the counter underflows, the timer presets the counter to the reload data register value and continues the count. Thus, the timer periodically outputs an underflow pulse. Set CLG_T8I to this mode to generate periodic interrupts at desired intervals or to generate a serial transfer clock.

Setting TRMD to 1 sets CLG_T8I to one-shot mode. In this mode, the timer stops automatically as soon as the counter underflows. This means only one interrupt can be generated after the timer starts. Note that the timer presets the counter to the reload data register value, then stops when an underflow occurs. Set CLG_T8I to this mode to set a specific wait time.

Note: Make sure the counter is halted before setting the count mode.

D[3:2] Reserved

D1 PRESER: Timer Reset Bit

Resets CLG_T8I.

1 (W): Reset

0 (W): Ignored

0 (R): Always 0 when read (default)

Writing 1 to this bit presets the counter to the reload data value.

D0 PRUN: Timer Run/Stop Control Bit

Controls the timer RUN/STOP. 1 (R/W): Run 0 (R/W): Stop (default)

The timer starts counting when PRUN is written as 1 and stops when written as 0. When the timer is stopped, the counter data is retained until reset or until the next RUN state.

CLG_T8I Interrupt Control Register (CLG_T8I_INT)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
CLG_T8I	0x4268	D15–9	-	reserved		-	-		-	-	0 when being read.
Interrupt	(16 bits)	D8	T8IIE	CLG_T8I interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D7–1	-	reserved		-	-		-	-	0 when being read.
(CLG_T8I_INT)		D0	T8IIF	CLG_T8I interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
						interrupt		interrupt not			
						occurred		occurred			

D[15:9] Reserved

D8 T8IIE: CLG_T8I Interrupt Enable Bit

Enables or disables interrupts caused by counter underflows. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

Setting T8IIE to 1 enables CLG_T8I interrupt requests to the ITC; setting to 0 disables interrupts.

D[7:1] Reserved

D0 T8IIF: CLG_T8I Interrupt Flag Bit

Indicates whether the cause of counter underflow interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

T8IIF is the CLG_T8I interrupt flag that is set to 1 when the counter underflows. T8IIF is reset by writing 1.

9 Real-Time Clock (RTC)

9.1 RTC Module Overview

The S1C17803 incorporates a real-time clock (RTC) with a perpetual calendar, and an OSC1 oscillator circuit to generate the operating clock for the RTC.

The RTC and OSC1 oscillator circuit operate in SLEEP mode. Moreover, the RTC can periodically generate interrupt requests to the CPU.

The main features of the RTC are outlined below.

- Contains time counters (seconds, minutes, and hours) and calendar counters (days, days of the week, months, and year).
- BCD data can be read from and written to both counters.
- Capable of controlling the starting and stopping of time clocks.
- A 30-second correction function can be implemented in software.
- Periodic interrupts are possible.
- Interrupt period can be selected from 1/64 second, 1 second, 1 minute, or 1 hour. (Level interrupt mode)
- Independent power supply, so that the RTC can continue operating even when system power is turned off.
- A built-in OSC1 oscillator circuit (crystal oscillator or external clock input) that generates a 32.768-kHz (typ.) operating clock. (See the "Clock Management Unit (CMU)" chapter.)
- Provides the #STBY and WAKEUP pins to control the system power supply.

Figure 9.1.1 shows a block diagram of the RTC.




Figure 9.1.1 RTC Block Diagram

9.2 RTC Counters

The RTC contains the following 13 counters, whose count values can be read out as BCD data from the respective registers. Each counter can also be set to any desired date and time by writing data to the respective register.

1-second counter

This 4-bit BCD counter counts in units of seconds. It counts from 0 to 9 synchronously with a 1-second signal derived from the 32.768-kHz OSC1 clock by dividing the clock into smaller frequencies. This counter is reset to 0 after 9 and outputs a carry over of 1 to the 10-second counter. The count data is read out and written using RTCSL[3:0]/RTC_SEC register.

10-second counter

This 3-bit BCD counter counts tens of seconds. It counts from 0 to 5 with 1 carried over from the 1-second counter. This counter is reset to 0 after 5 and outputs a carry over of 1 to the 1-minute counter. The count data is read out and written using RTCSH[2:0]/RTC_SEC register.

1-minute counter

This 4-bit BCD counter counts in units of minutes. It counts from 0 to 9 with 1 carried over from the 10-second counter. This counter is reset to 0 after 9 and outputs a carry over of 1 to the 10-minute counter. The count data is read out and written using RTCMIL[3:0]/RTC_MIN register.

10-minute counter

This 3-bit BCD counter counts tens of minutes. It counts from 0 to 5 with 1 carried over from the 1-minute counter. This counter is reset to 0 after 5 and outputs a carry over of 1 to the 1-hour counter. The count data is read out and written using RTCMIH[2:0]/RTC_MIN register.

1-hour counter

This 4-bit BCD counter counts in units of hours. It counts from 0 to 9 with 1 carried over from the 10-minute counter. This counter is reset to 0 after 9 and outputs a carry over of 1 to the 10-hour counter. The counter is reset at 24 o'clock. The count data is read out and written using RTCHL[3:0]/RTC_HOUR register.

10-hour counter

This 2-bit BCD counter counts tens of hours. With a carry over of 1 from the 1-hour counter, this counter counts from 0 to 2. The counter is reset at 24 o'clock, and outputs a carry over of 1 to the 1-day counter. The count data is read out and written using RTCHH[1:0]/RTC_HOUR register.

1-day counter

This 4-bit BCD counter counts in units of days. It counts from 0 to 9 with 1 carried over from the hour counter. This counter is reset to 0 after 9 and outputs a carry over of 1 to the 10-day counter. The number of days in each month and leap years are taken into account, so that the counter is reset to 1 when months change. The count data is read out and written using RTCDL[3:0]/RTC_DAY register.

10-day counter

This 2-bit BCD counter counts tens of days. It counts from 0 to 2 or 3 with 1 carried over from the 1-day counter. The number of days in each month and leap years are taken into account, so that when months change the counter is reset to 0 along with the 1-day counter, and outputs a carry over of 1 to the 1-month counter. The count data is read out and written using RTCDH[1:0]/RTC_DAY register.

1-month counter

This 4-bit BCD counter counts in units of months. It counts from 0 to 9 with 1 carried over from the day counter. This counter is reset to 0 after 9 and outputs a carry over of 1 to the 10-month counter. The counter is reset to 1 when years change. The count data is read out and written using RTCMOL[3:0]/RTC_MONTH register.

10-month counter

This counter counts in units of 10 months, and is set to 1 with 1 carried over from the 1-month counter. When years change, this counter is reset to 0 along with the 1-month counter, and outputs a carry over of 1 to the 1-year counter. The count data is read out and written using RTCMOH/RTC_MONTH register.

1-year counter

This 4-bit BCD counter counts in units of years. It counts from 0 to 9 with 1 carried over from the month counter. This counter is reset to 0 after 9 and outputs a carry over of 1 to the 10-year counter. The count data is read out and written using RTCYL[3:0]/RTC_YEAR register.

10-year counter

This 4-bit BCD counter counts tens of years. It counts from 0 to 9 with 1 carried over from the 1-year counter. The count data is read out and written using RTCYH[3:0]/RTC_YEAR register.

Days of week counter

This is a septenary counter (that counts from 0 to 6) representing the days of the week. It counts with the same timing as the 1-day counter. The count data is read out and written using RTCWK[2:0]/RTC_WEEK register. The correspondence between the counter values and days of the week can be set in a program as desired. Table 9.2.1 lists the basic correspondence.

RTCWK[2:0]	Days of the week
0x6	Saturday
0x5	Friday
0x4	Thursday
0x3	Wednesday
0x2	Tuesday
0x1	Monday
0x0	Sunday

Table 9.2.1 Correspondence between Counter Values and Days of the Week

(Default: indeterminate)

Initial counter values

When initially reset, the counter values are not initialized. After power-on, the counter values are indeterminate. Be sure to initialize the counters by following the procedure described in Section 9.3.2, "RTC Initial Sequence."

About detection of leap years

The algorithm used in the RTC to detect leap years is for Anno Domini (A.D.) only, and can automatically identify leap years up to the year 2399.

Years (0 to 99) without a remainder when divided by 4 are considered leap years. When the 1-year and 10-year counters both are 0, a common year is assumed.

9.3 RTC Control

9.3.1 Operating Clock Control

Counter clock

The RTC is clocked by the 32.768-kHz (typ.) OSC1 clock. The OSC1 clock is always supplied from the OSC1 oscillator circuit (even in HALT/SLEEP mode).

Register clock

The PCLK2 clock is used for accessing the RTC control registers. To setup the registers, this clock is required. After the registers are set up, the clock supply can be stopped by setting the CMU.

Setting the wait cycles for accessing the RTC module

In order to access the RTC registers properly even if the system operates with a high-speed clock, the SRAMC can insert a wait cycle in the RTC access cycle. The number of system clock cycles to be inserted as a wait cycle can be specified using RTC_WAIT[2:0]/RTC_WAIT register.

RTCWT[2:0]	Number of wait cycles
0x7	7 cycles
0x6	6 cycles
0x5	5 cycles
0x4	4 cycles
0x3	3 cycles
0x2	2 cycles
0x1	1 cycle
0x0	0 cycles (cannot be set)
	(Default: 0x7)

Table 9.3.1.1 Number of Wait Cycles during RTC Access

(Default: 0x7)

The S1C17803 is able to operate with RTC_WAIT[2:0] ≥ 1 .

9.3.2 RTC Initial Sequence

Immediately after power-on, the contents of RTC registers are indeterminate. After powering on, follow the procedure below to let the RTC start ticking the time. Later sections detail the contents of each control.

- 1. Power-on
- 2. System initialization processing and waiting for OSC1 stabilization

Although the OSC1 oscillator circuit starts oscillating immediately after power is switched on, a finite time of up to 3 seconds is required before the output clock stabilizes.

- Software reset Write 1 to RTCRST/RTC_CNTL0 register and then write 0 to reset the RTC.
- Confirming accessibility status of the RTC See Section 9.3.5, "Counter Hold and Busy Flag."
- Disabling the divider Write 1 to RTCSTP/RTC_CNTL0 register to stop the divider in the RTC module.
- Setting the RTC interrupt Set the RTC_INTMODE register. Be sure to set RTCIMD to 1 (level sense).
- Setting the date and time Set the RTC_SEC, RTC_MIN, RTC_HOUR, RTC_DAY, RTC_MONTH, RTC_YEAR, and RTC_WEEK registers. Then, write 0 to RTCHLD/RTC_CNTL1 register to release the 1-second, 10-second, 1-minute, 10-minute, 1-hour, 10-hour, 1-day, 10-day, 1-month, 10-month, 1-year, 10-year, and days of week counters from hold status.

Be sure to set RTC24H/RTC_CNTL0 register to 1.

 Starting the divider Write 0 to RTCSTP/RTC_CNTL0 register to run the divider in the RTC module.

9.3.3 Counter Settings

Idle counters can be accessed for read or write at any time.

However, settings like those shown below should be avoided, since such settings may cause timekeeping errors.

- Settings exceeding the effective range Do not set count data exceeding 60 seconds, 60 minutes, 24 hours, 31 days, 12 months, or 99 years.
- · Settings nonexistent in the calendar

Do not set such nonexistent dates as April 31 or February 29, 2006. Even if such settings are made, the counters operate normally, so that when 1 is carried over from the hour counter to the 1-day counter, the day counter counts up to the first day of the next month. (For April 31, the day counter counts up to May 1; for February 29, 2006, the day counter counts up to March 1, 2006.)

If any counter must be rewritten while operating, there is a procedure that must be followed to ensure that the counter is rewritten correctly. For details, see Section 9.3.5, "Counter Hold and Busy Flag."

9.3.4 Start/Stop and Software Reset

Starting and stopping divider

The RTC starts counting when RTCSTP/RTC_CNTL0 register is set to 0, and stops counting when this bit is set to 1.

The RTC is started/stopped by writing data to RTCSTP at the 32-kHz input clock divide-by stage of 8,192 Hz or those stages that follow. The RTC does not stop at up to the input clock divide-by-2 stage (16,384 Hz).

If the RTC stops counting when 1 is carried over to the next-digit counter, the count value may be corrupted. Therefore, see the next section to ensure that 1 is not carried over when counters are made to stop. This is unnecessary, however, when the contents of all counters are newly set again.

Software reset

RTCRST/RTC_CNTL0 register is the software reset bit used to reset the items shown below.

- Divider (32 kHz to 2 Hz bits)
- Interrupt request signal
- WAKEUP signal
- Some register bits (see Section 9.6 for the control bits and their initial values.)

To perform software reset, write 1 to RTCRST and then write back to 0.

The registers initialized by software reset must be re-programmed after releasing from reset status.

The divider bits above are cleared 0. The output signals above become inactive while RTCRST is set to 1 and are enabled to be output again after RTCRST is set to 0.

9.3.5 Counter Hold and Busy Flag

If 1 is carried over when reading the counters, the correct counter value may not be read out. Moreover, if a write or stop operation is attempted, the counter value may be corrupted. Therefore, whether counters are in a carry (busy) state should be checked before reading or writing data from or to the count registers. For this purpose, control bits RTCBSY/RTC_CNTL1 register and RTCHLD/RTC_CNTL1 register are provided.

RTCBSY is a read-only flag indicating that carry is taking place. RTCBSY is set to 1 when carry is taking place; otherwise, it is 0. RTCBSY should be confirmed as being 0 before accessing the counters to ensure that the correct value will be read or set.

Writing 1 to RTCHLD suspends the counter operations. Note, however, that writing 1 to RTCHLD is ignored if RTCBSY is set to 1.

RTCBSY = 0 (RTC accessible)

When a value of 0 is read from RTCBSY after writing 1 to RTCHLD, it means that carry is not taking place. In this state, counter data can be read from or written to.

After 1 is written to RTCHLD, the counters stop operating. So RTCBSY is fixed at 0, as carry will not take place. In this case, the counter hold function is also actuated, with a carry over of 1 to the 1-second counter disabled in hardware. The divider (counter for less than one second) continues operating.

Read or write data from/to the counter registers.

After reading or writing data, reset RTCHLD to 0.

If 1 is being carried over when data is being read or written from/to a counter in the hold state, 1 second is automatically added to correct the counter values when RTCHLD is reset to 0. This correction is only effective for 1 second and no correction is conducted on the carry encountered in the second time and on. In this case, the timekeeping data gets out of order. Therefore, be sure to reset RTCHLD to 0 as soon as possible after completing the required read or write operation.

RTCBSY = 1 (RTC is busy)

When a value of 1 is read from RTCBSY after writing 1 to RTCHLD, it means that carry is taking place. In this case, writing 1 to RTCHLD is ignored and RTCHLD retains 0.

A period of 4 ms per second is required for a carry over of 1 to the counters. In this case, [A] repeat writing 1 to RTCHLD and checking RTCBSY or [B] write 1 to RTCHLD and check RTCBSY after waiting for 4 ms.




Figure 9.3.5.1 Procedure for Checking whether the RTC is Busy

9.3.6 30-second Correction

The description "30-second correction" means resetting the seconds to 0 and adding 1 to the minutes when seconds of the time clock are in the range of 30 to 59 seconds. When in the range of 0 to 29 seconds, the RTC resets the seconds to 0 but it does not change the minutes. This function may be used to round up seconds to minutes when resetting seconds in an application.


This function can be executed by writing 1 to RTCADJ/RTC_CNTL0 register. Writing 1 to RTCADJ causes the RTC to operate as follows:

- When the 10-second counter is 3 or more, the RTC generates a carry over of 1 to start counting by the 1-minute counter.
- When the 10-second counter is 2 or less, the RTC does not generate a carry over of 1.

After RTCADJ is set to 1, it remains set for the 4-ms period required for this processing, then automatically returns to 0. To check whether the 30-second correction processing has completed or not, [A] repeat checking RTCADJ or [B] check RTCADJ after waiting for 4 ms.

Accessing the counters while RTCADJ = 1 is prohibited. Writing 0 to RTCADJ and writing 1 to RTCRST are also prohibited, because it would cause the RTC to operate erratically.

Writing 1 to RTCADJ when RTCBSY is 1 may corrupt the counter values. Always make sure that RTCBSY is set to 0 before writing 1 to RTCADJ.





9.4 RTC Interrupts

The RTC has a function to generate interrupts at given intervals.

Since the RTC is active even in standby mode, interrupts may be used to cancel SLEEP mode.

This section describes the internal interrupt control function of the RTC. To generate interrupts to the CPU, the interrupt controller (ITC) must also be set up. For details on how to control the ITC, see the "Interrupt Controller (ITC)" chapter. For details on how to cancel SLEEP mode using an interrupt, see the "Clock Management Unit (CMU)" chapter.

Interrupt cycle setting

The interrupt cycle (in which the RTC outputs interrupt requests at specific intervals) can be selected from four choices listed in Table 9.4.1 by using RTCT[1:0]/RTC_INTMODE register.

	upt Oyolo Octaings
RTCT[1:0]	Interrupt cycle
0x3	1 hour
0x2	1 minute
0x1	1 second
0x0	1/64 second

Table 9.4.1 Interrupt Cycle Settings

RTCT[1:0] should be set while RTC interrupts are disabled. (See the procedure for enabling and disabling interrupts described below.)

Setting interrupt conditions

The RTC of the S1C17803 supports level-sensed interrupt only. Although RTCIMD/RTC_INTMODE register is provided for selecting the interrupt mode, it must be set to 1.

Enabling and disabling interrupts

The RTC interrupt requests output to the ITC are enabled by setting RTCIEN/RTC_INTMODE register to 1 and disabled by setting it to 0.

RTC interrupts will be generated according to the divider and counter status and the time between writing 1 to RTCIEN and the first interrupt request is not fixed. Use the second and subsequent interrupts as valid.

Interrupt status

When the RTC is up and running, RTCIRQ/RTC_INTSTAT register is set at the cyclic interrupt intervals set up by RTCT[1:0]. When RTC interrupts are enabled by RTCIEN, interrupt requests are sent to the ITC. Writing 1 to this status bit clears the bit. Because this bit is not cleared in hardware, be sure to clear it in software after an interrupt is generated. If this bit remains set while interrupts are re-enabled or control is returned from the interrupt handler routine by the reti instruction, the same interrupt may be generated again. When RTCIEN is set to 0 (interrupt disabled), RTCIRO is fixed at 0 (will not be set to 1).

Precautions

All RTC interrupt control bits described above are indeterminate when power is turned on. Moreover, these bits are not initialized to specific values by an initial reset.

After power-on, be sure to set RTCIEN to 0 (interrupt disabled) to prevent the occurrence of unwanted RTC interrupts. Also be sure to write 1 to RTCIRQ to reset it.

When a software reset is performed (RTCRST $\rightarrow 1 \rightarrow 0$), RTCIRQ and RTCIEN are reset to 0 to disable the interrupt request output. Also RTCT[1:0] is reset to 0x1.


9.5 WAKEUP and #STBY Pins

The S1C17803 has a battery backup function that allows the system to turn the system power (LVDD, BUSIO_VDD, IO1_VDD, IO2_VDD, AVDD) off with the RTC (including the OSC1 oscillator circuit) kept active and the BBRAM data maintained by supplying RTCVDD. The RTC provides the WAKEUP and #STBY pins used for controlling this function.

The #STBY pin is used to disconnect the circuits driven with RTCVDD (RTC, OSC1, and BBRAM) from the other circuits driven with LVDD, BUSIO_VDD, IO1_VDD, IO2_VDD, and AVDD (including the control registers for RTC and OSC1). The #STBY pin must be set to a high level during normal operation. Setting the #STBY pin to a low level from outside the IC disconnects the RTCVDD circuits from the system allowing the system power (LVDD, BUSIO_VDD, IO1_VDD, IO1_VDD, IO1_VDD, IO1_VDD, IO1_VDD, IO2_VDD, AVDD) turned off.

The WAKEUP pin is an output pin of which the output can be controlled by the RTC interrupt or software. This output can control the external regulator to turn the system power (LVDD, BUSIO_VDD, IO1_VDD, IO2_VDD, AVDD) on and off. Note that leakage currents flow from the RTCVDD system to the LVDD, BUSIO_VDD, IO1_VDD, IO2_VDD, IO2_VDD, IO2_VDD, and AVDD systems if the system power is turned off when the #STBY pin is set to a high level. Therefore, the #STBY pin must be set to a low level before the system power is turned off.

Figure 9.5.1 shows an example of system standby/wakeup circuit using the WAKEUP and #STBY pins.



* LVDD, BUSIO_VDD, IO1_VDD, IO2_VDD, AVDD

Figure 9.5.1 Example of System Standby/Wakeup Circuit

Selecting the WAKEUP signal polarity

Use WUP_POL/RTC_WAKEUP register to select the WAKEUP output level when it is asserted by an RTC interrupt or software control.

The WAKEUP output is configured to active high signal when WUP_POL is set to 0 or active low signal when WUP_POL is set to 1. WUP_POL is not initialized at initial reset, therefore, it must be initialized with software when using the WAKEUP output.

Controlling the WAKEUP output

Controlling by an RTC interrupt

When the cause of RTC interrupt that has been selected with software (see Section 9.4) occurs, the WAKEUP signal is asserted similar to the interrupt request signal. The RTC maintains the WAKEUP signal at the active level until the system resumes operating and clears the RTC interrupt status bit RTCIRQ/RTC_INTSTAT register. The WAKEUP signal will be negated after RTCIRQ is cleared.

Software control

The WAKEUP output can also be controlled using WUP_CTL/RTC_WAKEUP register.

The WAKEUP signal is asserted by setting WUP_CTL to 1 and is negated by setting WUP_CTL to 0. WUP_ CTL is not initialized at initial reset, therefore, it must be set to 1 (active) at the beginning with the initialize routine.

The table below shows the WAKEUP signal status according to the control bit.

	Control bit settings								
WUP_POL	WUP_CTL	RTCIRQ	WAKEUP pin status						
1	1	1	0 (Low)						
1	1	0	0 (Low)						
1	0	1	0 (Low)						
1	0	0	1 (High)						
0	1	1	1 (High)						
0	1	0	1 (High)						
0	0	1	1 (High)						
0	0	0	0 (Low)						

Table 9.5.1 WAKEUP Signal Status

When a software reset is performed (RTCRST $\rightarrow 1 \rightarrow 0$), WUP_CTL and WUP_POL are reset to 0 to set the WAKEUP signal to 0.

Control procedures

The following shows some power control procedures using the system standby/wakeup circuit shown in Figure 9.5.1. The description below assumes that the power (5 V) is supplied to the regulator and the WAKEUP signal polarity is set to active high.

Power On using the POWER SW

- (1) Press the POWER SW. The switch must be held down until Step (5) has completed.
- (2) The regulator is enabled to output voltage and the 3.3 V (and 5 V) voltage is supplied to the S1C17803 LVDD, BUSIO_VDD, IO1_VDD, IO2_VDD, and AVDD pins.
- (3) The CPU starts operating and executes the initialize routine after power-on reset.
- (4) Configure GPIO (2) as an output port and set the port output level to 1 (high). This signal is fed to the #STBY pin resulting that the RTCVDD system circuits will be connected to the system.
- (5) Write 0x2 to the RTC_WAKEUP register to set the WAKEUP polarity to active high and enable the WAKE-UP pin to output 1 (high). This control fixes the regulator output to be enabled, thus the POWER SW can be released (turned off).
- (6) Read the key from the specific BBRAM location and check whether the backup data is valid or not (e.g. valid if 0xaa). Then if valid, read the backup data from the BBRAM.
- (7) Clear the key located in the BBRAM (e.g. write a value such as 0x00).
- (8) Execute other processing.

Keep the #STBY input = 1 and WAKEUP output = 1 conditions while the IC is operating.

Power Off using the POWER SW

The following procedure should be started under the above condition (#STBY input = 1 and WAKEUP output = 1).

- (1) Press the POWER SW.
- (2) The GPIO (1) port inputs 1 (high). Detect this status by reading the input data or using an interrupt from the port, and execute the sequence to place the S1C17803 into battery backup mode.

- (3) Copy the data required to be saved into the BBRAM. In addition to this, write a key for indicating that the backup data is valid (e.g. 0xaa) to the specific location in the BBRAM.
- (4) Set the RTC interrupt conditions and enable the interrupt. (when restarting the system using an RTC interrupt)
- (5) Write 0x0 to the RTC_WAKEUP register to set the WAKEUP pin to output 0 (low).
- (6) Set the GPIO (2) port to output 0 (low). This signal is fed to the #STBY pin resulting that the RTCVDD system circuits will be disconnected from the system.
- (7) (After the POWER SW is turned off if it is still on,) The regulator stops generating 3.3 V (and 5 V) and the power of the S1C17803 except the RTCVDD is turned off.

When automatically turning the system power off by software control, start the above procedure from Step (3).

Power On using an RTC interrupt

- (1) When an RTC interrupt occurs, the WAKEUP output level goes 1 (high).
- (2) The regulator is enabled to output voltage and the 3.3 V (and 5 V) voltage is supplied to the S1C17803 LVDD, BUSIO_VDD, IO1_VDD, IO2_VDD, and AVDD pins.
- (3) The CPU starts operating and executes the initialize routine after power-on reset.
- (4) Configure GPIO (2) as an output port and set the port output level to 1 (high). This signal is fed to the #STBY pin resulting that the RTCVDD system circuits will be connected to the system.
- (5) Write 0x2 to the RTC_WAKEUP register to set the WAKEUP polarity to active high and enable the WAKEUP pin to output 1 (high). This control fixes the regulator output to be enabled.
- (6) Reset RTCIRQ/RTC_INTSTAT register to 0.
- (7) Read the key from the specific BBRAM location and check whether the backup data is valid or not (e.g. valid if 0xaa). Then if valid, read the backup data from the BBRAM.
- (8) Clear the key located in the BBRAM (e.g. write a value such as 0x00).
- (9) Execute other processing.

9.6 Details of Control Registers

Address		Register name	Function				
0x80800	RTC_INTSTAT	RTC Interrupt Status Register	Indicates RTC interrupt status.				
0x80801	RTC_INTMODE	RTC Interrupt Mode Register	Sets up RTC interrupt modes.				
0x80802	RTC_CNTL0	RTC Control 0 Register	Controls the RTC.				
0x80803	RTC_CNTL1	RTC Control 1 Register					
0x80804	RTC_SEC	RTC Second Register	Second counter data				
0x80805	RTC_MIN	RTC Minute Register	Minute counter data				
0x80806	RTC_HOUR	RTC Hour Register	Hour counter data				
0x80807	RTC_DAY	RTC Day Register	Day counter data				
0x80808	RTC_MONTH	RTC Month Register	Month counter data				
0x80809	RTC_YEAR	RTC Year Register	Year counter data				
0x8080a	RTC_WEEK	RTC Days of Week Register	Days of week counter data				
0x8080f	RTC_WAKEUP	RTC Wakeup Configuration Register	Sets up RTC wakeup conditions.				
0x80910	RTC_WAIT	RTC Wait Control Register	Sets up RTC access cycle.				

Table 9.6.1 RTC Register List

The following describes each RTC register. These are all 8-bit registers.

- Notes: When data is written to the register, the "Reserved" bits must always be written as 0 and not 1.
 - The contents of all RTC control registers are indeterminate when power is turned on, and are not initialized to specific values by initial reset. These registers should be initialized in software.
 - If 1 is being carried over when the counters are accessed for read, the correct counter value may not be read out. Moreover, attempting to write to a counter or other control register may corrupt the counter value. Therefore, do not write to counters while 1 is being carried over. For the correct method of operation, see Section 9.3.5, "Counter Hold and Busy Flag."

RTC Interrupt Status Register (RTC_INTSTAT)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
RTC Interrupt	0x80800	D7–1	-	reserved	Γ	_	-		-	-	0 when being read.
Status Register	(8 bits)	D0	RTCIRQ	Interrupt status	1	Occurred	0 1	Not occurred	X (0)	R/W	Reset by writing 1.
(RTC_INTSTAT)											
Init : () indicates the value set after a software reset (BTCBST $\rightarrow 1 \rightarrow 0$) is performed											

Init.: () indicates the value set after a software reset (RTCRST \rightarrow 1 \rightarrow 0) is performed.

D[7:1] Reserved

D0 **RTCIRQ: Interrupt Status Bit**

This bit indicates whether a cause of RTC interrupt occurred as follows:

- 1 (R): Cause of interrupt occurred
- 0(R): No cause of interrupt occurred (software reset value)
- 1 (W): Resets this bit to 0
- 0 (W): Has no effect

This bit is set at cyclic interrupt intervals set up by RTCT[1:0]/RTC_INTMODE register. When RTC interrupts have been enabled by RTCIEN/RTC INTMODE register at this time, an interrupt request is sent to the ITC.

Note: Writing 1 to this status bit clears it. Because this bit is not cleared in hardware, be sure to clear it in software after an interrupt is generated. If this bit remains set while interrupts are re-enabled or control is returned from the interrupt handler routine by the reti instruction, the same interrupt may be generated again. Moreover, the value of this bit is indeterminate after poweron, and is not initialized to 0 by initial reset. To prevent the occurrence of unwanted RTC interrupts, be sure to reset this bit in software after power-on and initial reset.

RTC Interrupt Mode Register (RTC_INTMODE)

Register name	Address	Bit	Name	Function	Set	Init.	R/W	Remarks	
RTC Interrupt	0x80801	D7–4	-	reserved	-		-	-	0 when being read.
Mode Register	(8 bits)	D3–2	RTCT[1:0]	RTC interrupt cycle setup	RTCT[1:0]	Cycle	X	R/W	
(RTC_INTMODE)					0x3	1 hour	(0x1)		
					0x2	1 minute			
					0x1	1 second			
					0x0	1/64 second			
		D1	RTCIMD	reserved		1	X (1)	R/W	Always set to 1.
		D0	RTCIEN	RTC interrupt enable	1 Enable	0 Disable	X (0)	R/W	

Init.: () indicates the value set after a software reset (RTCRST \rightarrow 1 \rightarrow 0) is performed.

D[7:4] Reserved

D[3:2] RTCT[1:0]: RTC Interrupt Cycle Setup Bits

These bits select the RTC interrupt cycle.

	apt eyele eetmige				
RTCT[1:0]	Interrupt cycle				
0x3	1 hour				
0x2	1 minute				
0x1	1 second				
0x0	1/64 second				

Table 9.6.2 Interrupt Cycle Settings

(Default: indeterminate, software reset: 0x1)

RTCIRQ/RTC_INTSTAT register is set by a count-up pulse of the interrupt cycle counter selected. When RTC interrupts are enabled by RTCIEN, an interrupt request is sent to the ITC.

RTCT[1:0] should be set while RTC interrupts are disabled. (These bits may also be set simultaneously when RTC interrupts are enabled.)

D1 RTCIMD: Reserved (Always be sure to set to 1.)

D0 RTCIEN: RTC Interrupt Enable Bit

This bit enables or disables RTC interrupt request output to the ITC.

- 1 (R/W): Enable interrupts
- 0 (R/W): Disable interrupts (software reset value)

To generate an RTC interrupt or use an RTC interrupt request signal to turn off SLEEP mode, set this bit to 1. When this bit is 0, no interrupts are generated and SLEEP mode cannot be turned off.

Note: The value of RTCIEN is indeterminate after power-on, and not initialized to 0 by initial reset. To prevent the occurrence of unwanted RTC interrupts, be sure to clear this bit in software after power-on and initial reset.

RTC Control 0 Register (RTC_CNTL0)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
RTC Control 0	0x80802	D7–5	-	reserved		-	-		-	-	0 when being read.
Register	(8 bits)	D4	RTC24H	24H mode select	1	24H	0	reserved	X (0)	R/W	Always set to 1.
(RTC_CNTL0)								(use prohib-			
								ited)			
		D3	-	reserved		-	-		-	-	0 when being read.
		D2	RTCADJ	30-second adjustment	1	Adjust	0	-	X (0)	R/W	
		D1	RTCSTP	Divider run/stop control	1	Stop	0	Run	X (0)	R/W	
		D0	RTCRST	Software reset	1	Reset	0	-	X (X)	R/W	

Init.: () indicates the value set after a software reset (RTCRST \rightarrow 1 \rightarrow 0) is performed.

D[7:5] Reserved

D4 RTC24H: 24H Mode Select Bit

This bit sets the hour counter to 24-hour mode.

- 1 (R/W): 24-hour mode
- 0 (R/W): Reserved (software reset value)
- Notes: Always be sure to set RTC24H to 1 (24H mode).
 - Rewriting RTC24H may corrupt the count data for hours, days, months, years, or days of the week. Therefore, after changing the RTC24H setting, be sure to set data back in these counters again.

D3 Reserved

D2 RTCADJ: 30-second Adjustment Bit

This bit executes 30-second correction.

- 1 (W): Execute 30-second correction
- 0 (W): Has no effect
- 1 (R): 30-second correction being executed
- 0 (R): 30-second correction completed (not being executed) (software reset value)

The description "30-second correction" means adding 1 to the minutes when seconds of the time clock are in the 30-to-59 second range, and doing nothing in the 0-to-29 second range. This function may be used to round up seconds to minutes when resetting seconds in an application.

Writing 1 to this bit causes the RTC to operate as follows:

- When the 10-second counter is 3 or more, the RTC generates a carry over of 1 to start counting by the 1-minute counter.
- When the 10-second counter is 2 or less, the RTC does not generate a carry over of 1.

After being set to 1, this bit remains set for the 4-ms period needed for the processing above, then is automatically reset to 0.

Note: Accessing the counters while RTCADJ = 1 is prohibited. Writing 0 to this bit during such time is also prohibited, because it would cause the RTC to operate erratically.

D1 RTCSTP: Divider Run/Stop Control Bit

This bit starts or stops the divider. It also indicates divider operating status.

- 1 (W): Stops divider
- 0 (W): Starts divider

1 (R/W): Divider/counters are idle

0 (R/W): Divider/counters are operating (software reset value)

Setting this bit to 0 starts the divider; setting it to 1 stops the divider.

The value read from this bit is 0 when the divider/counters are operating, and 1 when the counters are idle.

This bit starts/stops the divider at the 32-kHz input clock divide-by stage of 8,192 Hz or stages that follow. The counters do not stop at up to the input clock divide-by-2 stage (16,384 Hz).

If the divider stops while carry of a counter is taking place, the count value may be corrupted. Therefore, see Section 9.3.5 to ensure that carry is not taking place when the divider is stopped. This is not required when, for example, the contents of all counters are newly set again.

D0 RTCRST: Software Reset Bit

This bit resets the divider and output signals.

1 (R/W): Reset

0 (R/W): Negate reset

To perform software reset, write 1 to RTCRST and then write 0.

The software reset clears the 32 kHz to 2 Hz divider bits, negates the interrupt request and WAKEUP signals, and initializes some control bits.

When setting up the RTC, first perform software reset using RTCRST.

RTC Control 1 Register (RTC_CNTL1)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
RTC Control 1	0x80803	D7–2	-	reserved		-	-		-	-	0 when being read.
Register	(8 bits)	D1	RTCBSY	Counter busy flag	1	Busy	0	R/W possible	X (0)	R	
(RTC_CNTL1)		D0	RTCHLD	Counter hold control	1	Hold	0	Running	X (0)	R/W	

Init.: () indicates the value set after a software reset (RTCRST \rightarrow 1 \rightarrow 0) is performed.

D[7:2] Reserved

D1 RTCBSY: Counter Busy Flag Bit

This flag indicates whether 1 is being carried over to the next-digit counter.

- 1 (R): Busy (while carry is taking place)
- 0 (R): Accessible for read/write

If 1 is being carried over while the counters are being read, correct counter values may not be read. Moreover, attempting a write or stop operation may corrupt the counter values. Therefore, this bit should be checked to confirm that the counters are not in a carry (busy) state before reading or writing data from or to the counter registers.

When a value of 0 is read from RTCBSY after writing 1 to RTCHLD, it means that carry is not taking place. In this state, counter data can be read from or written to.

After 1 is written to RTCHLD, the counters stop operating. So RTCBSY is fixed at 0, as carry will not take place. In this case, the counter hold function is also actuated, with a carry over of 1 to the 1-second counter disabled in hardware. The divider (counter for less than one second) continues operating. Read or write data from/to the counter registers.

After reading or writing data, reset RTCHLD to 0.

If 1 is being carried over when data is being read or written from/to a counter in the hold state, 1 second is automatically added to correct the counter values when RTCHLD is reset to 0. This correction is only effective for 1 second and no correction is conducted on the carry encountered in the second time and on. In this case, the timekeeping data gets out of order. Therefore, be sure to reset RTCHLD to 0 as soon as possible after completing the required read or write operation. When a value of 1 is read from RTCBSY after writing 1 to RTCHLD, it means that carry is taking place. In this case, writing 1 to RTCHLD is ignored and RTCHLD retains 0.

A period of 4 ms per second is required for a carry over of 1 to the counters. In this case, repeat writing 1 to RTCHLD and checking RTCBSY, or write 1 to RTCHLD and check RTCBSY after waiting for 4 ms.

D0 RTCHLD: Counter Hold Control Bit

This bit allows the busy state of counters to be checked and the counters held intact.

1 (R/W): Checks for busy state/Holds counters

0 (R/W): Normal operation

For the operation of this bit, see the description of RTCBSY above.

RTC Second Register (RTC_SEC)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
RTC Second	0x80804	D7	-	reserved	-	-	-	0 when being read.
Register	(8 bits)	D6–4	RTCSH[2:0]	RTC 10-second counter	0 to 5	X (*)	R/W	
(RTC_SEC)		D3–0	RTCSL[3:0]	RTC 1-second counter	0 to 9	X (*)	R/W	1

* Software reset (RTCRST \rightarrow 1 \rightarrow 0) does not affect the counter values. This register retains the value set before a software reset is performed.

Note: Data should not be read from or written to the counters while 1 is being carried over. (See Section 9.3.5, "Counter Hold and Busy Flag.")

D7 Reserved

D[6:4] RTCSH[2:0]: RTC 10-second Counter Bits

These bits comprise a 3-bit BCD counter used to count tens of seconds. The counter counts from 0 to 5 with a carry over of 1 from the 1-second counter. This counter is reset to 0 after 5 and outputs a carry over of 1 to the 1-minute counter.

D[3:0] RTCSL[3:0]: RTC 1-second Counter Bits

These bits comprise a 4-bit BCD counter used to count units of seconds. The counter counts from 0 to 9 synchronously with a 1-second signal derived from the 32.768-kHz OSC1 clock. This counter is reset to 0 after 9 and outputs a carry over of 1 to the 10-second counter.

RTC Minute Register (RTC_MIN)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
RTC Minute	0x80805	D7	-	reserved	-	-	-	0 when being read.
Register	(8 bits)	D6–4	RTCMIH[2:0]	RTC 10-minute counter	0 to 5	X (*)	R/W	
(RTC_MIN)		D3–0	RTCMIL[3:0]	RTC 1-minute counter	0 to 9	X (*)	R/W	
* Coffuero rooo	+ /DTOD	CT \ 1	> 0) dooo r	at affect the counter values. The	nia register retains the value	oot h	oforo	a aaftwara raaat ia

* Software reset (RTCRST \rightarrow 1 \rightarrow 0) does not affect the counter values. This register retains the value set before a software reset is performed.

Note: Data should not be read from or written to the counters while 1 is being carried over. (See Section 9.3.5, "Counter Hold and Busy Flag.")

D7 Reserved

D[6:4] RTCMIH[2:0]: RTC 10-minute Counter Bits

These bits comprise a 3-bit BCD counter used to count tens of minutes. The counter counts from 0 to 5 with a carry over of 1 from the 1-minute counter. This counter is reset to 0 after 5 and outputs a carry over of 1 to the 1-hour counter.

D[3:0] RTCMIL[3:0]: RTC 1-minute Counter Bits

These bits comprise a 4-bit BCD counter used to count units of minutes.

The counter counts from 0 to 9 with a carry over of 1 from the 10-second counter. This counter is reset to 0 after 9 and outputs a carry over of 1 to the 10-minute counter.

RTC Hour Register (RTC_HOUR)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
RTC Hour	0x80806	D7–6	-	reserved	-	-	-	0 when being read.
Register	(8 bits)	D5–4	RTCHH[1:0]	RTC 10-hour counter	0 to 2	X (*)	R/W	
(RTC_HOUR)		D3–0	RTCHL[3:0]	RTC 1-hour counter	0–9	X (*)	R/W	

* Software reset (RTCRST \rightarrow 1 \rightarrow 0) does not affect the counter values. This register retains the value set before a software reset is performed.

- **Notes:** Data should not be read from or written to the counters while 1 is being carried over. (See Section 9.3.5, "Counter Hold and Busy Flag.")
 - Rewriting RTC24H/RTC_CNTL0 register may corrupt the count data in this register. Therefore, after changing the RTC24H setting, be sure to set up this register again.

D[7:6] Reserved

D[5:4] RTCHH[1:0]: RTC 10-hour Counter Bits

These bits comprise a 2-bit BCD counter used to count tens of hours. With a carry over of 1 from the 1-hour counter, the counter counts from 0 to 2. The counter is reset at 24 o'clock, and outputs a carry over of 1 to the 1-day counter.

D[3:0] RTCHL[3:0]: RTC 1-hour Counter Bits

These bits comprise a 4-bit BCD counter used to count units of hours.

The counter counts from 0 to 9 with a carry over of 1 from the 10-minute counter. This counter is reset to 0 after 9 and outputs a carry over of 1 to the 10-hour counter. The counter is reset at 24 o'clock.

RTC Day Register (RTC_DAY)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
RTC Day	0x80807	D7–6	-	reserved	-	-	-	0 when being read.
Register	(8 bits)	D5–4	RTCDH[1:0]	RTC 10-day counter	0 to 3	X (*)	R/W	
(RTC_DAY)		D3–0	RTCDL[3:0]	RTC 1-day counter	0 to 9	X (*)	R/W	

* Software reset (RTCRST \rightarrow 1 \rightarrow 0) does not affect the counter values. This register retains the value set before a software reset is performed.

- **Notes**: Data should not be read from or written to the counters while 1 is being carried over. (See Section 9.3.5, "Counter Hold and Busy Flag.")
 - Rewriting RTC24H/RTC_CNTL0 register may corrupt the count data in this register. Therefore, after changing the RTC24H setting, be sure to set up this register again.

D[7:6] Reserved

D[5:4] RTCDH[1:0]: RTC 10-day Counter Bits

These bits comprise a 2-bit BCD counter used to count tens of days. The counter counts from 0 to 2 or 3 with a carry over of 1 from the 1-day counter. The number of days in each month and leap years are taken into account, so that when months change the counter is reset to 0 along with the 1-day counter, and a carry over of 1 is output to the 1-month counter.

D[3:0] RTCDL[3:0]: RTC 1-day Counter Bits

These bits comprise a 4-bit BCD counter used to count units of days.

The counter counts from 0 to 9 with a carry over of 1 from the hour counter. This counter is reset to 0 after 9 and outputs a carry over of 1 to the 10-day counter. The number of days in each month and leap years are taken into account, so that the counter is reset to 1 when months change.

RTC Month Register (RTC_MONTH)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
RTC Month	0x80808	D7–5	-	reserved	-	-	-	0 when being read.
Register	(8 bits)	D4	RTCMOH	RTC 10-month counter	0 to 1	X (*)	R/W	
(RTC_MONTH)		D3–0	RTCMOL[3:0]	RTC 1-month counter	0 to 9	X (*)	R/W	

* Software reset (RTCRST \rightarrow 1 \rightarrow 0) does not affect the counter values. This register retains the value set before a software reset is performed.

- **Notes:** Data should not be read from or written to the counters while 1 is being carried over. (See Section 9.3.5, "Counter Hold and Busy Flag.")
 - Rewriting RTC24H/RTC_CNTL0 register may corrupt the count data in this register. Therefore, after changing the RTC24H setting, be sure to set up this register again.

D[7:5] Reserved

D4 RTCMOH: RTC 10-month Counter Bit

This is a tens of months count bit.

This bit is set to 1 with a carry over of 1 from the 1-month counter. When years change, this bit is reset to 0 along with the 1-month counter, and a carry over of 1 is output to the 1-year counter.

D[3:0] RTCMOL[3:0]: RTC 1-month Counter Bits

These bits comprise a 4-bit BCD counter used to count units of months.

The counter counts from 0 to 9 with a carry over of 1 from the day counter. This counter is reset to 0 after 9 and outputs a carry over of 1 to the 10-month counter. The counter is reset to 1 when years change.

RTC Year Register (RTC_YEAR)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
RTC Year	0x80809	D7–4	RTCYH[3:0]	RTC 10-year counter	0 to 9	X (*)	R/W	
Register	(8 bits)	D3-0	RTCYL[3:0]	RTC 1-year counter	0 to 9	X (*)	R/W	
(RTC YEAR)				-				

* Software reset (RTCRST \rightarrow 1 \rightarrow 0) does not affect the counter values. This register retains the value set before a software reset is performed.

- **Notes:** Data should not be read from or written to the counters while 1 is being carried over. (See Section 9.3.5, "Counter Hold and Busy Flag," and Section 9.3.6, "Reading from and Writing to Counters in Operation.")
 - Rewriting RTC24H/RTC_CNTL0 register may corrupt the count data in this register. Therefore, after changing the RTC24H setting, be sure to set up this register again.

D[7:4] RTCYH[3:0]: RTC 10-year Counter Bits

These bits comprise a 4-bit BCD counter used to count tens of years. The counter counts from 0 to 9 with a carry over of 1 from the 1-year counter.

D[3:0] RTCYL[3:0]: RTC 1-year Counter Bits

These bits comprise a 4-bit BCD counter used to count units of years.

The counter counts from 0 to 9 with a carry over of 1 from the month counter. This counter is reset to 0 after 9 and outputs a carry over of 1 to the 10-year counter.

RTC Days of Week Register (RTC_WEEK)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
RTC Days of	0x8080a	D7–3	-	reserved	-	-	-	-	0 when being read.
Week Register	(8 bits)	D2–0	RTCWK[2:0]	RTC days of week counter	RTCWK[2:0]	Days of week	X (*)	R/W	
(RTC_WEEK)					0x7	-			
					0x6	Saturday			
					0x5	Friday			
					0x4	Thursday			
					0x3	Wednesday			
					0x2	Tuesday			
					0x1	Monday			
					0x0	Sunday			

* Software reset (RTCRST \rightarrow 1 \rightarrow 0) does not affect the counter values. This register retains the value set before a software reset is performed.

- **Notes:** Data should not be read from or written to the counters while 1 is being carried over. (See Section 9.3.5, "Counter Hold and Busy Flag," and Section 9.3.6, "Reading from and Writing to Counters in Operation.")
 - Rewriting RTC24H/RTC_CNTL0 register may corrupt the count data in this register. Therefore, after changing the RTC24H setting, be sure to set up this register again.

D[7:3] Reserved

D[2:0] RTCWK[2:0]: RTC Days of Week Counter Bits

This is a septenary counter (that counts from 0 to 6) representing days of the week. This counter counts at the same timing as the 1-day counter.

The correspondence between the counter values and days of the week can be set in a program as desired. Table 9.6.3 lists the basic correspondence.

RTCWK[2:0]	Days of the week		
0x6	Saturday		
0x5	Friday		
0x4	Thursday		
0x3	Wednesday		
0x2	Tuesday		
0x1	Monday		
0x0	Sunday		

Table 9.6.3 Correspondence between Counter Values and Days of the Week
--

(Default: indeterminate, software reset: previous value retained)

RTC Wakeup Configuration Register (RTC_WAKEUP)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
RTC Wakeup	0x8080f	D7–2	-	reserved		-	-		-	-	0 when being read.
Configuration	(8 bits)										
Register		D1	WUP_CTL	WAKEUP control	1	Active	0	Inactive	X (0)	R/W	
(RTC_WAKEUP)		D0	WUP_POL	WAKEUP polarity select	1	Active low	0	Active high	X (0)	R/W	
Init: () indicates the value set after a software reset ($PTCPET \rightarrow 1 \rightarrow 0$) is performed											

Init.: () indicates the value set after a software reset (RTCRST \rightarrow 1 \rightarrow 0) is performed.

D[7:2] Reserved

D1 WUP_CTL: WAKEUP Control Bit

This bit controls the WAKEUP output.

1 (R/W): Active

0 (R/W): Inactive

This bit is used to control the WAKEUP output with software. The WAKEUP signal will also be asserted when a cause of RTC interrupt occurs.

D0 WUP_POL: WAKEUP Polarity Select Bit

This bit select the active level of the WAKEUP output signal.

1 (R/W): Active low

0 (R/W): Active high

RTC Wait Control Register (RTC_WAIT)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
RTC Wait Con-	0x80910	D7–3	-	reserved	-	-	-	-	0 when being read.
trol Register	(8 bits)	D2–0	RTC_WAIT	RTC access wait cycle setup	RTC_WAIT[2:0]	Wait cycle	0x7	R/W	
(RTC_WAIT)			[2:0]		0x7	7 cycles	1		
					:	:			
					0x0	0 cycles			

D[7:3] Reserved

D[2:0] RTC_WAIT[2:0]: RTC Access Wait Cycle Setup Bits

These bits set the number of wait cycles to be inserted when an RTC register is accessed.

9 Real-Time Clock (RTC)

RTC_WAIT[2:0]	Number of wait cycles
0x7	7 cycles
0x6	6 cycles
0x5	5 cycles
0x4	4 cycles
0x3	3 cycles
0x2	2 cycles
0x1	0 cycles (cannot be set)
0x0	0 cycles

Table 9.6.4 Number	of Wait Cycles	during RTC Access
--------------------	----------------	-------------------

(Default: 0x7)

The S1C17803 is able to operate with RTC_WAIT[2:0] \geq 1.

10 Flash Controller (FLASHC)

10.1 FLASHC Module Overview

The S1C17803 incorporates a 128K-byte Flash memory and a FLASHC (Flash Controller) for accessing the Flash memory. In addition to reading from the Flash memory, the FLASHC supports erasing and programming of the Flash memory from the application program.

The following shows the main features of the embedded Flash memory and FLASHC.

Flash memory

Memory size	128K bytes ($64K \times 16$ bits)					
Sector size 512 words (16 bits) / sector						
Erase/program time Chip erase time: 100 ms (typ Sector erase time: 20 ms (typ.) Word program time: 15 µs (typ.)						
Read access time 50 ns (typ.)						
Erase/program interface	Write pulse input type					
Reliability	Endurance: 100 Data retention: 10	0 cycles (min.) years (min.)				

FLASHC

Writing Supports 16-bit writing only.

Reading Supports 8-, 16-, and 32-bit reading.

- The S1C17 Core can access the Flash memory with no wait cycle (minimum of one access cycle). If the system clock is faster than the access time, it is necessary to insert a wait cycle (configurable with software).
- Notes: The FLASH_CTL register is write-protected. Before the FLASH_CTL register can be rewritten, its write protection must be removed by writing data 0x96 to the FLS_PROT[7:0]/FLASH_ PROT register. Note that since unnecessary rewrites to the FLASH_CTL register could lead to erratic system operation, FLS_PROT[7:0] should be set to other than 0x96 unless the FLASH_ CTL register must be rewritten.
 - The S1C17 Core accesses the stack for writing in 32-bit unit when calling/returning to/from interrupt handlers or subroutines, therefore, a stack cannot be located in the Flash memory area to which data is always written in 16-bit units.

10.2 Flash Memory Map

The Flash memory is located from address 0x8000 to address 0x27fff.




Figure 10.2.1 Flash Memory Map

After an initial reset, the vector table is located at the beginning of the Flash memory (address 0x8000). Therefore, the boot vector must be written to address 0x8000. For more information on the vector table, see the "Interrupt Controller (ITC)" chapter.

10.3 Programming the Flash Memory

This section explains how to erase and program the Flash memory.

Precautions on Flash programming

- (1) The FLASH_CTL register is write-protected. Before the FLASH_CTL register can be rewritten, its write protection must be removed by writing data 0x96 to the FLS_PROT[7:0]/FLASH_PROT register. Note that since unnecessary rewrites to the FLASH_CTL register could lead to erratic system operation, FLS_PROT[7:0] should be set to other than 0x96 unless the FLASH_CTL register must be rewritten.
- (2) Disable the watchdog timer reset function before starting Flash erase/program operations.
- (3) Disable interrupts before starting Flash erase/program operations.
- (4) Be sure to fix the #RESET pin at high (inactive) during erasing/programming the Flash memory.
- (5) Use the internal RAM or external ROM to store and execute the instructions for erasing/programming the Flash memory.
- (6) Make sure that the Flash memory is not busy by reading a FLASHC status flag before starting Flash erase/ program operations.


- (7) The FLASHC supports only 16-bit writing for programming the Flash memory. The FLASHC will do nothing if an attempt is made to write data to Flash memory in an 8-bit, 24-bit, or 32-bit write instruction.
- (8) The S1C17 Core accesses the stack for writing in 32-bit unit when calling/returning to/from interrupt handlers or subroutines, therefore, a stack cannot be located in the Flash memory area to which data is always written in 16-bit units.
- (9) Both the minimum and maximum values of each erase/program cycle parameter listed in the table below must be guaranteed with software.

	5 5	0					
Parameter	Timing specs						
Parameter	Min.	Тур.	Max.				
Chip erase operation mode hold time	12 µs	-	-				
Sector erase operation mode hold time	6 µs	-	-				
Program operation mode hold time	4 µs	-	-				
Chip erase pulse width	70 ms	100 ms	500 ms				
Sector erase pulse width	15 ms	20 ms	50 ms				
Program pulse width	10 µs	15 µs	20 µs				

Table 10.3.1 Erase/Program Cycle Timing Parameters

10.3.1 Chip Erase Procedure

The following shows a chip erase procedure:




- Read FLS_STAT/FLASH_CTL register to check whether the Flash memory is in busy status or not. If FLS_STAT is 0, the Flash memory is ready to erase. Go to Step (2). If FLS_STAT is 1, the Flash memory is in busy status such as during reading, erasing, programming, or hardware reset status. In this case, wait until FLS_STAT goes 0.
- (2) Write 0x96 to FLS_PROT[7:0]/FLASH_PROT register to remove write protection of the FLASH_CTL register.

10 Flash Controller (FLASHC)

- (3) Write 0x104 to the FLASH_CTL register. This sets CHIP_ERS_EN/FLASH_CTL register to 1 to enable chip erase mode and sets START_ERASE/FLASH_CTL register to 1 to start chip erase operation.
- (4) Read FLS_STAT to check whether the Flash memory is in busy status or not. When the FLASHC starts erasing, FLS_STAT goes 1. Go to Step (5). If FLS_STAT is 0, the FLASHC could not start erasing. It may caused by enabling both chip and sector erase modes at the same time or by occurrence of an error in the system. Execute an error recovery routine and go to Step (10).
- (5) Wait for 100 ms to generate an appropriate chip erase pulse width.
- (6) Write 0x204 to the FLASH_CTL register. This sets START_HOLD/FLASH_CTL register to 1 to start the chip erase operation mode hold period (the #CE signal for the Flash memory becomes inactive). At this time, keep CHIP_ERS_EN/FLASH_CTL register to 1 to continue chip erase mode.
- (7) Wait at least 12 µs to generate the chip erase operation mode hold time.
- (8) Write 0x404 to the FLASH_CTL register. This sets STOP/FLASH_CTL register to 1 to finish chip erasing.
- (9) Read FLS_STAT to check whether the Flash memory is in busy status or not. If FLS_STAT is 0, the chip erase operation has finished normally. Go to Step (10). If FLS_STAT is 1, an error has occurred during erasing. Execute an error recovery routine and go to Step (10).
- (10) Write 0x0 to the FLASH_CTL register. This resets CHIP_ERS_EN/FLASH_CTL register to 0 to disable chip erase mode.
- (11) Write a value other than 0x96 to FLS_PROT[7:0] to enable write protection of the FLASH_CTL register.

10.3.2 Sector Erase Procedure

The following shows a sector erase procedure:



Seiko Epson Corporation

(1) Set the sector address to be erased to FLS_ADDR[6:0]/FLASH_ADDR register.

Flash memory address[16:10] (S1C17803 address 0x8000 = Flash memory address 0x0) should be set to this register as the sector address.

Memory	Sector	Memory	Sector	Memory	Sector	Memory	Sector
address	address	address	address	address	address	address	address
0x8000-0x83ff	0x0	0x10000-0x103ff	0x20	0x18000-0x183ff	0x40	0x20000-0x203ff	0x60
0x8400-0x87ff	0x1	0x10400-0x107ff	0x21	0x18400-0x187ff	0x41	0x20400-0x207ff	0x61
0x8800-0x8bff	0x2	0x10800-0x10bff	0x22	0x18800-0x18bff	0x42	0x20800-0x20bff	0x62
0x8c00-0x8fff	0x3	0x10c00-0x10fff	0x23	0x18c00-0x18fff	0x43	0x20c00-0x20fff	0x63
0x9000-0x93ff	0x4	0x11000-0x113ff	0x24	0x19000-0x193ff	0x44	0x21000-0x213ff	0x64
0x9400-0x97ff	0x5	0x11400-0x117ff	0x25	0x19400-0x197ff	0x45	0x21400-0x217ff	0x65
0x9800-0x9bff	0x6	0x11800-0x11bff	0x26	0x19800-0x19bff	0x46	0x21800-0x21bff	0x66
0x9c00-0x9fff	0x7	0x11c00-0x11fff	0x27	0x19c00-0x19fff	0x47	0x21c00-0x21fff	0x67
0xa000-0xa3ff	0x8	0x12000-0x123ff	0x28	0x1a000-0x1a3ff	0x48	0x22000-0x223ff	0x68
0xa400–0xa7ff	0x9	0x12400-0x127ff	0x29	0x1a400-0x1a7ff	0x49	0x22400-0x227ff	0x69
0xa800–0xabff	0xa	0x12800-0x12bff	0x2a	0x1a800–0x1abff	0x4a	0x22800-0x22bff	0x6a
0xac00–0xafff	0xb	0x12c00-0x12fff	0x2b	0x1ac00–0x1afff	0x4b	0x22c00-0x22fff	0x6b
0xb000–0xb3ff	0xc	0x13000-0x133ff	0x2c	0x1b000-0x1b3ff	0x4c	0x23000-0x233ff	0x6c
0xb400–0xb7ff	0xd	0x13400-0x137ff	0x2d	0x1b400-0x1b7ff	0x4d	0x23400-0x237ff	0x6d
0xb800–0xbbff	0xe	0x13800-0x13bff	0x2e	0x1b800–0x1bbff	0x4e	0x23800-0x23bff	0x6e
0xbc00–0xbfff	0xf	0x13c00-0x13fff	0x2f	0x1bc00-0x1bfff	0x4f	0x23c00-0x23fff	0x6f
0xc000-0xc3ff	0x10	0x14000-0x143ff	0x30	0x1c000-0x1c3ff	0x50	0x24000-0x243ff	0x70
0xc400-0xc7ff	0x11	0x14400-0x147ff	0x31	0x1c400-0x1c7ff	0x51	0x24400-0x247ff	0x71
0xc800-0xcbff	0x12	0x14800-0x14bff	0x32	0x1c800-0x1cbff	0x52	0x24800-0x24bff	0x72
0xcc00-0xcfff	0x13	0x14c00-0x14fff	0x33	0x1cc00-0x1cfff	0x53	0x24c00-0x24fff	0x73
0xd000-0xd3ff	0x14	0x15000-0x153ff	0x34	0x1d000-0x1d3ff	0x54	0x25000-0x253ff	0x74
0xd400-0xd7ff	0x15	0x15400-0x157ff	0x35	0x1d400-0x1d7ff	0x55	0x25400-0x257ff	0x75
0xd800–0xdbff	0x16	0x15800-0x15bff	0x36	0x1d800–0x1dbff	0x56	0x25800-0x25bff	0x76
0xdc00-0xdfff	0x17	0x15c00-0x15fff	0x37	0x1dc00-0x1dfff	0x57	0x25c00-0x25fff	0x77
0xe000-0xe3ff	0x18	0x16000-0x163ff	0x38	0x1e000-0x1e3ff	0x58	0x26000-0x263ff	0x78
0xe400-0xe7ff	0x19	0x16400-0x167ff	0x39	0x1e400-0x1e7ff	0x59	0x26400-0x267ff	0x79
0xe800-0xebff	0x1a	0x16800-0x16bff	0x3a	0x1e800-0x1ebff	0x5a	0x26800-0x26bff	0x7a
0xec00-0xefff	0x1b	0x16c00-0x16fff	0x3b	0x1ec00-0x1efff	0x5b	0x26c00-0x26fff	0x7b
0xf000–0xf3ff	0x1c	0x17000-0x173ff	0x3c	0x1f000-0x1f3ff	0x5c	0x27000-0x273ff	0x7c
0xf400–0xf7ff	0x1d	0x17400-0x177ff	0x3d	0x1f400-0x1f7ff	0x5d	0x27400-0x277ff	0x7d
0xf800–0xfbff	0x1e	0x17800-0x17bff	0x3e	0x1f800–0x1fbff	0x5e	0x27800-0x27bff	0x7e
0xfc00-0xffff	0x1f	0x17c00-0x17fff	0x3f	0x1fc00-0x1ffff	0x5f	0x27c00-0x27fff	0x7f

Table 10.3.2.1 Corresponding Between Memory Address and Flash Sector

(2) Read FLS_STAT/FLASH_CTL register to check whether the Flash memory is in busy status or not. If FLS_STAT is 0, the Flash memory is ready to erase. Go to Step (3). If FLS_STAT is 1, the Flash memory is in busy status such as during reading, erasing, programming, or hard-

(3) Write 0x96 to FLS_PROT[7:0]/FLASH_PROT to remove write protection of the FLASH_CTL register.

- (4) Write 0x102 to the FLASH_CTL register. This sets SCT_ERS_EN/FLASH_CTL register to 1 to enable sector erase mode and sets START_ERASE/FLASH_CTL register to 1 to start sector erase operation.
- (5) Read FLS_STAT to check whether the Flash memory is in busy status or not. When the FLASHC starts erasing, FLS_STAT goes 1. Go to Step (6). If FLS_STAT is 0, the FLASHC could not start erasing. It may caused by enabling both chip and sector erase modes at the same time or by occurrence of an error in the system. Execute an error recovery routine and go to Step (11).
- (6) Wait for 20 ms to generate an appropriate sector erase pulse width.

ware reset status. In this case, wait until FLS_STAT goes 0.

- (7) Write 0x202 to the FLASH_CTL register. This sets START_HOLD/FLASH_CTL register to 1 to start the sector erase operation mode hold period (the #CE signal for the Flash memory becomes inactive). At this time, keep SCT_ERS_EN/FLASH_CTL register to 1 to continue sector erase mode.
- (8) Wait at least 6 μ s to generate the sector erase operation mode hold time.

10 Flash Controller (FLASHC)

- (9) Write 0x402 to the FLASH_CTL register. This sets STOP/FLASH_CTL register to 1 to finish sector erasing.
- (10) Read FLS_STAT to check whether the Flash memory is in busy status or not. If FLS_STAT is 0, the sector erase operation has finished normally. Go to Step (11). If FLS_STAT is 1, an error has occurred during erasing. Execute an error recovery routine and go to Step (11).
- (11) Write 0x0 to the FLASH_CTL register. This resets SCT_ERS_EN/FLASH_CTL register to 0 to disable sector erase mode.
- (12) Write a value other than 0x96 to FLS_PROT[7:0] to enable write protection of the FLASH_CTL register.

10.3.3 Flash Programming Procedure

The following shows a Flash programming (writing) procedure:




Figure 10.3.3.1 Flash Programming Flow

- Read FLS_STAT/FLASH_CTL register to check whether the Flash memory is in busy status or not. If FLS_STAT is 0, the Flash memory is ready to program. Go to Step (2). If FLS_STAT is 1, the Flash memory is in busy status such as during reading, erasing, programming, or hardware reset status. In this case, wait until FLS_STAT goes 0.
- (2) Write 0x96 to FLS_PROT[7:0]/FLASH_PROT to remove write protection of the FLASH_CTL register.
- (3) Write 0x1 to the FLASH_CTL register. This sets WR_EN/FLASH_CTL register to 1 to enable Flash programming mode.
- (4) Write 16-bit data using a 16-bit data transfer instruction.Do not to use an 8-bit, 24-bit, or 32-bit data transfer instruction.

- (5) Read FLS_STAT to check whether the Flash memory is in busy status or not. When the FLASHC starts programming, FLS_STAT goes 1. Go to Step (6). If FLS_STAT is 0, the FLASHC could not start programming. It may caused by an error in the system. Execute an error recovery routine and go to Step (11).
- (6) Wait for 15 μ s to generate an appropriate Flash program pulse width.
- (7) Write 0x201 to the FLASH_CTL register. This sets START_HOLD/FLASH_CTL register to 1 to start the program operation mode hold period (the #CE signal for the Flash memory becomes inactive). At this time, keep WR_EN/FLASH_CTL register to 1 to continue Flash programming mode.
- (8) Wait at least 4 µs to generate the program operation mode hold time.
- (9) Write 0x401 to the FLASH_CTL register. This sets STOP/FLASH_CTL register to 1 to finish Flash programming.
- (10) Read FLS_STAT to check whether the Flash memory is in busy status or not. If FLS_STAT is 0, the Flash programming operation has finished normally. Go to Step (11). If FLS_STAT is 1, an error has occurred during programming. Execute an error recovery routine and go to Step (11).
- (11) Write 0x0 to the FLASH_CTL register. This resets WR_EN/FLASH_CTL register to 0 to disable Flash programming mode.
- (12) Write a value other than 0x96 to FLS_PROT[7:0] to enable write protection of the FLASH_CTL register.

10.4 Read Access Control

In order to read data from the Flash memory properly even if the system operates with a high-speed clock, the FLASHC can insert a wait cycle in the Flash read cycle. The number of system clock cycles to be inserted as a wait cycle can be specified using FLS_WAIT[2:0]/FLASH_WAIT register. Set the appropriate number of cycles according to the system clock frequency.

FLS_WAIT[2:0]	Number of wait cycles	Number of read access cycles	System clock frequency
0x7	7 cycles	8 cycles	33 MHz or less
0x6	6 cycles	7 cycles	
0x5	5 cycles	6 cycles	
0x4	4 cycles	5 cycles	
0x3	3 cycles	4 cycles	
0x2	2 cycles	3 cycles	
0x1	1 cycle	2 cycles	
0x0	0 cycles	1 cycle	16 MHz or less

Table 10.4.1 Setting Read Access Wait Cycle

(Default: 0x7)

Note: The variation of the Flash read access cycles with the different FLS_WAIT[2:0] settings cannot be monitored from outside the IC as the FLASHC includes a Flash memory pre-fetch circuit. Therefore, be sure to avoid setting of FLS_WAIT[2:0] to a value that is not supported in the system clock frequency.

10.5 HIDE mode

By default the S1C17803 FLASHC is placed into HIDE mode that disables reading data from the 16K-byte area at the end of the Flash memory (addresses 0x24000 to 0x27fff). However, the S1C17 Core is able to fetch instructions from this area as well as programming (writing to) this area.

The HIDE mode can be used as a simple read-protection mechanism by placing the code to be hidden in this area. In HIDE mode, 0xffff (in 16-bit read) is always read out from this area.

To read data from this area, the HIDE mode must be canceled. Instruction literature for canceling/setting HIDE mode is available from the Epson MCU Users' Site.

- **Notes:** The HIDE mode cancelling procedure is only released to developers whose product actually incorporates the S1C17803. However, Seiko Epson cannot guarantee confidentiality.
 - Data such as constants should not be placed in this protected area, as the application requires canceling HIDE mode before reading.
 - After the Flash memory is programmed using the debugger, set the FLASHC to HIDE mode before starting debugging to match the same usage condition as the actual product. The FLASHC can also be placed into HIDE mode by an initial reset or enabling write-protection for the FLASHC registers.

10.6 Control Register Details

Address	Register name		Function
0x81700	FLASH_CTL	FLASHC Control Register	Controls Flash erase/program operations.
0x81702	FLASH_ADDR	FLASHC Sector Address Register	Sets the Flash address for erasing a sector.
0x81704	FLASH_WAIT	FLASHC Wait Register	Sets the wait cycle for Flash read.
0x81710	FLASH_PROT	FLASHC Protect Register	Enables Flash control registers for writing.

Table 10.6.1 List of FLASHC Registers

The following describes each FLASHC control register. These are all 16-bit registers.

Note: When setting the registers, be sure to write 0, and not 1, for all "reserved bits."

FLASHC Control Register (FLASH_CTL)

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
FLASHC	0x81700	D15	FLS_STAT	Flash status flag	1	Busy	0	Idle	1	R	
Control Register	(16 bits)	D14–11	-	reserved		-	-	•	-	-	0 when being read.
(FLASH_CTL)		D10	STOP	Flash erase/program stop	1	Stop	0	Ignored	0	W	0 when being read.
		D9	START	Hold period start	1	Start	0	Ignored	0	W	Write-protected
			HOLD								
		D8		Flash erasing start	1	Start	0	Ignored	0	W	
			_ERASE								
		D7–3	-	reserved		-	-		-	-	0 when being read.
		D2	CHIP_ERS	Flash chip erase enable	1	Enable	0	Disable	0	R/W	Write-protected
			_EN								
		D1	SCT_ERS	Flash sector erase enable	1	Enable	0	Disable	0	R/W	
			EN								
		D0	WR_EN	Flash programming enable	1	Enable	0	Disable	0	R/W	

Note: The FLASH_CTL register is write-protected. Before the FLASH_CTL register can be rewritten, its write protection must be removed by writing data 0x96 to the FLS_PROT[7:0]/FLASH_PROT register. Note that since unnecessary rewrites to the FLASH_CTL register could lead to erratic system operation, FLS_PROT[7:0] should be set to other than 0x96 unless the FLASH_CTL register must be rewritten.

D15 FLS_STAT: Flash Status Flag Bit

Indicates whether the Flash memory is idle or in busy status.

1 (R): Busy (default)

0 (R): Idle

1/0 (W): Has no effect

This flag is set to 1 while the Flash memory is being read, erased, programmed, or the hardware reset sequence is in progress.

Before the Flash memory can be erased or programmed, this flag must be 0. To place the Flash memory in Idle state, the CPU must run with the instructions stored in a memory other than Flash (e.g. internal RAM or external ROM).

D[14:11] Reserved

D10 STOP: Flash Erase/Program Stop Bit

Stops chip erase, sector erase, or Flash programming operation.

- 1 (W): Stop
- 0 (W): Has no effect
- 0 (R): Always 0 when read (default)

Writing 1 to STOP terminates the chip erase, sector erase, or program operation. This bit should be set to 1 when the operation mode hold time has elapsed after setting START_HOLD to 1. This bit must be fixed at 0 while the Flash memory is being read.

D9 START_HOLD: Hold Period Start Bit

Starts the operation mode hold period.

- 1 (W): Start
- 0 (W): Has no effect
- 0 (R): Always 0 when read (default)

Write 1 to START_HOLD when the chip erase, sector erase, or program time (see Table 10.5.2) has elapsed after setting 1 to START_ERASE or writing data to the Flash memory.

Writing 1 to START_HOLD starts the operation mode hold period by setting the #CE signal for the Flash memory inactive. After that, wait for operation mode hold time (see Table 10.5.2) before terminating chip erase, sector erase, or program mode.

This bit must be fixed at 0 while the Flash memory is being read.

Table 10.6.2 Erase/Program Cycle Timing Parameters

Parameter	Timing specs						
Faranieler	Min.	Тур.	Max.				
Chip erase operation mode hold time	12 µs	-	-				
Sector erase operation mode hold time	6 µs	-	-				
Program operation mode hold time	4 µs	-	_				
Chip erase pulse width	70 ms	100 ms	500 ms				
Sector erase pulse width	15 ms	20 ms	50 ms				
Program pulse width	10 µs	15 µs	20 µs				

D8 START_ERASE: Flash Erasing Start Bit

Starts chip erase or sector erase operation.

- 1 (W): Start
- 0 (W): Has no effect
- 0 (R): Always 0 when read (default)

When performing chip erasing, set CHIP_ERS_EN and START_ERASE to 1.

When performing sector erasing, set SCT_ERS_EN and START_ERASE to 1 after setting the sector address to be erased to the FLS_ADDR[6:0]/FLASH_ADDR register.

If CHIP_ERS_EN and SCT_ERS_EN are both set to 0 or 1, writing 1 to START_ERASE is ignored and it does not start erasing.

Do not set this bit to 1 when the Flash memory is in busy status ($FLS_STAT = 1$).

D[7:3] Reserved

D2 CHIP_ERS_EN: Flash Chip Erase Enable Bit

Enables chip erase mode.

1 (R/W): Enable

0 (R/W): Disable (default)

Set CHIP_ERS_EN and START_ERASE to 1 to start chip erasing. After the chip erase operation is terminated by setting STOP to 1, reset CHIP_ERS_EN to 0. See Section 10.3.1, "Chip Erase Procedure," for controlling chip erase operation.

D1 SCT_ERS_EN: Flash Sector Erase Enable Bit

Enables sector erase mode. 1 (R/W): Enable

0 (R/W): Disable (default)

Set SCT_ERS_EN and START_ERASE (D8) to 1 to start sector erasing after setting the sector address to be erased to the FLASHC Sector Address Register (0x5802). After the sector erase operation is terminated by setting STOP (D10) to 1, reset SCT_ERS_EN to 0. See Section 10.3.2, "Sector Erase Procedure," for controlling sector erase operation.

D0 WR_EN: Flash Programming Enable Bit

Enables Flash programming mode. 1 (R/W): Enable 0 (R/W): Disable (default)

Set WR_EN to 1 to start Flash programming mode. After that write data using a 16-bit data transfer instruction. After the Flash programming operation is terminated by setting STOP to 1, reset WR_EN to 0. See Section 10.3.3, "Flash Programming Procedure," for controlling Flash programming operation.

FLASHC Sector Address Register (FLASH_ADDR)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
FLASHC	0x81702	D15–7	-	reserved	-	-	-	0 when being read.
Sector Address	(16 bits)	D6-0	FLS_ADDR	Erase sector address	Address[16:10]	0x0	R/W	
Register			[6:0]					
(FLASH_ADDR)								

D[15:7] Reserved

D[6:0] FLS_ADDR[6:0]: Erase Sector Address Bits

Specifies the sector to be erased. (Default: 0x0)

Specify bit 16 to bit 10 of the Flash memory address (S1C17803 address 0x8000 = Flash memory address 0x0) as the sector address.

Memory	Sector	Memory	Sector	Memory	Sector	Memory	Sector
address	address	address	address	address	address	address	address
0x8000-0x83ff	0x0	0x10000-0x103ff	0x20	0x18000-0x183ff	0x40	0x20000-0x203ff	0x60
0x8400-0x87ff	0x1	0x10400-0x107ff	0x21	0x18400-0x187ff	0x41	0x20400-0x207ff	0x61
0x8800-0x8bff	0x2	0x10800-0x10bff	0x22	0x18800-0x18bff	0x42	0x20800-0x20bff	0x62
0x8c00-0x8fff	0x3	0x10c00-0x10fff	0x23	0x18c00-0x18fff	0x43	0x20c00-0x20fff	0x63
0x9000-0x93ff	0x4	0x11000-0x113ff	0x24	0x19000-0x193ff	0x44	0x21000-0x213ff	0x64
0x9400-0x97ff	0x5	0x11400-0x117ff	0x25	0x19400-0x197ff	0x45	0x21400-0x217ff	0x65
0x9800-0x9bff	0x6	0x11800-0x11bff	0x26	0x19800-0x19bff	0x46	0x21800-0x21bff	0x66
0x9c00-0x9fff	0x7	0x11c00-0x11fff	0x27	0x19c00-0x19fff	0x47	0x21c00-0x21fff	0x67
0xa000-0xa3ff	0x8	0x12000-0x123ff	0x28	0x1a000-0x1a3ff	0x48	0x22000-0x223ff	0x68
0xa400-0xa7ff	0x9	0x12400-0x127ff	0x29	0x1a400-0x1a7ff	0x49	0x22400-0x227ff	0x69
0xa800–0xabff	0xa	0x12800-0x12bff	0x2a	0x1a800-0x1abff	0x4a	0x22800-0x22bff	0x6a
0xac00–0xafff	0xb	0x12c00-0x12fff	0x2b	0x1ac00-0x1afff	0x4b	0x22c00-0x22fff	0x6b
0xb000–0xb3ff	0xc	0x13000-0x133ff	0x2c	0x1b000-0x1b3ff	0x4c	0x23000-0x233ff	0x6c
0xb400–0xb7ff	0xd	0x13400-0x137ff	0x2d	0x1b400-0x1b7ff	0x4d	0x23400-0x237ff	0x6d
0xb800–0xbbff	0xe	0x13800-0x13bff	0x2e	0x1b800-0x1bbff	0x4e	0x23800-0x23bff	0x6e
0xbc00–0xbfff	0xf	0x13c00-0x13fff	0x2f	0x1bc00-0x1bfff	0x4f	0x23c00-0x23fff	0x6f
0xc000-0xc3ff	0x10	0x14000-0x143ff	0x30	0x1c000-0x1c3ff	0x50	0x24000-0x243ff	0x70
0xc400-0xc7ff	0x11	0x14400-0x147ff	0x31	0x1c400-0x1c7ff	0x51	0x24400-0x247ff	0x71
0xc800–0xcbff	0x12	0x14800-0x14bff	0x32	0x1c800-0x1cbff	0x52	0x24800-0x24bff	0x72
0xcc00-0xcfff	0x13	0x14c00-0x14fff	0x33	0x1cc00-0x1cfff	0x53	0x24c00-0x24fff	0x73
0xd000–0xd3ff	0x14	0x15000-0x153ff	0x34	0x1d000-0x1d3ff	0x54	0x25000-0x253ff	0x74
0xd400-0xd7ff	0x15	0x15400-0x157ff	0x35	0x1d400-0x1d7ff	0x55	0x25400-0x257ff	0x75
0xd800–0xdbff	0x16	0x15800-0x15bff	0x36	0x1d800–0x1dbff	0x56	0x25800-0x25bff	0x76
0xdc00–0xdfff	0x17	0x15c00-0x15fff	0x37	0x1dc00-0x1dfff	0x57	0x25c00-0x25fff	0x77
0xe000-0xe3ff	0x18	0x16000-0x163ff	0x38	0x1e000-0x1e3ff	0x58	0x26000-0x263ff	0x78
0xe400-0xe7ff	0x19	0x16400-0x167ff	0x39	0x1e400-0x1e7ff	0x59	0x26400-0x267ff	0x79
0xe800–0xebff	0x1a	0x16800-0x16bff	0x3a	0x1e800-0x1ebff	0x5a	0x26800-0x26bff	0x7a
0xec00-0xefff	0x1b	0x16c00-0x16fff	0x3b	0x1ec00-0x1efff	0x5b	0x26c00-0x26fff	0x7b
0xf000-0xf3ff	0x1c	0x17000-0x173ff	0x3c	0x1f000-0x1f3ff	0x5c	0x27000-0x273ff	0x7c
0xf400–0xf7ff	0x1d	0x17400-0x177ff	0x3d	0x1f400-0x1f7ff	0x5d	0x27400-0x277ff	0x7d
0xf800–0xfbff	0x1e	0x17800-0x17bff	0x3e	0x1f800–0x1fbff	0x5e	0x27800-0x27bff	0x7e
0xfc00–0xffff	0x1f	0x17c00-0x17fff	0x3f	0x1fc00-0x1ffff	0x5f	0x27c00-0x27fff	0x7f

Table 10.6.3 Corresponding Between Memory Address and Flash Sector

FLASHC Wait Register (FLASH_WAIT)

Register name	Address	Bit	Name	Function	Sett	ing	Init.	R/W	Remarks
FLASHC Wait	0x81704	D15–3	-	reserved	-	-	-	-	0 when being read.
Register	(16 bits)	D20	FLS_WAIT	Flash read access wait cycle	FLS_WAIT[2:0]	Wait cycle	0x7	R/W	
(FLASH_WAIT)			[2:0]	setup	0x7	7 cycles	1		
					:	:			
					0x0	0 cycles			

D[15:3] Reserved

D[2:0] FLS_WAIT[2:0]: Flash Read Access Wait Cycle Setup Bits

These bits set the number of wait cycles to be inserted when the Flash memory is read.

FLS_WAIT[2:0]	Number of wait cycles	Number of read access cycles	System clock frequency
0x7	7 cycles	8 cycles	33 MHz or less
0x6	6 cycles	7 cycles	
0x5	5 cycles	6 cycles	
0x4	4 cycles	5 cycles	
0x3	3 cycles	4 cycles	
0x2	2 cycles	3 cycles	
0x1	1 cycle	2 cycles	
0x0	0 cycles	1 cycle	16 MHz or less

Table 10.6.4 Setting Read Access Wait Cycle

(Default: 0x7)

The number of wait cycles should be set according to the system clock frequency.

Note: The variation of the Flash read access cycles with the different FLS_WAIT[2:0] settings cannot be monitored from outside the IC as the FLASHC includes a Flash memory pre-fetch circuit. Therefore, be sure to avoid setting of FLS_WAIT[2:0] to a value that is not supported in the system clock frequency.

FLASHC Protect Register (FLASH_PROT)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
FLASHC	0x81710	D15-8	-	reserved	-	-	-	0 when being read.
Protect Register	(16 bits)	D7–0	FLS_PROT	FLASHC register protect flag	Writing 10010110 (0x96)	0x0	R/W	
(FLASH_PROT)			[7:0]		removes the write protection of			
					the FLASH_CTL register.			
					Writing another value set the			
					write protection.			

D[15:8] Reserved

D[7:0] FLS_PROT[7:0]: FLASHC Register Protect Flag Bits

Enables/disables write protection of the FLASH_CTL register. 0x96 (R/W): Disable write protection

Other than 0x96 (R/W): Write-protect the register (default: 0x0)

Before altering the FLASH_CTL register, write data 0x96 to the FLS_PROT[7:0] to disable write protection. If FLS_PROT[7:0] is set to other than 0x96, even if an attempt is made to alter the FLASH_ CTL register by executing a write instruction, the content of the FLASH_CTL register will not be altered even though the instruction may have been executed without a problem. Once FLS_PROT[7:0] is set to 0x96, the FLASH_CTL register can be rewritten any number of times until being reset to other than 0x96. When rewriting the FLASH_CTL register has finished, FLS_PROT[7:0] should be set to other than 0x96 to prevent accidental writing to the FLASH_CTL register.

11 SRAM Controller (SRAMC)

11.1 SRAMC Module Overview

The SRAM controller (SRAMC) is a bus controller module that provides an external bus interface for accessing external devices. The SRAMC functions and features are outlined below.

- 23-bit address bus and 16-bit data bus.
- Outputs four chip-enable signals (#CE0 to #CE3) for external devices.
- Supports two access types for each #CE area: A0 and BSL.
- Supports two device size for each #CE area: 8 bits and 16 bits.
- Supports static wait cycle insertion (0 to 15 cycles, software selectable) for each #CE area.
- Supports burst read function for each #CE area.
- Allows SRAM, ROM, or Flash memory to be connected directly to the external bus.
- Allows wait states to be inserted from the external #WAIT pin (for SRAM type only).
- Little endian (fixed)
- 1 setup cycle and 1 hold cycle (fixed)
- 4 clocks selectable for #CE1: BCLK/1, BCLK/2, BCLK/4, and BCLK/8

11.2 SRAMC Pins

Table 11.2.1 lists the pins used by the SRAMC.

Pin name	I/O	Function
D[15:0]	I/O	External data bus D[15:0]
A0/#BSL	0	External address bus A0 / Bus strobe (low byte) signal output
A[22:1]	0	External address bus A[22:1]
#CE[3:0]	0	Chip enable signal outputs
#RD	0	Read signal output
#WRL	0	Write (low byte) signal output
#WRH/#BSH	0	Write (high byte) signal / Bus strobe (high byte) signal output

Table 11.2.1 SRAMC Pin List

Note: The external bus control pins above are shared with general-purpose I/O ports and they are configured for I/O ports at initial reset. Before the SRAMC signals assigned to these pins can be used, the functions of these pins must be switched for the SRAMC by setting each corresponding port function select bit.


For details on how to switch over the pin functions, see the "I/O Ports (GPIO)" chapter.

11.3 SRAMC Operating Clock

The SRAMC operates with BCLK supplied from the CMU. BCLK does not stop in normal mode and in HALT mode by default. It can be stopped in HALT mode using a CMU control register. BCLK can also be output to external devices from the CMU_CLK pin. For more information on BCLK, see the "Clock Management Unit (CMU)" chapter. In SLEEP mode, the CMU stops supplying BCLK to the SRAMC.

11.4 External Memory Area

The SRAMC supports an external memory space, which is divided into four areas as shown in Figure 11.4.1.



*1 A NAND Flash can be connected to #CE2 area only.

*2 An 8-bit or 16-bit SRAM connected to any area can be used as an external VRAM.

Figure 11.4.1 External Memory Space of the S1C17803

11.4.1 Chip Enable Signals

The S1C17803 provides 23 bits of an external address bus, 16 bits of an external data bus, and four chip-enable pins (#CE0 to #CE3), allowing access to the 15MB address space.

	'	0
#CE pin	Address range	Size
#CE0	0x100000-0x2fffff	2MB
#CE1	0x300000-0x6fffff	4MB
#CE2	0x700000-0xefffff	8MB
#CE3	0xf00000-0xfeffff	1MB

Table 11.4.1.1 Chip Enable Signals

When using an external area, enable the corresponding #CEx output by setting the corresponding port function select bit (see the "I/O Ports (GPIO)" chapter).

11.4.2 Area Condition Settings

Bus access conditions can be set by area for each #CEx signal. This section describes the parameters to be set individually for each area and the relevant control bits.

Endian mode

The S1C17803 supports little endian mode only. When using an 8-bit external device, its data lines should be connected to the D[7:0] pins.

Device type

The SRAMC incorporates an SRAM-type bus interface, allowing A0 (default) or BSL to be selected as the device type. To use a BSL-type device in the #CEx area, set CEx_MOD/SRAMC_MOD register to 1. Table 11.4.2.1 lists the bus control signal pins used in each device type.

Pin name	A0 (default)	BSL
#CEx	#CEx	#CEx
#RD	#RD	#RD
A0/#BSL	A0	#BSL
#WRL/#WR	#WRL	#WR
#WRH/#BSH	#WRH	#BSH

Table 11.4.2.1 Bus Control Signal Pins Used in A0 and BSL Modes

Device size

Use CEx_SZ/SRAMC_SIZE register to select a device size.

At an initial reset, the device size is initialized to 16 bits ($CEx_SZ = 1$). When an 8-bit device is used, set $CEx_SZ = 0$.

Static wait cycle

If the number of static wait cycles is specified, the chip enable and read/write signals are always prolonged for the number of specified cycles when the area is accessed. Set up the wait cycle according to the specifications of the device connected to the area using CEx_WT[3:0]/SRAMC_WT register.

CE <i>x</i> _WT[3:0]	Number of wait cycles			
Oxf	15 cycles			
0xe	14 cycles			
0xd	13 cycles			
Охс	12 cycles			
0xb	11 cycles			
0xa	10 cycles			
0x9	9 cycles			
:	:			
0x2	2 cycles			
0x1	1 cycle			
0x0	0 cycles			

Table 11.4.2.2 Setting the Static Wait Cycle

(Default: 0xf)

At initial reset, the static wait conditions for all external areas are set to 15 cycles.

The area to which an SRAM device is connected allows dynamic wait control using the #WAIT pin in addition to the static wait control.

Burst read mode

The SRAMC supports burst read mode for each #CE area. Set CEx_RDBST/SRAMC_RDBST register to 1 when using this function.

When the burst read function is enabled, the SRAMC can read the external memory successively without inserting setup and hold cycles (a setup cycle is inserted only in the first read cycle and a hold cycle is inserted only in the last read cycle).

Bus clock for #CE1 area

The setup time and hold time are fixed at 1 cycle (BCLK) in the SRAMC. To connect a low-speed device that needs a more longer setup or hold time, the #CE1 area allows use of a low-speed bus clock (divided BCLK clock). The bus clock for the #CE1 area can be selected using CE1_DIV[1:0]/SRAMC_CE1DIV register.

Table 11.4.2.5	#OLI DUS Olock
CE1_DIV[1:0]	#CE1 bus clock
0x3	BCLK•1/8
0x2	BCLK•1/4
0x1	BCLK•1/2
0x0	BCLK•1/1
	(Default: 0x0)

Table 11 4 2 3	#CE1 Bus Clock
10010 11.4.2.3	#CET DUS CIUCK

11.5 Connection of External Devices and Bus Operation

11.5.1 Connecting External Devices

The following shows an example of connecting the S1C17803 and SRAM.




Figure 11.5.1.1 Example of 8-bit SRAM Connection with 8-bit Device Size




Figure 11.5.1.2 Example of 16-bit SRAM Connection with 16-bit Device Size

11.5.2 Data Configuration in Memory

The S1C17803 SRAMC handles 8-bit, 16-bit, and 24/32-bit data. To access data in memory, addresses aligned to the boundary of the data size must be specified. Specifying other addresses generates address misaligned interrupts. Instructions (e.g., stack manipulating and branch instructions) that rewrite the content of the Stack Pointer (SP) or Program Counter (PC) forcibly alter the address specified to a boundary address to prevent address misaligned interrupts. For details of address misaligned exceptions, refer to the S1C17 Core Manual. Table 11.5.2.1 shows where each type of data is located in memory.

Table 11.5.2.1 Data Locations in Memory

Table 11.3.2.1 Data Elecations in Memory							
Data type	Location						
8-bit data	8-bit boundary (all addresses)						
16-bit data	16-bit boundary $(A[0] = 0)$						
24/32-bit data	32-bit boundary (A[1:0] = 0b00)						

All 16-bit and 24/32-bit data in memory are accessed in little endian mode. To increase memory efficiency, try locating the same type of data at contiguous addresses to reduce blank areas created by positioning at boundary addresses as much as possible.

11.5.3 External Bus Operation

The internal data bus size in the S1C17803 is 32 bits. Note, however, that it has 16 external bus pins D[15:0]. Depending on the device size and data size of the instruction executed, two or more bus operations may occur. Table 11.5.3.1 shows bus operation in A0 and BSL modes.

For details on how to connect memory, see Section 11.5.1, "Connecting External Devices."

Table 11.5.3.1 Bus Operation													
Device						A0 mode			BSL mode		Access		
size	Data size	R/W	A1	A 0	Valid	D[15:8]	D[7:0]	Valid	D[15:8]	D[7:0]	count		
	<u>├</u>	W	*	*	signal	pins	pins	signal	pins	pins	- 1		
	8 bits	 R	*	*	#WRL	_	D[7:0]	-	_	-	1		
		n	*		#RD	_	D[7:0]	_	_	-	1st		
	W	*	0	#WRL	_	D[7:0]	-	-	-				
	16 bits		*	1		_	D[15:8]		_	-	2nd 1st		
		R	*	0	#RD	_	D[7:0] D[15:8]	-	_	-	2nd		
			0	0		_			_	-	2nu 1st		
8 bits			0	1	-		D[7:0] D[15:8]		_	-	2nd		
		W	1	0	#WRL			-	-	-	3rd		
	24/32		1		-		D[23:16]		-	-	4th		
	bits			1		_	D[31:24]		_	-	4m 1st		
	DIIS		0	0	-		D[7:0]		_	_	2nd		
		R	R	1	0	#RD	– D[15:8] – D[23:16]	-	_	-	3rd		
					-				-	-	4th		
			1	1		_	D[31:24]	#WR	_	_	4(1)		
	W	w	*	0	#WRL	-	D[7:0]	#BSL	-	D[7:0]	1		
			*	1	#WRH	D[7:0]	-	#WR #BSH	D[7:0]	-	1		
	8 bits	R	*	0	#RD	-	D[7:0]	#RD #BSL	-	D[7:0]	1		
			*	1		D[7:0]	-	#RD #BSH	D[7:0]	-	1		
16 bits			*	0	#WRH #WRL	D[15:0]		#WR #BSH #BSL	D[1	5:0]	1		
16 bits		R	*	0	#RD	D[15:0]		D[15:0]		#RD #BSH #BSL	D[1	5:0]	1
		W	0	0	#WRH	D[1	5:0]	#WR #BSH	D[1	5:0]	1st		
	24/32	**	1	0	#WRL	D[3	1:16]	#BSL	D[31:16]		2nd		
	bits	R	0	0	#RD	D[1	5:0]	#RD #BSH	D[1	5:0]	1st		
		n	1	0	#חט	D[3	1:16]	#BSL	D[31	:16]	2nd		

Table 11.5.3.1 Bus Operation


Handling the eight high-order bits during 32-bit memory accesses

During writing, the eight high-order bits are written as 0. During reading from a memory, the eight high-order bits are ignored. However, the eight high-order bits are effective as the PSR value only in the stack operation when an interrupt occurs.

11.6 Bus Access Timing Chart

11.6.1 SRAM Read/Write Timings with No External #WAIT

1. SRAM read/write timings with no static wait cycles



2. SRAM read/write timings with static wait cycles






Figure 11.6.1.4 SRAM Write Timing with Static Wait Cycle

11.6.2 SRAM Read/Write Timings with External #WAIT


A wait cycle can be inserted from the #WAIT pin only for SRAM-type devices.

The external #WAIT signal is sampled on the rising edges of the clock at one clock before the read or write signal goes high. A wait state is entered while the #WAIT signal is sampled active (low), and subsequent operation resumes when the #WAIT signal is sampled inactive (high).





11.6.3 SRAM Burst Read Timing



11.7 Control Register Details

Table 11.7.1 List of SRAMC Registers

Address		Register name	Function				
0x81600	SRAMC_WT SRAMC Wait Cycle Configuration Register		Configures static wait cycles.				
0x81604	SRAMC_SIZE SRAMC Device Size Configuration Register		Selects the device size (8/16 bits).				
0x81608	SRAMC_MOD SRAMC Device Mode Configuration Register		Selects the device type (A0/BSL).				
0x8160c	SRAMC_RDBST SRAMC Burst Read Control Register		Enables the burst read function.				
0x81610	SRAMC_CE1DIV	SRAMC #CE1 Bus Clock Division Register	Configures the bus clock for #CE1.				

The following describes each SRAMC control register. These are all 16-bit registers.

Note: When data is written to the register, the "Reserved" bits must always be written as 0 and not 1.

SRAMC Wait Cycle Configuration Register (SRAMC_WT)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
SRAMC	0x81600	D15-12	CE3_WT	#CE3 static wait cycle	CEx_WT[3:0] Wait cycle		0xf	R/W	
Wait Cycle	(16 bits)		[3:0]	configuration	0xf	15 cycles	1		
Configuration		D11-8	CE2_WT	#CE2 static wait cycle	0xe	14 cycles	0xf	R/W	
Register			[3:0]	configuration	0xd	13 cycles			
(SRAMC_WT)		D7–4	CE1_WT	#CE1 static wait cycle	:	:	0xf	R/W	
			[3:0]	configuration	0x2	2 cycles			
		D3–0	CE0_WT	#CE0 static wait cycle	0x1	1 cycle	0xf	R/W	
			[3:0]	configuration	0x0	0 cycles			

Note: This register supports 16-bit access only.

D[15:12] CE3_WT[3:0]: #CE3 Static Wait Cycle Configuration Bits

Sets the static wait cycle for accessing the #CE3 area.

Table 11.7.2 Setting the Static \	Wait Cvcle
-----------------------------------	------------

	9 · · · · · · 9 · · · · · · 9 · · · · · · · · · · · · · · · · · · ·
CE <i>x</i> _WT[3:0]	Number of wait cycles
Oxf	15 cycles
0xe	14 cycles
0xd	13 cycles
0xc	12 cycles
0xb	11 cycles

11 SRAM Controller (SRAMC)

CEx_WT[3:0]	Number of wait cycles				
0xa	10 cycles				
0x9	9 cycles				
0x8	8 cycles				
0x7	7 cycles				
0x6	6 cycles				
0x5	5 cycles				
0x4	4 cycles				
0x3	3 cycles				
0x2	2 cycles				
0x1	1 cycle				
0x0	0 cycles				
	(Defeult: 0.f)				

(Default: 0xf)

- D[11:8] CE2_WT[3:0]: #CE2 Static Wait Cycle Configuration Bits Sets the static wait cycle for accessing the #CE2 area.
- **D[7:4] CE1_WT[3:0]: #CE1 Static Wait Cycle Configuration Bits** Sets the static wait cycle for accessing the #CE1 area.
- **D[3:0] CE0_WT[3:0]: #CE0 Static Wait Cycle Configuration Bits** Sets the static wait cycle for accessing the #CE0 area.

SRAMC Device Size Configuration Register (SRAMC_SIZE)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
SRAMC	0x81604	D15–4	-	reserved	-		-	_	0 when being read.		
Device Size	(16 bits)	D3	CE3_SZ	#CE3 device size configuration	1	16 bits	0	8 bits	0	R/W	
Configuration		D2	CE2_SZ	#CE2 device size configuration	1	16 bits	0	8 bits	0	R/W	
Register		D1	CE1_SZ	#CE1 device size configuration	1	16 bits	0	8 bits	0	R/W	
(SRAMC_SIZE)		D0	CE0_SZ	#CE0 device size configuration	1	16 bits	0	8 bits	0	R/W	

D[15:4] Reserved

D3 CE3_SZ: #CE3 Device Size Configuration Bit

Selects the device size for the #CE3 area. 1 (R/W): 16 bits 0 (R/W): 8 bits (default)

D2 CE2_SZ: #CE2 Device Size Configuration Bit

Selects the device size for the #CE2 area. 1 (R/W): 16 bits

0 (R/W): 8 bits (default)

D1 CE1_SZ: #CE1 Device Size Configuration Bit

Selects the device size for the #CE1 area. 1 (R/W): 16 bits 0 (R/W): 8 bits (default)

D0 CE0_SZ: #CE0 Device Size Configuration Bit

Selects the device size for the #CE0 area. 1 (R/W): 16 bits 0 (R/W): 8 bits (default)

SRAMC Device Mode Configuration Register (SRAMC_MOD)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
SRAMC	0x81608	D15–4	-	reserved			_		-	-	0 when being read.
Device Mode	(16 bits)	D3	CE3_MOD	#CE3 device mode configuration	1	BSL	0	A0	0	R/W	
Configuration		D2	CE2_MOD	#CE2 device mode configuration	1	BSL	0	A0	0	R/W	
Register		D1	CE1_MOD	#CE1 device mode configuration	1	BSL	0	A0	0	R/W	
(SRAMC_MOD)		D0	CE0_MOD	#CE0 device mode configuration	1	BSL	0	A0	0	R/W	

D[15:4] Reserved

D3 CE3_MOD: #CE3 Device Mode Configuration Bit

Selects a device type (A0 or BSL) for the #CE3 area. 1 (R/W): BSL 0 (R/W): A0 (default)

Table 11.7.3 Bus Control Signal Pin Functions in A0/BSL Mode

Pin name	A0 (default)	BSL
#CEx	#CEx	#CEx
#RD	#RD	#RD
A0/#BSL	A0	#BSL
#WRL/#WR	#WRL	#WR
#WRH/#BSH	#WRH	#BSH

D2 CE2_MOD: #CE2 Device Mode Configuration Bit

Selects a device type (A0 or BSL) for the #CE2 area. 1 (R/W): BSL 0 (R/W): A0 (default)

D1 CE1_MOD: #CE1 Device Mode Configuration Bit

Selects a device type (A0 or BSL) for the #CE1 area. 1 (R/W): BSL 0 (R/W): A0 (default)

D0 CE0_MOD: #CE0 Device Mode Configuration Bit

Selects a device type (A0 or BSL) for the #CE0 area. 1 (R/W): BSL 0 (R/W): A0 (default)

SRAMC Burst Read Control Register (SRAMC_RDBST)

Register name	Address	Bit	Name	Function		Sett	ing	3	Init.	R/W	Remarks
SRAMC	0x8160c	D15–4	-	reserved		-	-		-	-	0 when being read.
Burst Read	(16 bits)	D3	CE3_RDBST	#CE3 burst read enable	1	Disable	0	Enable	0	R/W	
Control Register		D2	CE2_RDBST	#CE2 burst read enable	1	Disable	0	Enable	0	R/W	
(SRAMC_		D1	CE1_RDBST	#CE1 burst read enable	1	Disable	0	Enable	0	R/W	
RDBST)		D0	CE0_RDBST	#CE0 burst read enable	1	Disable	0	Enable	0	R/W	

D[15:4] Reserved

D3 CE3_RDBST: #CE3 Burst Read Enable Bit

Enables the burst read function for the #CE3 area.

1 (R/W): Disabled

0 (R/W): Enabled (default)

When the burst read function is enabled, the SRAMC can read the external memory successively without inserting setup and hold cycles (a setup cycle is inserted only in the first read cycle and a hold cycle is inserted only in the last read cycle).

D2 CE2_RDBST: #CE2 Burst Read Enable Bit

Enables the burst read function for the #CE2 area. 1 (R/W): Disabled 0 (R/W): Enabled (default)

0 (R/W): Enabled (default)

D1 CE1_RDBST: #CE1 Burst Read Enable Bit

Enables the burst read function for the #CE1 area. 1 (R/W): Disabled 0 (R/W): Enabled (default)

D0 CE0_RDBST: #CE0 Burst Read Enable Bit

Enables the burst read function for the #CE0 area. 1 (R/W): Disabled 0 (R/W): Enabled (default)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
SRAMC	0x81610	D15–2	-	reserved	_		-	-	0 when being read.
#CE1 Bus	(16 bits)	D1–0	CE1_DIV	#CE1 bus clock division ratio	CE1_DIV[1:0]	Bus clock	0x0	R/W	
Clock Division			[1:0]	select	0x3	BCLK•1/8			
Register					0x2	BCLK•1/4			
(SRAMC_					0x1	BCLK•1/2			
CE1DIV)					0x0	BCLK•1/1			

SRAMC #CE1 Bus Clock Division Register (SRAMC_CE1DIV)

D[15:2] Reserved

D[1:0] CE1_DIV[1:0]: #CE1 Bus Clock Division Ratio Select Bits

Selects the bus clock used for the #CE1 area.

The setup time and hold time are fixed at 1 cycle (BCLK) in the SRAMC. To connect a low-speed device that needs a more longer setup or hold time, a low-speed bus clock should be selected using CE1_DIV[1:0].


LK•1/8
LK•1/4
LK•1/2
LK•1/1
-

Table 11.7.4	#CE1	Bus Clock
--------------	------	-----------

(Default: 0x0)

11.8 Precautions

When the CPU accesses an external memory area (#CE0 to #CE3 areas, addresses 0x100000 to 0xfeffff) in the S1C17803 memory space, the external bus outputs the address as follows:



For example, the address to be accessed will be directly output on the external bus when the CPU accesses an address within the range from 0x700000 to 0x7fffff in the #CE2 area. When the CPU accesses an address within the range from 0x800000 to 0xefffff (the high-order 7MB of the #CE2 area), the external bus outputs an address within the range from 0x000000 to 0x6fffff (the low-order 7MB of the external memory device will be accessed), as the external address bus does not have A23. In other words, the relative address from beginning of the #CE2 area may not correspond to the address of the external memory device.

There is no problem when an SRAM is connected to the external bus. Take this into consideration if a ROM in which data has been written externally is connected. Furthermore, when a Flash memory is connected to the external bus, pay attention to the correspondence between the sector to be accessed and the address accessed by the CPU, as the sector size is not the same in all sectors.

12 Interrupt Controller (ITC)

12.1 ITC Module Overview

The S1C17803 provides the interrupt systems listed below.

- 1. DMA interrupt (1 type)
- 2. Port interrupt 0 (7 types)
- 3. Port interrupt 1 (6 types)
- 4. 16-bit PWM timer interrupt (6 types)
- 5. USI Ch.0 interrupt (3 types)
- 6. USI Ch.1 interrupt (3 types)
- 7. A/D converter interrupt (2 types)
- 8. 16-bit audio PWM timer interrupt (3 types)
- 9. I²S interrupt (3 types)
- 10. LCDC interrupt (1 type)
- 11. CLG_T16FU0 interrupt (1 type)
- 12. CLG_T8I interrupt (1 type)
- 13. UART interrupt (3 types)
- 14. I²C master interrupt (2 types)
- 15. I²C slave interrupt (3 types)
- 16. 8-bit programmable timer interrupt (3 types)
- 17. RTC interrupt (1 type)
- 18. Remote controller interrupt (3 types)

The ITC enables the interrupt level (priority) for determining the processing sequence when multiple interrupts occur simultaneously to be set for each interrupt system separately.

Each interrupt system includes the number of interrupt causes indicated in parentheses above. Settings to enable or disable interrupt for different causes are set by the respective peripheral module registers.

For specific information on interrupt causes and their control, refer to the peripheral module explanations.

Figure 12.1.1 shows the structure of the interrupt system.




Figure 12.1.1 Interrupt System

12.2 Vector Table

The vector table contains the vectors to the interrupt handler routines (handler routine start address) that will be read by the S1C17 Core to execute the handler when an interrupt occurs. Table 12.2.1 shows the vector table of the S1C17803.

Vector No.	Vector	Hardware interrupt name	Cause of hardware interrupt	Priority
Software interrupt No.	address TTBR + 0x00	Reset	a Low input to the #DECET pip	1
0 (0x00)			 Low input to the #RESET pin Watchdog timer overflow *2 	
1 (0x01)	TTBR + 0x04	Address misaligned interrupt	Memory access instruction	2
_	(0xfffc00)	Debugging interrupt	brk instruction, etc.	3
2 (0x02)	TTBR + 0x08	NMI	Low input to the #NMI pin	4
			Watchdog timer overflow *2	
3 (0x03)	TTBR + 0x0c	reserved	-	-
4 (0x04)	TTBR + 0x10	DMAC interrupt	End of DMA transfer	High [;]
5 (0x05)	TTBR + 0x14	Port interrupt 0	P2/P8 input (rising/falling edge or high/low level)	1
6 (0x06)	TTBR + 0x18	Port interrupt 1	PA/P4 input (rising/falling edge or high/low level)	1
		16-bit PWM timer interrupt	Compare A/B	1
			Capture A/B	
			Capture A/B overwrite	
7 (0x07)	TTBR + 0x1c	USI Ch.0 interrupt	Transmit buffer empty	
			Receive buffer full	
			Receive error	
8 (0x08)	TTBR + 0x20	USI Ch.1 interrupt	Transmit buffer empty	
			Receive buffer full	
- />			Receive error	
9 (0x09)	TTBR + 0x24	A/D converter interrupt	Conversion completion	
(0.(0.0.)			Conversion result overwrite	
10 (0x0a)	TTBR + 0x28	16-bit audio PWM timer interrupt	Compare A/B	
		120 :	• Buffer empty	
11 (0.05)	TTDD	I ² S interrupt	I ² S FIFO whole/half/one empty	
11 (0x0b)	TTBR + 0x2c	LCDC interrupt	Frame signal	
12 (0x0c)	TTBR + 0x30	CLG_T16FU0 interrupt	Timer underflow	
13 (0x0d)	TTBR + 0x34	reserved	_	
14 (0x0e)	TTBR + 0x38			
15 (0x0f)		CLG_T8l interrupt	Timer underflow	
16 (0x10)	TTBR + 0x40	UART interrupt	Transmit buffer empty	
			Receive buffer full Receive error	
17 (0x11)	TTBR + 0x44			
. ,		reserved	-	
18 (0x12)	TTBR + 0x48		The second buffer and the	
19 (0x13)	TIBR + 0x4c	I ² C Master interrupt	Transmit buffer empty Receive buffer full	
20 (0x14)	TTBR + 0x50	I ² C Slave interrupt	Transmit buffer empty	
20 (0x14)	11BH + 0X50		Receive buffer full	
			• Bus status	
21 (0x15)	TTBR + 0x54	8-bit programmable timer Ch.0–Ch.2 interrupt	Timer Ch.0/Ch.1/Ch.2 underflow	
		16-bit PWM timer interrupt	Compare A/B	1
			Capture A/B	
			Capture A/B overwrite	
22 (0x16)	TTBR + 0x58	RTC interrupt	1/64 second, 1 second, 1 minute, or 1 hour count up	
23 (0x17)	TTBR + 0x5c	Remote controller interrupt	Data length counter underflow	
			Input rising edge detected	
			Input falling edge detected	
24 (0x18) :	TTBR + 0x60 :	reserved	-	↓
31 (0x1f)	TTBR + 0x7c			Low

Table 12.2.1 Vector Table

*1 When the same interrupt level is set

*2 Either reset or NMI can be selected as the watchdog timer interrupt with software.

Vector numbers 4 to 23 are assigned to the maskable interrupts supported by the S1C17803.

Interrupts that share an interrupt vector

Interrupt vector numbers 6, 10, and 21 are shared with two different interrupt modules.

Interrupt vector 6: Port interrupt 1 and 16-bit PWM timer

Interrupt vector 10: 16-bit audio PWM timer and I2S

Interrupt vector 21: 8-bit programmable timer and 16-bit PWM timer

The interrupt signals from the two modules are input to the ITC through an OR gate.

The 16-bit audio PWM timer and I^2S interrupts that share interrupt vector 10 can be used simultaneously. The interrupt vector 10 handler routine should check which interrupt has occurred by reading the interrupt flags in the 16-bit audio PWM timer and I^2S modules.

The three interrupts, port interrupt 1, 16-bit PWM timer and 8-bit programmable timer interrupts, that are assigned to interrupt vectors 6 and 21 cannot be used simultaneously. Any two of them can be used simultaneously.

To use port interrupt 1 and 16-bit PWM timer interrupts, disable 8-bit programmable timer interrupts and set the interrupt level of vector 21 higher than that of vector 6. When a 16-bit PWM timer interrupt occurs, the interrupt vector 21 handler routine is executed.

To use 8-bit programmable timer and 16-bit PWM timer interrupts, disable port interrupt 1 and set the interrupt level of vector 6 higher than that of vector 21. When a 16-bit PWM timer interrupt occurs, the interrupt vector 6 handler routine is executed.

To use port interrupt 1 and 8-bit programmable timer interrupts, disable 16-bit PWM timer interrupts.

Vector table base address

The S1C17803 allows the base (starting) address of the vector table to be set using the MISC_TTBRL and MISC_TTBRH registers. "TTBR" described in Table 12.2.1 means the value set to these registers. After an initial reset, the MISC_TTBRL and MISC_TTBRH registers are set to 0x8000. Therefore, even when the vector table location is changed, it is necessary that at least the reset vector be written to the above address. Bits 7 to 0 in the MISC_TTBRL register are fixed at 0, so the vector table always begins with a 256-byte boundary address.

Vector Table Address Low/High Registers (MISC_TTBRL, MISC_TTBRH)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Vector Table	0x5328	D15-8	TTBR[15:8]	Vector table base address A[15:8]	0x0–0xff	0x80	R/W	Write-protected
Address Low	(16 bits)	D7–0	TTBR[7:0]	Vector table base address A[7:0]	0x0	0x0	R	
Register				(fixed at 0)				
(MISC_TTBRL)								
Vector Table	0x532a	D15-8	-	reserved	-	-	-	0 when being read.
Address High	(16 bits)	D7–0	TTBR[23:16]	Vector table base address	0x0–0xff	0x0	R/W	Write-protected
Register				A[23:16]				
(MISC_TTBRH)								

Note: The MISC_TTBRL and MISC_TTBRH registers are write-protected. Before these registers can be rewritten, write protection must be removed by writing data 0x96 to the MISC_PROT register. Note that since unnecessary rewrites to the MISC_TTBRL and MISC_TTBRH registers could lead to erratic system operation, the MISC_PROT register should be set to other than 0x96 unless the Vector Table Base Registers must be rewritten.

12.3 Control of Maskable Interrupts

12.3.1 Interrupt Control Bits in Peripheral Modules

The peripheral module that generates an interrupts includes an interrupt enable bit and an interrupt flag for each interrupt cause. The interrupt flag is set to 1 when the cause of interrupt occurs. By setting the interrupt enable bit to 1 (interrupt enabled), the flag state will be sent to the ITC as an interrupt request signal, generating an interrupt request to the S1C17 Core.

The corresponding interrupt enable bits should be set to 0 for those causes for which interrupts are not desired. In this case, although the interrupt flag is set to 1 if the interrupt cause occurs, the interrupt request signal sent to the ITC will not be asserted.

12 Interrupt Controller (ITC)

The interrupt flag set to 1 must be reset in the interrupt handler routine after the interrupt has occurred. The ITC will generate the same interrupt again once the interrupt handler routine has been ended by the reti instruction with the interrupt flag still set to 1, since it detects interrupt requests using the signal level.

For specific information on causes of interrupts, interrupt flags, and interrupt enable bits, refer to the respective peripheral module descriptions.

12.3.2 ITC Interrupt Request Processing

On receiving an interrupt signal from a peripheral module, the ITC sends the interrupt request, interrupt level, and vector number signals to the S1C17 Core.

Vector numbers are determined by the ITC internal hardware for each interrupt cause, as shown in Table 12.2.1.

The interrupt level is a value used by the S1C17 Core to compare with the IL bits (PSR). This interrupt level is used in the S1C17 Core to disable subsequently occurring interrupts with the same or lower level. (See Section 12.3.3.) The default ITC settings are level 0 for all maskable interrupts. Interrupt requests are not accepted by the S1C17 Core if the level is 0.

The ITC includes control bits for selecting the interrupt level, and the level can be set to between 0 (low) and 7 (high) interrupt levels for each interrupt vector.

If interrupt requests are input to the ITC simultaneously from two or more peripheral modules, the ITC outputs the interrupt request with the highest priority to the S1C17 Core in accordance with the following conditions.

- 1. The interrupt with the highest interrupt level takes precedence.
- 2. If multiple interrupt requests are input with the same interrupt level, the interrupt with the lowest vector number takes precedence.

The other interrupts occurring at the same time are held until all interrupts with higher priority levels have been accepted by the S1C17 Core.

If an interrupt cause with higher priority occurs while the ITC is outputting an interrupt request signal to the S1C17 Core (before being accepted by the S1C17 core), the ITC alters the vector number and interrupt level signals to the setting information on the more recent interrupt. The previously occurring interrupt is held. The held interrupt is canceled and no interrupt is generated if the interrupt flag in the peripheral module is reset with software.

Hardware interrupt	Interrupt level setting bits	Register address								
DMA interrupt	ILV0[2:0] (D[2:0]/ITC_LV0 register)	0x42e6								
Port interrupt 0	ILV1[2:0] (D[10:8]/ITC_LV0 register)	0x42e6								
Port interrupt 1 / 16-bit PWM timer interrupt	ILV2[2:0] (D[2:0]/ITC_LV1 register)	0x42e8								
USI Ch.0 interrupt	ILV3[2:0] (D[10:8]/ITC_LV1 register)	0x42e8								
USI Ch.1 interrupt	ILV4[2:0] (D[2:0]/ITC_LV2 register)	0x42ea								
A/D converter interrupt	ILV5[2:0] (D[10:8]/ITC_LV2 register)	0x42ea								
16-bit audio PWM timer interrupt / I ² S interrupt	ILV6[2:0] (D[2:0]/ITC_LV3 register)	0x42ec								
LCDC interrupt	ILV7[2:0] (D[10:8]/ITC_LV3 register)	0x42ec								
CLG_T16FU0 interrupt	ILV8[2:0] (D[2:0]/ITC_LV4 register)	0x42ee								
CLG_T8I interrupt	ILV11[2:0] (D[10:8]/ITC_LV5 register)	0x42f0								
UART interrupt	ILV12[2:0] (D[2:0]/ITC_LV6 register)	0x42f2								
I ² C master interrupt	ILV15[2:0] (D[10:8]/ITC_LV7 register)	0x42f4								
I ² C slave interrupt	ILV16[2:0] (D[2:0]/ITC_LV8 register)	0x42f6								
8-bit programmable timer Ch.0–Ch.2 / 16-bit PWM timer	ILV17[2:0] (D[10:8]/ITC_LV8 register)	0x42f6								
interrupt										
RTC interrupt	ILV18[2:0] (D[2:0]/ITC_LV9 register)	0x42f8								
Remote controller interrupt	ILV19[2:0] (D[10:8]/ITC_LV9 register)	0x42f8								

Table 12.3.2.1 Interrupt Level Setting Bits

12.3.3 Interrupt Processing by the S1C17 Core

A Maskable interrupt to the S1C17 Core occurs when all of the following conditions are met:

- The interrupt is enabled by the interrupt control bit inside the peripheral module.
- The IE (Interrupt Enable) bit of the PSR (Processor Status Register) in the S1C17 Core has been set to 1.
- The cause of interrupt that has occurred has a higher interrupt level than the value set in the IL field of the PSR.
- No other cause of interrupt having higher priority, such as NMI, has occurred.

If an interrupt cause that has been enabled in the peripheral module occurs, the corresponding interrupt flag is set to 1, and this state is maintained until it is reset by the program. This means that the interrupt cause is not cleared even if the conditions listed above are not met when the interrupt cause occurs. An interrupt occurs if the above conditions are met.

If multiple maskable interrupt causes occur simultaneously, the interrupt cause with the highest interrupt level and lowest vector number becomes the subject of the interrupt request to the S1C17 Core. Interrupts with lower levels are held until the above conditions are subsequently met.

The S1C17 Core samples interrupt requests for each cycle. On accepting an interrupt request, the S1C17 Core switches to interrupt processing immediately after execution of the current instruction has been completed. Interrupt processing involves the following steps:

- (1) The PSR and current program counter (PC) values are saved to the stack.
- (2) The PSR IE bit is reset to 0 (disabling subsequent maskable interrupts).
- (3) The PSR IL bits are set to the received interrupt level. (The NMI does not affect the IL bits.)
- (4) The vector for the interrupt occurred is loaded to the PC to execute the interrupt handler routine.

When an interrupt is received, (2) prevents subsequent maskable interrupts. Setting the IE bit to 1 in the interrupt handler routine allows handling of multiple interrupts. In this case, since IL is changed by (3), only an interrupt with a higher level than that of the currently processed interrupt will be accepted. Ending interrupt handler routines using the reti instruction returns the PSR to the state before the interrupt has occurred. The program resumes processing following the instruction being executed at the time the interrupt occurred.

12.4 NMI

In the S1C17803, a low level input to the #NMI pin or the watchdog timer can generate a non-maskable interrupt (NMI). The vector number for NMI is 2, with the vector address set to the vector table's starting address + 8 bytes. This interrupt takes precedence over other interrupts and is unconditionally accepted by the S1C17 Core. For detailed information on generating NMI by the watchdog timer, see the "Watchdog Timer (WDT)" chapter.

12.5 Software Interrupts

The S1C17 Core provides the "int *imm5*" and "intl *imm5*, *imm3*" instructions allowing the software to generate any interrupts. The operand *imm5* specifies a vector number (0-31) in the vector table. In addition to this, the intl instruction has the operand *imm3* to specify the interrupt level (0-7) to be set to the IL field in the PSR. The processor performs the same interrupt processing as that of the hardware interrupt.

12.6 HALT and SLEEP Mode Cancellation

HALT mode is cleared by the following signals, which start the CPU.

- Interrupt request signal sent to the CPU from the ITC
- NMI signal output by the watchdog timer or input to the #NMI pin
- Debug interrupt signal
- Reset signal output by the watchdog timer or input to the #RESET pin

SLEEP mode is cleared by the following signals, which start the CPU.

- Port interrupt 0, port interrupt 1 or RTC interrupt request signal sent from the GPIO or RTC
- NMI signal input to the #NMI pin
- Reset signal input to the #RESET pin
- **Notes:** If the CPU is able to receive interrupts when HALT or SLEEP mode has been cleared by an interrupt request for the CPU from the ITC, processing branches to the interrupt handler routine immediately after cancellation. In all other cases, the program is executed following the halt or slp instruction.
 - HALT or SLEEP mode clearing due to interrupt requests cannot be masked (prohibited) using ITC interrupt level settings. When using a cause of interrupt to clear HALT or SLEEP mode, the interrupt enable bit corresponding to the cause of interrupt must be set to 1 (interrupt enabled).

For more information, see "Power Saving by Clock Control" in Appendix.

12.7 Control Register Details

			List of TTC Registers
Address		Register name	Function
0x42e6	ITC_LV0	Interrupt Level Setup Register 0	Sets the DMA and port 0 interrupt levels.
0x42e8	ITC_LV1	Interrupt Level Setup Register 1	Sets the port 1/T16A and USI Ch.0 interrupt levels.
0x42ea	ITC_LV2	Interrupt Level Setup Register 2	Sets the USI Ch.1 and ADC interrupt levels.
0x42ec	ITC_LV3	Interrupt Level Setup Register 3	Sets the T16P/I2S and LCDC interrupt levels.
0x42ee	ITC_LV4	Interrupt Level Setup Register 4	Sets the CLG_T16FU0 interrupt level.
0x42f0	ITC_LV5	Interrupt Level Setup Register 5	Sets the CLG_T8I interrupt level.
0x42f2	ITC_LV6	Interrupt Level Setup Register 6	Sets the UART interrupt level.
0x42f4	ITC_LV7	Interrupt Level Setup Register 7	Sets the I2CM interrupt level.
0x42f6	ITC_LV8	Interrupt Level Setup Register 8	Sets the I2CS and T8F Ch.0–2/T16A interrupt levels.
0x42f8	ITC_LV9	Interrupt Level Setup Register 9	Sets the RTC and REMC interrupt levels.

Table 12.7.1 List of ITC Registers

The ITC registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

Interrupt Level Setup Register 0 (ITC_LV0)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x42e6	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 0	(16 bits)	D10-8	ILV1[2:0]	Port 0 interrupt level	0 to 7	0x0	R/W	
(ITC_LV0)		D7–3	-	reserved	-	-	-	0 when being read.
		D2-0	ILV0[2:0]	DMA interrupt level	0 to 7	0x0	R/W	

D[15:11] Reserved

D[10:8] ILV1[2:0]: Port 0 Interrupt Level Bits

Sets the port 0 interrupt level (0 to 7). (Default: 0x0)

The S1C17 Core does not accept interrupts with a level set lower than the PSR IL value.

The ITC uses the interrupt level when multiple interrupt requests occur simultaneously.

If multiple interrupt requests enabled by the interrupt enable bit occur simultaneously, the ITC sends the interrupt request with the highest level set by the ITC_LVx registers (0x42e6 to 0x42f8) to the S1C17 Core.

If multiple interrupt requests with the same interrupt level occur simultaneously, the interrupt with the lowest vector number is processed first. The other interrupts are held until all interrupts of higher priority have been accepted by the S1C17 Core.

If an interrupt requests of higher priority occurs while the ITC outputs an interrupt request signal to the S1C17 Core (before acceptance by the S1C17 Core), the ITC alters the vector number and interrupt level signals to the setting details of the most recent interrupt. The immediately preceding interrupt is held.

D[7:3] Reserved

D[2:0] ILV0[2:0]: DMA Interrupt Level Bits

Sets the DMA interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0].

Interrupt Level Setup Register 1 (ITC_LV1)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x42e8	D15–11	-	reserved	_	-	_	0 when being read.
Setup Register 1	(16 bits)	D10-8	ILV3[2:0]	USI Ch.0 interrupt level	0 to 7	0x0	R/W	
(ITC_LV1)		D7–3	-	reserved	-	-	-	0 when being read.
		D2-0	ILV2[2:0]	Port 1/T16A interrupt level	0 to 7	0x0	R/W	

D[15:11] Reserved

D[10:8] ILV3[2:0]: USI Ch.0 Interrupt Level Bits

Sets the USI Ch.0 interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC_LV0 register.

D[7:3] Reserved

D[2:0] ILV2[2:0]: Port1/T16A Interrupt Level Bits

Sets the port 1 and 16-bit PWM timer interrupt levels (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC_LV0 register.

Interrupt Level Setup Register 2 (ITC_LV2)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x42ea	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 2	(16 bits)	D10-8	ILV5[2:0]	ADC interrupt level	0 to 7	0x0	R/W	
(ITC_LV2)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV4[2:0]	USI Ch.1 interrupt level	0 to 7	0x0	R/W	

D[15:11] Reserved

D[10:8] ILV5[2:0]: ADC Interrupt Level Bits

Sets the A/D converter interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC_LV0 register.

D[7:3] Reserved

D[2:0] ILV4[2:0]: USI Ch.1 Interrupt Level Bits

Sets the USI Ch.1 interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC_LV0 register.

Interrupt Level Setup Register 3 (ITC_LV3)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x42ec	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 3	(16 bits)	D10-8	ILV7[2:0]	LCDC interrupt level	0 to 7	0x0	R/W	
(ITC_LV3)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV6[2:0]	T16P/I2S interrupt level	0 to 7	0x0	R/W	

D[15:11] Reserved

D[10:8] ILV7[2:0]: LCDC Interrupt Level Bits

Sets the LCDC interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC_LV0 register.

D[7:3] Reserved

D[2:0] ILV6[2:0]: T16P/I2S Interrupt Level Bits

Sets the 16-bit audio PWM timer and I²S interrupt levels (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC_LV0 register.

Interrupt Level Setup Register 4 (ITC_LV4)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x42ee	D15–3	-	reserved	-	-	-	0 when being read.
Setup Register 4	(16 bits)							
(ITC_LV4)		D2–0	ILV8[2:0]	CLG_T16FU0 interrupt level	0 to 7	0x0	R/W	

D[15:3] Reserved

D[2:0] ILV8[2:0]: CLG_T16FU0 Interrupt Level Bits

Sets the CLG_T16FU0 interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC_LV0 register.

Interrupt Level Setup Register 5 (ITC_LV5)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x42f0	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register 5	(16 bits)	D10-8	ILV11[2:0]	CLG_T8I interrupt level	0 to 7	0x0	R/W	
(ITC_LV5)		D7–0	-	reserved	-	-	-	0 when being read.

12 Interrupt Controller (ITC)

D[15:11] Reserved

D[10:8] ILV11[2:0]: CLG_T8I Interrupt Level Bits Sets the CLG_T8I interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC_LV0 register.

D[7:0] Reserved

Interrupt Level Setup Register 6 (ITC_LV6)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x42f2	D15–3	-	reserved	-	-	-	0 when being read.
Setup Register 6	(16 bits)							
(ITC_LV6)		D2–0	ILV12[2:0]	UART interrupt level	0 to 7	0x0	R/W	

D[15:3] Reserved

D[2:0] ILV12[2:0]: UART Interrupt Level Bits

Sets the UART interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC_LV0 register.

Interrupt Level Setup Register 7 (ITC_LV7)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x42f4	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register 7	(16 bits)	D10-8	ILV15[2:0]	I2CM interrupt level	0 to 7	0x0	R/W	
(ITC_LV7)		D7–0	-	reserved	-	-	-	0 when being read.

D[15:11] Reserved

D[10:8] ILV15[2:0]: IC2CM Interrupt Level Bits

Sets the I²C master interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC_LV0 register.

D[7:0] Reserved

Interrupt Level Setup Register 8 (ITC_LV8)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x42f6	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 8	(16 bits)	D10-8	ILV17[2:0]	T8F/T16A interrupt level	0 to 7	0x0	R/W	
(ITC_LV8)		D7–3	-	reserved	-	-	-	0 when being read.
		D2-0	ILV16[2:0]	I2CS interrupt level	0 to 7	0x0	R/W	

D[15:11] Reserved

D[10:8] ILV17[2:0]: T8F/T16A Interrupt Level Bits

Sets the 8-bit programmable timer and 16-bit PWM timer interrupt levels (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC_LV0 register.

D[7:3] Reserved

D[2:0] ILV16[2:0]: I2CS Interrupt Level Bits

Sets the I²C slave interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC_LV0 register.

Interrupt Level Setup Register 9 (ITC_LV9)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x42f8	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register 9	(16 bits)	D10-8	ILV19[2:0]	REMC interrupt level	0 to 7	0x0	R/W	
(ITC_LV9)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV18[2:0]	RTC interrupt level	0 to 7	0x0	R/W	

D[15:11] Reserved

D[10:8] ILV19[2:0]: REMC Interrupt Level Bits Sets the remote controller interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC_LV0 register.

D[7:3] Reserved

D[2:0] ILV18[2:0]: RTC Interrupt Level Bits

Sets the RTC interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC_LV0 register.

13 DMA Controller (DMAC)

13.1 DMAC Module Overview

The S1C17803 incorporates a DMA controller (DMAC) capable of controlling four table DMA channels. The table DMA transfers data according to the control information programmed in the RAM. The following shows the features of the DMAC.

• Number of channels	Maximum 4 channels
Control information	Programmable in the IRAM/IVRAM or an external RAM (16-byte control information + 16-byte backup data per channel)
• Dual-address transfer	 IRAM/IVRAM, an external memory or an extended peripheral module area (from address 0x80000) can be specified as the transfer source and destination. 1. Data transfer within IRAM/IVRAM 2. Data transfer between IRAM/IVRAM and an external memory 3. Data transfer between IRAM/IVRAM and an extended peripheral module area 4. Data transfer between an external memory and an external memory 5. Data transfer between an external memory and an extended peripheral module area 6. Data transfer within extended peripheral module area
	* Note that a core peripheral module area (addresses 0x4000 to 0x5fff) and the em- bedded Flash memory cannot be specified as the transfer source and destination.
Transfer data size	8 bits, 16 bits or 32 bits
• Transfer mode	 Single transfer (one unit of data is transferred by one trigger) Successive transfer (specified number of data are transferred by one trigger, with 12-bit transfer counter)
• Transfer address control	The source and/or destination addresses can be incremented in units of the transfer data size upon completion of transfer.
• Trigger	 Software trigger via register control Hardware trigger by interrupt source modules (USI, I2S, T16P, ADC10)
• Pointer transfer	Transfer data can be specified using the specified source as a pointer. Transfer data = *(Base address + *(Source address))
• Interrupt	End-of-transfer interrupt
• Others	 Auto-reload function for the identical DMA transfers without resetting A DMA pause (temporary standby) function of low-priority channel DMA by high-priority trigger

13.2 DMAC Operating Clock

The DMAC operates with BCLK supplied from the CMU. BCLK does not stop in normal mode and in HALT mode by default. It can be stopped in HALT mode using a CMU control register. For more information on BCLK, see the "Clock Management Unit (CMU)" chapter. In SLEEP mode, the CMU stops supplying BCLK to the DMAC.

13.3 Programming Control Information

The DMAC operates according to the transfer conditions specified with control information. The control information must be programmed in IRAM/IVRAM or an external RAM. The control information size is 16 bytes per channel. When using the auto-reload function, each channel needs additional 16 bytes for storing reload data (control information resetting data). The auto-reload function resets control information, which is updated during data transfer, with the reload data after a DMA transfer has finished. Therefore, a consecutive 128-byte space is required for the control table to use four DMA channels.

The following explains how to set the base address of the control table and the contents of control information.

13.3.1 Setting the Base Address

The RAM area beginning with the specified base address is allocated to the control table. The base address is the start address of the control information for Ch.0 and can be specified using TBL_BASE[23:0]/DMA_TBL_BASE(H & L) registers. TBL_BASE[9:0] is fixed at 0 regardless of the contents written, therefore the base address is always set to 1,024-byte boundary address. The initial value of TBL_BASE[23:0] is 0xc0000 the start address of IRAM/IVRAM.

Base + 0x70	Ch.3 auto-reload data area
Baco I Ov60	Ch.3 control table
Baco I OVEO	Ch.2 auto-reload data area
Base $+ 0x30$ Base $+ 0x40$	Ch.2 control table
Base $+ 0x40$ Base $+ 0x30$	Ch.1 auto-reload data area
	Ch.1 control table
Base + $0x20$ Base + $0x10$	Ch.0 auto-reload data area
	Ch.0 control table
Dase	·

Figure 13.3.1.1 Control Table Map

Note: The control table must be placed on IRAM/IVRAM or an external RAM. A Flash memory and BBRAM cannot be used to store control information.

13.3.2 Control Information

The address to store control information is determined by the base address and a channel number.

Start address of channel = base address + (channel number × 32 [bytes])

Note: The control information must be written only when the channel to be configured does not start a DMA transfer. If a DMA transfer starts when the control information is being written, proper transfer cannot be performed. Reading the control information can always be performed.

The contents of control information in each channel are shown in the table below.

Word	Address	Bit	Name	Function	Set	ting
1st word	Ch.0: Base + 0x0	D15–12	TC[3:0]	Transfer counter	TC[11:0]	Count
(16 bits)	Ch.1: Base + 0x20			(low-order 4 bits)	Oxfff	4,095
	Ch.2: Base + 0x40				:	:
	Ch.3: Base + 0x60				0x1	1
					0x0	4,096
		D11	ST	Source type	1 Pointer	0 Data
		D10–8	UNIT[2:0]	Transfer data unit	UNIT[2:0]	Data unit
					0x7–0x3	reserved
					0x2	32 bits
					0x1	16 bits
					0x0	8 bits
		D7–6	SRINC[1:0]	Source address control	SRINC[1:0]	Address
					0x3-0x2	reserved
					0x1	Increment
					0x0	Fixed

Table 13.3.2.1 Control Information

Word	Address	Bit	Name	Function		ting
1st word	Ch.0: Base + 0x0	D5–4	DSINC[1:0]	Destination address control	DSINC[1:0]	Address
(16 bits)	Ch.1: Base + 0x20				0x3–0x2	reserved
	Ch.2: Base + 0x40				0x1	Increment
	Ch.3: Base + 0x60				0x0	Fixed
		D3	CHEN	Channel enable	1 Enable	0 Disable
		D2	тм	Transfer mode	1 Successive	0 Single
		D1	RELOAD	Auto-reload enable	1 Enable	0 Disable
		D0	PTW	Pointer bit width	1 8 bits	0 16 bits
2nd word	Ch.0: Base + 0x2	D15-8	_	reserved	1 0 010	
	Ch.1: Base + 0x22	D13-0		Transfer counter	TC[11:0]	Count
(TO DILS)		07-0	10[11.4]		0xfff	4,095
	Ch.2: Base + 0x42			(high-order 8 bits)		4,095
	Ch.3: Base + 0x62				:	
					0x1	1
					0x0	4,096
	Ch.0: Base + 0x4	D15–0	SRADR[15:0]	Source address/source data pointer		o Oxffff
(16 bits)	Ch.1: Base + 0x24			(low-order 16 bits)	(SRADR[23:0]	= 0x0 to 0xffffff
	Ch.2: Base + 0x44					
	Ch.3: Base + 0x64					
4th word	Ch.0: Base + 0x6	D15–8	-	reserved		_
(16 bits)	Ch.1: Base + 0x26	D7–0	SRADR[23:16]	Source address	0x0 t	o 0xff
. /	Ch.2: Base + 0x46			(high-order 8 bits)	(SRADR[23:0]	= 0x0 to 0xffffff
	Ch.3: Base + 0x66				(=	
5th word	Ch.0: Base + 0x8	D15–0	DSADR[15:0]	Destination address	0v0 t/	o 0xffff
	Ch.1: Base + 0x8		_ 57,51,[10,0]	(low-order 16 bits)	(DSADR[23:0]	
	Ch. 1: Base + 0x28 Ch. 2: Base + 0x48					
Cal	Ch.3: Base + 0x68	D15 5				
	Ch.0: Base + 0xa	D15-8	-	reserved		-
(16 bits)	Ch.1: Base + 0x2a	D7–0	DSADR[23:16]	Destination address		o 0xff
	Ch.2: Base + 0x4a			(high-order 8 bits)	(DSADR[23:0]	= 0x0 to 0xffffff
	Ch.3: Base + 0x6a					
7th word	Ch.0: Base + 0xc	D15–0	PTBASE	Fix at 0	0	x0
(16 bits)	Ch.1: Base + 0x2c		[15:0]	(Pointer base address low-order 16 bits)		
· · ·	Ch.2: Base + 0x4c			, , , , , , , , , , , , , , , , , , , ,		
	Ch.3: Base + 0x6c					
8th word	Ch.0: Base + 0xe	D15-8	_	reserved		_
	Ch.1: Base + $0x2e$	D7-0	PTBASE	Pointer base address	0x0 t	o 0xff
(10 bits)	Ch.2: Base + 0x4e		[23:16]	(high-order 8 bits)	(PTBASE[23:0] =	
			[23.10]		(FIDAGE[23.0] -	
0.44	Ch.3: Base + 0x6e	D15 0			(O	
9th word	Ch.0: Base + 0x10	D15–0	RELOAD0	Reload data 0	(Same conten	ts as 1st word)
(16 bits)	Ch.1: Base + 0x30		[15:0]			
	Ch.2: Base + 0x50					
	Ch.3: Base + 0x70					
10th word	Ch.0: Base + 0x12	D15–0	RELOAD1	Reload data 1	(Same conten	ts as 2nd word)
(16 bits)	Ch.1: Base + 0x32		[15:0]			
	Ch.2: Base + 0x52					
	Ch.3: Base + 0x72					
11th word	Ch.0: Base + 0x14	D15-0	RELOAD2	Reload data 2	(Same conten	ts as 3rd word)
	Ch.1: Base + 0x34		[15:0]			
	Ch.2: Base + 0x54		[]			
1046	Ch.3: Base + 0x74			Delead data 2	(Com'	to on 4th
	Ch.0: Base + 0x16	0-510	RELOAD3	Reload data 3	(Same conten	ts as 4th word)
(16 bits)	Ch.1: Base + 0x36		[15:0]			
	Ch.2: Base + 0x56					
	Ch.3: Base + 0x76					
13th word	Ch.0: Base + 0x18	D15–0	RELOAD4	Reload data 4	(Same conten	ts as 5th word)
(16 bits)	Ch.1: Base + 0x38		[15:0]			
,	Ch.2: Base + 0x58		-			
	Ch.3: Base + 0x78					
14th word	Ch.0: Base + 0x1a	D15-0	RELOAD5	Reload data 5	(Same conten	ts as 6th word)
	Ch.1: Base + $0x3a$		[15:0]			
(10 010)	Ch.2: Base + 0x5a		[.0.0]			
1.546	Ch.3: Base + 0x7a	D15 5			(0)	· →·· ·· ··
	Ch.0: Base + 0x1c	0–15טן	RELOAD6	Reload data 6	(Same conten	ts as 7th word)
(16 bits)	Ch.1: Base + 0x3c		[15:0]			
	Ch.2: Base + 0x5c					
	Ch.3: Base + 0x7c					
16th word	Ch.0: Base + 0x1e	D15–0	RELOAD7	Reload data 7	(Same conten	ts as 8th word)
	Ch.1: Base + 0x3e		[15:0]		,	
(16 DIIS)	1	I	r			
(16 bits)	Ch 2: Base $\pm 0x5e$					
(16 DIIS)	Ch.2: Base + 0x5e Ch.3: Base + 0x7e					

13 DMA Controller (DMAC)

TC[11:0]: Transfer counter (D[7:0]/2nd word, D[15:12]/1st word)

Set the number of times for unit data transfers to be executed. Writing 0x1 to 0xfff sets the transfer count to 1 to 4,095 and writing 0x0 sets it to 4,096. After a transfer of the data unit specified in UNIT[2:0] is completed, the transfer counter is decremented.

ST: Source type (D11/1st word)

Selects whether the memory contents on the specified source address are used as data or pointers.

ST = 0: Data

The DMAC transfers the data stored in the source address to the destination address.

ST = 1: Pointer

The DMAC uses the specified source address as a pointer and determines the address in which transfer data is stored as follows:

Transfer data = *(Base address + *(Source address))

Example: When base address (PTBASE[23:16]) = 0x85 (i.e., address 0x850000), source address (SRADR[23:0]) = 0xfc000, and the contents of address 0xfc000 = 0x2

The data stored in address 0x850002 is transferred.

UNIT[2:0]: Transfer data unit (D[10:8]/1st word)

Sets the data size for the transfer unit.

Table 10.0.2.2 Transier Data Onit			
UNIT[2:0]	Transfer data unit		
0x7–0x3	Reserved		
0x2	32 bits		
0x1	16 bits		
0x0	8 bits		

Table 13.3.2.2 Transfer Data Unit

SRINC[1:0]: Source address control (D[7:6]/1st word)

Sets the control method for the source address after a unit data transfer.

SRINC[1:0]	Source address control		
0x3–0x2	Reserved		
0x1	Increment		
0x0	Fixed		

Table 13.3.2	.3 Source	Address	Control
10010 10.0.2	.0 000100	/ 1000	001100

SRINC[1:0] = 0x0: Address fixed

The source address is not changed by a data transfer performed. Even when transferring multiple data, the transfer data is always read from the same address.

SRINC[1:0] = 0x1: Address increment

After a transfer of a data unit specified with UNIT[2:0] is completed, the source address is incremented for the transferred data unit. The address that has been incremented during transfer does not return to the initial value.

DSINC[1:0]: Destination address control (D[5:4]/1st word)

Sets the control method for the destination address after a unit data transfer.

Table 13.3.2.4 Destination Address Control				
DSINC[1:0]	Destination address control			
0x3–0x2	Reserved			
0x1	Increment			
0x0	Fixed			

Table 13.3.2.4 Destination Address Control

DSINC[1:0] = 0x0: Address fixed

The destination address is not changed by a data transfer performed. Even when transferring multiple data, the transfer data is always written to the same address.

DSINC[1:0] = 0x1: Address increment

After a transfer of a data unit specified with UNIT[2:0] is completed, the destination address is incremented for the transferred data unit. The address that has been incremented during transfer does not return to the initial value.

CHEN: Channel enable (D3/1st word)

Enables or disables DMA transfers in each channel.

CHEN = 0: Transfer disabled

DMA transfers in the channel with this bit set to 0 are disabled.

CHEN = 1: Transfer enabled

DMA transfers in the channel are enabled. When triggered in this status, the DMAC starts DMA transfers in that channel (unless the transfer pausing function is operating, triggered by a high-priority channel).

With the RELOAD bit (D1/1st word) is set to 0, this bit is cleared to 0 upon completion of a transfer, disabling subsequent DMA transfers.

When RELOAD is 1, CHEN is not cleared upon completion of a transfer. Note, however, that CHEN will be replaced with RELOAD03 (D3/reload data 0), therefore, CHEN will be cleared if RELOAD03 is set to 0.

TM: Transfer mode (D2/1st word)

Sets the transfer mode (single transfer mode, successive transfer mode).

TM = 0: Single transfer mode

In this mode, a transfer operation invoked by one trigger is completed after transferring one data unit of the size set in UNIT[2:0]. If a data transfer needs to be performed a number of times as set by the transfer counter, an equal number of triggers are required.

TM = 1: Successive transfer mode

In this mode, one trigger performs data transfer a number of times as set by the transfer counter. The transfer counter is decremented each time a unit data is transferred, and successive transfers end when the counter reaches 0.

RELOAD: Auto-reload enable (D1/1st word)

Enables or disables the auto-reload function. The auto-reload function resets the initial value of control information set in the auto-reload area (configured the same as the eight words in the control table) in the control table as soon as the transfer counter reaches 0. With this function, you can execute transfers with the new conditions without resetting the initial value in the DMAC interrupt handler routine.

RELOAD = 0: Auto-reload disabled

Setting this bit to 0 disables the auto-reload function. Furthermore, the CHEN bit is set to 0 when the transfer counter reaches 0, disabling subsequent DMA transfers. The control table retains the contents when the transfer counter reaches 0.

RELOAD = 1: Auto-reload enabled

Setting this bit to 1 enables the auto-reload function. When the transfer counter reaches 0, the control information stored in the auto-reload area is reset on the control table. The next trigger executes DMA transfer with the new conditions set in the reload data.

Note: Control information (initial value) for the auto-reload area should be prepared in the application program.

PTW: Pointer bit width (D0/1st word)

Sets the pointer size when pointer is selected for the source type (ST).

• PTW = 0: 16 bits

DMAC performs a 16-bit read from the specified source address to obtain the pointer.

• PTW = 1: 8 bits

DMAC performs an 8-bit read from the specified source address to obtain the pointer.

13 DMA Controller (DMAC)

SRADR[23:0]: Source address (D[7:0]/4th word, D[15:0]/3rd word)

Set the start address of the transfer source (or the pointer to the transfer source). This setting is updated according to the setting of SRINC[1:0].

DSADR[23:0]: Destination address (D[7:0]/6th word, D[15:0]/5th word)

Set the start address of the transfer destination. This setting is updated according to the setting of DSINC[1:0].

PTBASE[23:16]: Pointer base address (D[7:0]/8th word)

Set the pointer base address (see ST) when pointer is selected for the source type. The low-order 16 bits of the base address are fixed at 0x0 (the 7th word set value is ignored).

13.3.3 Auto-Reload Data

As shown in Figure 13.3.1.1, a RAM area is allocated to an auto-reloading data area for each channel along with the control table. When the auto-reload function is enabled by setting RELOAD (D1/1st word) to 1, the contents of the auto-reloading data area will be reset on the control table when the transfer counter reaches 0, enabling transfers with the new conditions to be executed without setting of the conditions in the DMAC interrupt handler routine. The eight words (16 bytes) in the auto-reloading area are handled as exactly the same bit configuration as the eight words on the control table. The auto-reloading area can be used as a control information buffer. Before using a DMAC channel with the auto-reload function, write the first transfer conditions with RELOAD set to 1 to the control table and the second transfer conditions to the auto-reloading area. The control information written to the auto-reloading area is loaded to the control table upon completion of the first data transfer and it will control the second data transfer. If the subsequent data transfers use the same conditions, it is not necessary to reset the auto-reloading area. Otherwise, the auto-reloading area must be reset to the subsequent transfer conditions in the DMAC interrupt handler routine.

The address of the auto-reload data area can be calculated from the equation below.

Start address of auto-reloading data area = base address + (channel number × 32) + 16

13.4 DMAC Invocation

The triggers by which DMA is invoked have the following two causes:

- 1. Software trigger via register control
- 2. Hardware trigger due to a cause of interrupt in internal peripheral modules

Enabling DMAC

Each DMAC channel enters ready-to-operate status by setting $DMAONx/DMA_CTL$ register to 1. When DMAONx is 0 (default), the DMA channel does not accept triggers even if the control information enables transfers.

Enabling DMA transfers

Writing 1 to the CHEN bit (D3/1st word) on the control table enables DMA transfers in that channel, making it ready to accept triggers.

DMAC invocation by a software trigger

Any DMAC channel can be invoked via software. In order to invoke DMA transfer using Ch.x, write 1 to TRGx/DMA_TRG_FLG register.

TRG*x* retains 1 until the DMA request is accepted and then it is reset to 0 by the hardware. TRG*x* is also set to 1 by a hardware trigger.

DMAC invocation by a cause of interrupt in internal peripheral modules

To respective channels of the DMAC, hardware trigger sources (causes of interrupt in peripheral modules) shown in Table 13.4.1 are assigned, which can be selected with the TRG_SELx[1:0]/DMA_TRG_SEL register.

Channel	Control bits	Setting	Trigger source	Channel priority
Ch.3 TRG_SEL3[1:0]		0x3	USI Ch.1 transmit buffer empty	Low
		0x2	I ² S L channel FIFO empty	\uparrow
		0x1	Reserved	
		0x0	Hardware trigger disabled (software trigger only)	
Ch.2	Ch.2 TRG_SEL2[1:0] 0x3 USI Ch.1 receive buffer full		USI Ch.1 receive buffer full	
		0x2	16-bit audio PWM timer buffer empty	
		0x1	Reserved	
		0x0	Hardware trigger disabled (software trigger only)	
Ch.1	TRG_SEL1[1:0]	0x3	USI Ch.0 transmit buffer empty	
		0x2	I ² S R channel FIFO empty	
		0x1	A/D converter conversion completion	
		0x0	Hardware trigger disabled (software trigger only)	
Ch.0	TRG_SEL0[1:0]	0x3	USI Ch.0 receive buffer full	
		0x2	I ² S L channel FIFO empty	
		0x1	16-bit audio PWM timer buffer empty	\downarrow
		0x0	Hardware trigger disabled (software trigger only)	High

Table 13.4.1 DMAC Trigger Source

(Default: 0x0)

At initial reset, $TRG_SELx[1:0]$ in all channels are set to 0x0 (hardware trigger disabled). Note that software triggers are enabled regardless of the trigger source selected.

These trigger sources (causes of interrupt) are used in common for interrupt requests and DMAC invocation requests. When interrupts due to the cause used for a trigger is enabled and the interrupt level is set to 1 or more, an interrupt is also generated simultaneously with the trigger for the DMAC. When an interrupt vector and handler routine are located in the embedded Flash memory, interrupt handling can be executed even during a DMA transfer. An instruction for accessing the transfer source/destination is not executed until the DMA transfer is completed. When only invoking the DMAC and not using an interrupt, set the interrupt enable bit to 0 (interrupt disabled).

DMA request generated during a DMA transfer

A low-priority DMA request generated during a DMA transfer is not accepted until the transfer currently being executed is completed (until the unit data transfer is completed in the single transfer mode or until the transfer counter reaches 0 in the successive transfer mode).

A DMA request for another high-priority channel that is generated during successive transfers in a channel is accepted after the transfer of the current data unit is completed. The current DMA transfer is suspended at that point, and is resumed after that high-priority DMA transfer generated later is completed.

DMA request when the channel is disabled to transfer

Triggers are disabled for a channel with the CHEN bit (D3/1st word) set to 0 (DMA transfer disabled). TRG*x* for the channel will not be set.

13.5 Operation of DMAC

The DMAC has two transfer modes (single and successive transfer modes), in each of which data transfer operates differently. The following describes the operation in each transfer mode.

13.5.1 Single Transfer Mode

The channels for which TM (D2/1st word) in control information is set to 0 operate in single transfer mode. In this mode, a transfer operation invoked by one trigger is completed after transferring one data unit of the size set in UNIT[2:0]. If data transfer needs to be performed a number of times as set by the transfer counter, an equal number of triggers are required. The operation in the single transfer mode is shown by the flow chart in Figure 13.5.1.1.




Figure 13.5.1.1 Operation Flow in Single Transfer Mode

- (1) When the DMAC accepts a trigger, it loads the control information of the channel into the DMAC module.
- (2) To allow the next trigger, the DMAC clears the trigger flag (TRGx/DMA_TRG_FLG register).
- (3) The DMAC checks to see if CHEN is set to 1 (DMA transfer enabled). It abort data transfer if CHEN is set to 0.
- (4) If the source type specified in the control information is pointer (ST = 1), the DMAC read the contents of the specified source address to determine the pointer to the source data.
- (5) The DMAC reads the specified data unit from the source address into a buffer and then write it to the destination address.

The transfer status flag (RUN*x*/DMA_RUN_STA register) is set and retains 1 while data is being transferred. The buffered data can be read from DBUF[31:0]/DMA_DATA_BUF(L&H) registers after the transfer is completed. The buffer is rewritten in each data transfer.

- (6) According to the control information, the DMAC increments the source and/or destination addresses. The addresses are not changed if "address fixed" is specified. Also the transfer counter is decremented.
- (7) The DMAC writes the modified control information back to the control table.

- (8) The DMAC checks the transfer counter. If the value of the counter is not 0, the process is terminated here. Step (9) is not executed. Step (9) is executed if the transfer counter has reached 0.
- (9) The DMAC sets the end-of-transfer flag (ENDFx/DMA_END_FLG register) and clears the transfer status flag (RUNx). If DMAIEx/DMA_IE register is set to 1 (end-of-transfer interrupt enabled), the DMAC outputs an interrupt request to the ITC.

This completes the single transfer process.

13.5.2 Successive Transfer Mode

The channels for which TM (D2/1st word) in control information is set to 1 operate in the successive transfer mode. In this mode, a data transfer is performed by one trigger a number of times as set by the transfer counter. The operation in the successive transfer mode is shown by the flow chart in Figure 13.5.2.1.




Figure 13.5.2.1 Operation Flow in Successive Transfer Mode

13 DMA Controller (DMAC)

- (1) When the DMAC accepts a trigger (or pause status is released), it loads the control information of the channel into the DMAC module.
- (2) To allow the next trigger, the DMAC clears the trigger flag (TRGx/DMA_TRG_FLG register) or the pause flag (PAUSEx/DMA_PAUSE_STA register) according to the cause of the current DMA transfer.
- (3) The DMAC checks to see if CHEN is set to 1 (DMA transfer enabled). It abort data transfer if CHEN is set to 0.
- (4) If the source type specified in the control information is pointer (ST = 1), the DMAC read the contents of the specified source address to determine the pointer to the source data.
- (5) The DMAC reads the specified data unit from the source address into a buffer and then write it to the destination address.

The transfer status flag (RUN*x*/DMA_RUN_STA register) is set and retains 1 while data is being transferred. The buffered data can be read from DBUF[31:0]/DMA_DATA_BUF(L&H) registers after the transfer is completed. The buffer is rewritten in each data transfer.

- (6) According to the control information, the DMAC increments the source and/or destination addresses. The addresses are not changed if "address fixed" is specified. Also the transfer counter is decremented.
- (7) The DMAC checks the transfer counter. It goes to Step (10) if the transfer counter has reaches 0.
- (8) The DMAC checks to see if any DMA request has been generated from other high-priority channels. If a high-priority trigger flag is set, the DMAC sets the pause flag (PAUSEx) of the channel currently performing a transfer and suspends the transfer. The suspended DMA transfer will resume after other high-priority DMA transfers are completed.
- (9) If no DMA request has issued from high-priority channels, the DMAC returns to Step (4) to transfer the next data unit.
- (10) The DMAC sets the end-of-transfer flag (ENDFx/DMA_END_FLG register) and clears the transfer status flag (RUNx). Also it writes the modified control information back to the control table. If DMAIEx/DMA_IE register is set to 1 (end-of-transfer interrupt enabled), the DMAC outputs an interrupt request to the ITC.

This completes the successive transfer process.

Suspending successive transfers due to other high-priority DMA request

Successive transfers can be temporarily suspended due to occurrence of a high-priority DMA request.

When a high-priority DMA request is generated, the channel performing a transfer saves control information required for resuming transfers (such as the current transfer count and the transfer source and destination addresses) as soon as the current data unit transfer is completed and then suspends transfers. At the same time, the pause flag (PAUSEx/DMA_PAUSE_STA register) in the suspended channel is set.

After that, the higher-priority DMA transfer is executed. After the transfer is completed, the suspended DMA transfer is resumed by PAUSE*x* that has been set. PAUSE*x* is cleared when the DMA transfer is resumed. Note that single transfers cannot be suspended.

Forced termination of successive transfers

Writing 0 to DMAON*x*/DMA_CTL register forcibly terminates the current DMA transfer as soon as the transfer of the data unit being transferred is completed. After a DMA transfer is forcibly terminated, modified control information is not written back to the control table.

When modifying the control information after forced termination by writing 0 to DMAON*x* or when starting another DMA transfer anew, check that RUN*x*/DMA_RUN_STA register is set to 0 (standby status). While RUN*x* is set to 1, data transfers have not completely finished.

When the channel has not started DMA transfer, writing 0 to DMAONx clears TRGx or PAUSEx to cancel the DMA request accepted .

13.6 DMAC Interrupt

The DMAC module includes a function for generating interrupts upon completion of a data transfer. For the interrupts generated from trigger sources, see the descriptions of the peripheral modules.

End-of-transfer interrupt

This cause of interrupt occurs when a transfer in a channel has completed (when the transfer counter has reaches 0) and sets ENDFx/DMA_END_FLG corresponding to the channel to 1.

To use this interrupt, set DMAIEx/DMA_IE register to 1. When DMAIEx is set to 0 (default), interrupt requests for this interrupt cause are not sent to the interrupt controller (ITC).

If ENDFx is set to 1 while DMAIEx is set to 1 (interrupt enabled), the DMAC module outputs an interrupt request to the ITC. An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

To check the channel that has completed a data transfer, read ENDFx in the interrupt handler routine.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** To prevent interrupt recurrences, the DMAC module interrupt flag ENDF*x* must be reset in the interrupt handler routine after a DMAC interrupt has occurred.
 - To prevent unwanted interrupts, ENDF*x* should be reset before enabling DMAC interrupts with DMAIE*x*. ENDF*x* can be reset to 0 by writing 1.

13.7 Control Register Details

		Table 10.7.1 LISE OF DIMAG Fleg	131013
Address		Register name	Function
0x81800	DMA_CTL	DMAC General Control Register	Enables DMAC channels.
0x81804	DMA_TBL_BASEL	DMAC Control Table Base Address Low Register	Specify the control table start address.
0x81806	DMA_TBL_BASEH	DMAC Control Table Base Address High Register	
0x81808	DMA_IE	DMAC Interrupt Enable Register	Enables DMAC interrupts.
0x81810	DMA_TRG_SEL	DMAC Trigger Select Register	Selects a trigger source.
0x81814	DMA_TRG_FLG	DMAC Trigger Flag Register	Controls software trigger and indicates trigger status.
0x81818	DMA_END_FLG	DMAC End-of-Transfer Flag Register	Indicates the DMA completed channels.
0x81820	DMA_RUN_STA	DMAC Running Status Register	Indicates the running channel.
0x81824	DMA_PAUSE_STA	DMAC Pause Status Register	Indicates the DMA suspended channels.
0x8182c	DMA_DATA_BUFL	DMAC Data Buffer Low Register	DMA transfer data buffer
0x8182e	DMA_DATA_BUFH	DMAC Data Buffer High Register	

Table 13.7.1 List of DMAC Registers

The DMAC module registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

DMAC General Control Register (DMA_CTL)

						-					
Register name	Address	Bit	Name	Function	Setting				Init.	R/W	Remarks
DMAC General	0x81800	D15–4	-	reserved	-				-	-	0 when being read.
Control Register	(16 bits)	D3	DMAON3	DMAC Ch.3 enable	1	Enable	0	Disable	0	R/W	
(DMA_CTL)		D2	DMAON2	DMAC Ch.2 enable	1	Enable	0	Disable	0	R/W	
		D1	DMAON1	DMAC Ch.1 enable	1	Enable	0	Disable	0	R/W	
		D0	DMAON0	DMAC Ch.0 enable	1	Enable	0	Disable	0	R/W	

D[15:4] Reserved

D[3:0] DMAON x: DMAC Ch. x Enable Bit

Enables DMAC Ch.x to accept DMA triggers.

1 (R/W): Enabled

0 (R/W): Disabled/Forced termination (default)

To perform DMA transfer using DMAC Ch.x, write 1 to DMAONx. When DMAONx is 0, DMAC Ch.x does not accept triggers and data transfer cannot be started.

Writing 0 to this bit while DMAC Ch.x is transferring data forcibly terminates the DMA transfer as soon as the transfer of the data unit being transferred is completed. When a DMA transfer is forcibly terminated, modified control information is not written back to the control table.

When modifying the control information after forced termination by writing 0 to this bit or when starting another DMA transfer in this channel, make sure that RUN*x*/DMA_RUN_STA register is set to 0 (standby status) and also be sure to write 1 to this bit. While RUN*x* is set to 1, data transfers have not completely finished.

When the channel has not started DMA transfer, writing 0 to DMAON*x* clears TRG*x*/DMA_TRG_FLG register or PAUSE*x*/DMA_PAUSE_STA register to cancel the DMA request accepted .

Note: In order to forcibly terminate a DMA transfer, the CPU must access the control register via the SAPB bus. For this reason, forced termination cannot be executed while a DMA transfer is executed from/to an extended peripheral module register.

DMAC Control Table Base Address Low/High Registers (DMA_TBL_BASEL/H)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
DMAC Control	0x81804	D15-0	TBL_BASE	DMAC control table base address	0x0 to 0xffff	0x0	R/W	TBL_BASE[9:0] is
Table Base	(16 bits)		[15:0]	(low-order 16 bits)	(TBL_BASE[23:0] = 0x0 to			fixed at 0 (cannot be
Address Low					0xfffc00, a 1,024-byte boundary			altered).
Register					address within a RAM)			
(DMA_TBL_								
BASEL)								
DMAC Control	0x81806	D15–8	-	reserved	-	-	-	0 when being read.
Table Base	(16 bits)	D7–0	TBL_BASE	DMAC control table base address	0x0 to 0xff	0xc	R/W	
Address High			[23:16]	(high-order 8 bits)	(TBL_BASE[23:0] = 0x0 to			
Register					0xfffc00, a 1,024-byte boundary			
(DMA_TBL_					address within a RAM)			
BASEH)					-			

D[7:0]/0x81806, D[15:0]/0x81804

TBL_BASE[23:0]: DMAC Control Table Base Address Bits

Sets a base address for the control table for writing control information and auto reload information.

The size of control information is 8 words (16 bytes) per channel. The area for auto-reloading also requires 8 words (16 bytes) per channel. Therefore, a consecutive 128-byte space is needed for the control table in order to support 4 channels.

The control table is secured in the RAM with the base address specified in these registers assumed to be the start address of the control information for Ch.0.

Since TBL_BASE[9:0] of this register is fixed at 0 regardless of the contents written, it is always set to 1,024-byte boundary address. The initial value of the register is 0xc0000, the start address of the IRAM/ IVRAM.

Base + 0x70	Ch.3 auto-reload data area
Base + $0x70$ Base + $0x60$	Ch.3 control table
Base $+ 0x50$ Base $+ 0x50$	Ch.2 auto-reload data area
	Ch 2 control table
Base + 0x40	Ch.1 auto-reload data area
Base + 0x30	Ch.1 control table
Base + 0x20	Ch.0 auto-reload data area
Base + 0x10	Ch.0 control table
Base	

Figure 13.7.1 Control Table Map

Note: The control table must be placed on IRAM/IVRAM or an external RAM. A Flash memory and BBRAM cannot be used to store control information.

D[15:8]/0x81806 Reserved

DMAC Interrupt Enable Register (DMA_IE)

Register name	Address	Bit	Name	Function		Sett	ing	Init.	R/W	Remarks
DMAC Interrupt	0x81808	D15–4	-	reserved	-				-	0 when being read.
Enable Register	(16 bits)	D3	DMAIE3	DMAC Ch.3 interrupt enable	1	Enable	0 Disable	0	R/W	
(DMA_IE)		D2	DMAIE2	DMAC Ch.2 interrupt enable	1	Enable	0 Disable	0	R/W	
		D1	DMAIE1	DMAC Ch.1 interrupt enable	1	Enable	0 Disable	0	R/W	
		D0	DMAIE0	DMAC Ch.0 interrupt enable	1	Enable	0 Disable	0	R/W	

D[15:4] Reserved

D[3:0] DMAIE x: DMAC Ch. x Interrupt Enable Bit

Enables or disables DMAC Ch.x interrupts.

1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting DMAIEx to 1 enables the output of DMAC Ch.x interrupt requests to the ITC. Interrupts from

Ch.x will not be generated if DMAIEx is set to 0.

DMAC Trigger Select Register (DMA_TRG_SEL)

			•		_ /				
Register name	Address	Bit	Name	Function	Set	Setting		R/W	Remarks
DMAC Trigger	0x81810	D15–8	-	reserved		_	-	-	0 when being read.
Select Register	(16 bits)	D7–6	TRG_SEL3	Ch.3 trigger select	TRG_SEL3[1:0]	Trigger source	0x0	R/W	
(DMA_TRG_			[1:0]		0x3	USI Ch.1 Tx			
SEL)					0x2	I ² S L			
					0x1	reserved			
					0x0	No hard trigger			
		D5–4	TRG_SEL2	Ch.2 trigger select	TRG_SEL2[1:0]	Trigger source	0x0	R/W	
			[1:0]		0x3	USI Ch.1 Rx			
					0x2	T16P			
					0x1	reserved			
					0x0	No hard trigger			
		D3–2	TRG_SEL1	Ch.1 trigger select	TRG_SEL1[1:0]	Trigger source	0x0	R/W	
			[1:0]		0x3	USI Ch.0 Tx			
					0x2	I ² S R			
					0x1	ADC			
					0x0	No hard trigger			
		D1–0	TRG_SEL0	Ch.0 trigger select	TRG_SEL0[1:0]	Trigger source	0x0	R/W	
			[1:0]		0x3	USI Ch.0 Rx			
					0x2	I ² S L			
					0x1	T16P			
					0x0	No hard trigger			

D[15:8] Reserved

D[7:0] TRG_SELx[1:0]: Ch.x Trigger Select Bits

Selects a trigger source for each DMAC channel.

Channel	Control bits	Setting	Trigger source	Channel priority
Ch.3	TRG_SEL3[1:0]	0x3	USI Ch.1 transmit buffer empty	Low
		0x2	I ² S L channel FIFO empty	\uparrow
		0x1	Reserved	
		0x0	Hardware trigger disabled (software trigger only)	
Ch.2	TRG_SEL2[1:0]	0x3	USI Ch.1 receive buffer full	
		0x2	16-bit audio PWM timer buffer empty	
		0x1	Reserved	
		0x0	Hardware trigger disabled (software trigger only)	
Ch.1	TRG_SEL1[1:0]	0x3	USI Ch.0 transmit buffer empty	
		0x2	I ² S R channel FIFO empty	
		0x1	A/D converter conversion completion	
		0x0	Hardware trigger disabled (software trigger only)	
Ch.0	TRG_SEL0[1:0]	0x3	USI Ch.0 receive buffer full	
		0x2	I ² S L channel FIFO empty	
		0x1	16-bit audio PWM timer buffer empty	\downarrow
		0x0	Hardware trigger disabled (software trigger only)	High

(Default: 0x0)

At initial reset, TRG_SELx[1:0] in all channels are set to 0x0 (hardware trigger disabled). Note that software triggers are enabled regardless of the trigger source selected.

	55		, ,	· –			/					
Register name	Address	Bit	Name	Function			Setting				R/W	Remarks
DMAC Trigger	0x81814	D15–4	_	reserved			-	-		-	-	0 when being read.
Flag Register	(16 bits)	D3	TRG3	Ch.3 software trigger/tri	gger status	1	(W)	0	(W)	0	R/W	
(DMA_TRG_		D2	TRG2	Ch.2 software trigger/tri	gger status		Soft trigger		Ignored	0	R/W	
FLG)		D1	TRG1	Ch.1 software trigger/tri	gger status		(R)		(R)	0	R/W	
		D0	TRG0	Ch.0 software trigger/tri	gger status		Triggered		Not triggered	0	R/W	

DMAC Trigger Flag Register (DMA_TRG_FLG)

D[15:4] Reserved

D[3:0] TRG*x*: Ch.*x* Software Trigger/Trigger Status Bit

Invokes a DMA of the specified channel by software trigger. Also indicates trigger status in respective channels, including hardware trigger.

- 1 (W): Software trigger
- 0 (W): Ignored
- 1 (R): Triggered
- 0 (R): Not triggered (default)

To use software trigger to start a Ch.x DMA transfer, write 1 to TRGx. In the case of a hardware trigger, the DMA transfer starts after TRGx is set to 1.

Among DMAC channels, Ch.0 is assigned the highest priority, which goes down in the ascending order of channels numbers. Therefore, when there are multiple settings of TRG*x*, channels with lower channel numbers are processed before the higher-number channels. Lower-priority channels are kept pending until all DMA transfers in higher-priority channels are completed, and TRG*x* also retains 1. The above applies to cases where another trigger is generated during a DMA transfer. That is, regardless of the order of trigger generation, a DMA request from the highest-priority channel is accepted as soon as the current DMA transfer is completed or suspended.

After the DMAC accepts a trigger, the DMA transfer of the channel starts. At the same time TRGx is cleared, allowing the channel to be re-triggered.

Note that acceptance of the trigger does not start a DMA transfer if CHEN (D3/1st word) in control information is set to 0.

If DMAON*x*/DMA_CTL register is set to 0 (forced termination), TRG*x* that has been set is cleared and the pending DMA request is canceled.

Register name	Address	Bit	Name	Function	Setting				Init.	R/W	Remarks
DMAC End-of-	0x81818	D15-4	-	reserved	-		-	-	0 when being read.		
Transfer Flag	(16 bits)	D3	ENDF3	Ch.3 end-of-transfer flag	1	Finished	0	Not finished	0	R/W	Reset by writing 1.
Register		D2	ENDF2	Ch.2 end-of-transfer flag	1	Finished	0	Not finished	0	R/W	
(DMA_END_		D1	ENDF1	Ch.1 end-of-transfer flag	1	Finished	0	Not finished	0	R/W	
FLG)		D0	ENDF0	Ch.0 end-of-transfer flag	1	Finished	0	Not finished	0	R/W	

DMAC End-of-Transfer Flag Register (DMA_END_FLG)

D[15:4] Reserved

D[3:0] ENDFx: Ch.x End-of-Transfer Flag Bit

Indicates the channel that has finished transfers.

- 1 (R): Finished
- 0 (R): Not finished (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

If the transfer counter in DMA transfer reaches 0, the DMAC sets ENDFx indicating that transfers are finished. At the same time, an interrupt request is output to the ITC if DMAIEx/DMA_IE is set to 1 (interrupt enabled).

Read this register in the DMAC interrupt handler routine and check which channel has finished transfers. Also, in preparation for next interrupts, write 1 to ENDF*x* for resetting it.

In a channel with DMAIEx is set to 0 (interrupt disabled), an interrupt is not generated even if ENDFx is set.

DMAC Running Status Register (DMA_RUN_STA)

Register name	Address	Bit	Name	Function		Setti	ng	Init.	R/W	Remarks
DMAC Running	0x81820	D15–4	-	reserved	-				-	0 when being read.
Status Register	(16 bits)	D3	RUN3	Ch.3 running status	1	Running (Idle/paused	0	R	
(DMA_RUN_		D2	RUN2	Ch.2 running status	1	Running	Idle/paused	0	R	
STA)		D1	RUN1	Ch.1 running status	1	Running	Idle/paused	0	R	
		D0	RUN0	Ch.0 running status	1	Running	Idle/paused	0	R	

D[15:4] Reserved

D[3:0] RUNx: Ch.x Running Status Bit

Indicates whether the channel x is performing a DMA transfer or not.

1 (R): Performing a DMA transfer

0(R): Idle/paused (default)

RUNx is set to 1 when DMAC Ch.x starts a DMA transfer and reset to 0 upon completion of the transfer operation. Also this bit reverts to 0 when the transfer is suspended due to a high-priority DMA request.

When modifying control information after a data transfer or forced termination, check this bit to ensure that the transfer operation is actually completed.

DMAC Pause Status Register (DMA PAUSE STA)

Register name	Address	Bit	Name	Function	Setting					R/W	Remarks
DMAC Pause	0x81824	D15–4	-	reserved	-				-	-	0 when being read.
Status Register	(16 bits)	D3	PAUSE3	Ch.3 pause status	1	Paused	0	Not paused	0	R	
(DMA_PAUSE_		D2	PAUSE2	Ch.2 pause status	1	Paused	0	Not paused	0	R	
STA)		D1	PAUSE1	Ch.1 pause status	1	Paused	0	Not paused	0	R	
		D0	PAUSE0	Ch.0 pause status	1	Paused	0	Not paused	0	R	

D[15:4] Reserved

D[3:0] PAUSEx: Ch.x Paused Status Bit

Indicates whether the successive transfer operation is suspended due to a high-priority DMA transfer or not.

1(R): Suspended

0(R): Status other than suspension (default)

When a DMA request is generated that has higher priority than that of the channel in operation, the channel performing a transfer saves control information required for resuming transfers (such as the current transfer count and the transfer source and destination addresses) as soon as the current data transfer is completed and then suspends transfers. In this case, PAUSEx is also set to 1, indicating that the channel has suspended a transfer. After that, the high-priority DMA transfer is executed. After the transfer is completed, suspended DMA transfers are resumed. At this time, the DMAC checks PAUSEx and TRGx/DMA_TRG_FLG register, and processes the channels with their bits set, starting with one with the highest-priority (with the channel with the lowest number).

When the DMAC resumes DMA transfers that have been suspended, PAUSEx is cleared.

If DMAONx/DMA_CTL register is set to 0 (forced termination), PAUSEx that has been set is cleared and suspended DMA transfers are canceled.

DMAC Data Buffer Low/High Registers (DMA DATA BUFL/H)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
DMAC Data	0x8182c	D15-0	DBUF	DMAC transfer data buffer	ouffer 0x0 to 0xffff		R	
Buffer Low	(16 bits)		[15:0]	(low-order 16 bits)				
Register								
(DMA_DATA_								
BUFL)								
DMAC Data	0x8182e	D15–0	DBUF	DMAC transfer data buffer	0x0 to 0xffff	0x0	R	
Buffer High	(16 bits)		[31:16]	(high-order 16 bits)				
Register								
(DMA_DATA_								
BUFH)								

D[15:0]/0x8182e, D[15:0]/0x8182c

DBUF[31:0]: DMAC Transfer Data Buffer Bits

The latest transferred data can be read from these registers. (Default: 0x0)

The transfer data read from the source address is temporarily loaded into the transfer data buffer, and then it is written to the destination address.

14 8-bit Programmable Timers (T8F)

14.1 T8F Module Overview

The S1C17803 incorporates a three-channel fine mode 8-bit programmable timer module (T8F). The features of T8F are listed below.

- 8-bit presettable down counter with an 8-bit reload data register for setting the preset value
- The count clock is selectable from 15 clocks output from the prescaler.
- Generates the USI operating clocks (transfer clock source) and A/D trigger signal from the counter underflow signals.
- Generates an underflow interrupt signal to the interrupt controller (ITC).
- Any desired time intervals and serial transfer rates can be programmed by selecting an appropriate count clock and preset value.
- Fine mode is provided to minimize transfer rate errors.

Figure 14.1.1 shows the T8F configuration.




Figure 14.1.1 T8F Configuration (one channel)

T8F consists of an 8-bit presettable down counter and an 8-bit reload data register holding the preset value. The timer counts down from the initial value set in the reload data register and outputs an underflow signal when the counter underflows. The underflow signals are used to generate an interrupt, USI clocks, and an A/D trigger signal. The underflow cycle can be programmed by selecting the prescaler clock and reload data, enabling the application program to obtain time intervals and serial transfer speeds as required. Fine mode provides a function that minimizes transfer rate errors.

Note: Three channels of T8F module have the same functions except for the control register addresses. The description in this chapter applies to all channels. The 'x' in the register name refers to the channel number (0 to 2).

Example: T8F_CTLx register

Ch.0: T8F_CTL0 register Ch.1: T8F_CTL1 register Ch.2: T8F_CTL2 register

14.2 Count Clock

The count clock is selected by DF[3:0]/T8F CLKx register from the 15 types generated by the prescaler dividing the PCLK* clock into 1/1 to 1/16K.

* T8F Ch.0 uses the PSC Ch.1 output clocks generated from PCLK1. T8F Ch.1 and Ch.2 use the PSC Ch.2 output clocks generated from PCLK2. The descriptions in this chapter use PCLK as PCLK1 and PCLK2.

DF[3:0]	Prescaler output clock	DF[3:0]	Prescaler output clock
Oxf	Reserved	0x7	PCLK•1/128
0xe	PCLK•1/16384	0x6	PCLK•1/64
0xd	PCLK•1/8192	0x5	PCLK•1/32
0xc	PCLK•1/4096	0x4	PCLK•1/16
0xb	PCLK•1/2048	0x3	PCLK•1/8
0xa	PCLK•1/1024	0x2	PCLK•1/4
0x9	PCLK•1/512	0x1	PCLK•1/2
0x8	PCLK•1/256	0x0	PCLK•1/1
			(Dofault: 0x)

Table 14.2.1 Count Clock Selection

(Default: 0x0)

- Notes: The prescaler (PSC Ch.1 for T8F Ch.0, PSC Ch.2 for T8F Ch.1 and Ch.2) must run before T8F can operate.
 - · Make sure the counter is halted before setting the count clock.

For detailed information on the prescaler control, see the "Prescaler (PSC)" chapter.

14.3 Count Mode

T8F features two count modes: repeat mode and one-shot mode. These modes are selected using TRMD/T8F CTLx register.

Repeat mode (TRMD = 0, default)

Setting TRMD to 0 sets T8F to repeat mode.

In this mode, once the count starts, the timer continues running until stopped by the application program. When the counter underflows, the timer presets the reload data register value into the counter and continues the count. Thus, the timer periodically outputs an underflow pulse. T8F should be set to this mode to generate periodic interrupts or A/D triggers at desired intervals or to generate a serial transfer clock.

One-shot mode (TRMD = 1)

Setting TRMD to 1 sets T8F to one-shot mode.


In this mode, the timer stops automatically as soon as the counter underflows. This means only one interrupt can be generated after the timer starts. Note that the timer presets the reload data register value to the counter, then stops after an underflow has occurred. T8F should be set to this mode to set a specific wait time.

Note: Make sure the counter is halted before setting the count mode.

14.4 Reload Data Register and Underflow Cycle

The reload data register T8F_TRx is used to set the initial value for the down counter.

The initial counter value set in the reload data register is preset to the down counter if T8F is reset or the counter underflows. If T8F is started after resetting, the timer counts down from the reload value (initial value). This means that the reload value and the input clock frequency determine the time elapsed from the point at which the timer starts until the underflow occurs (or between underflows). The time determined is used to obtain the specified wait time, the intervals between periodic interrupts or A/D triggers, and the programmable serial interface transfer clock.



The underflow cycle can be calculated as follows:

Underflow interval = $\frac{TR + 1}{clk_in}$ [s] Underflow cycle = $\frac{clk_in}{TR + 1}$ [Hz] clk_in: Count clock (prescaler output clock) frequency [Hz] TR: Reload data (0–255)

14.5 Timer Reset

T8F is reset by writing 1 to PRESER/T8F_CTLx register. The reload data is preset and the counter is initialized.

14.6 RUN/STOP Control

Make the following settings before starting T8F.

- (1) Select the count clock (prescaler output clock). See Section 14.2.
- (2) Set the count mode (one-shot or repeat). See Section 14.3.
- (3) Calculate the initial counter value and set it to the reload data register. See Section 14.4.
- (4) Reset the timer to preset the counter to the initial value. See Section 14.5.
- (5) When using timer interrupts, set the interrupt level and enable interrupts for the relevant timer channel. See Section 14.9.

To start T8F, write 1 to PRUN/T8F_CTLx register.


The timer starts counting down from the initial value or from the current counter value if no initial value was preset. When the counter underflows, the timer outputs an underflow pulse and presets the counter to the initial value. An interrupt request is sent simultaneously to the interrupt controller (ITC).

If one-shot mode is set, the timer stops counting.

If repeat mode is set, the timer continues counting from the reloaded initial value.

Write 0 to PRUN to stop T8F via the application program. The counter stops counting and retains the current counter value until either the timer is reset or restarted. To restart the count from the initial value, the timer should be reset before writing 1 to PRUN.

When the timer is reset during running, the timer loads the reload register value to the counter and continues counting.



14.7 T8F Output Signals

T8F outputs underflow pulses when the counter underflows.

These pulses are used for timer interrupt requests.


These pulses are also used to generate the serial transfer clock for the internal serial interface or the A/D trigger signal.

The clock generated is sent to the internal peripheral module, as shown below.

T8F Ch.0 output clock \rightarrow USI Ch.0

T8F Ch.1 output clock \rightarrow USI Ch.1

T8F Ch.2 output clock \rightarrow A/D converter




14.8 Fine Mode


Fine mode provides a function that minimizes transfer rate errors.

T8F can output a programmable clock signal for use as the USI serial transfer clock. The timer output clock can be set to the required frequency by selecting the appropriate prescaler output clock and reload data. Note that errors may occur, depending on the transfer rate. Fine mode extends the output clock cycle by delaying the underflow pulse from the counter. This delay can be specified with the TFMD[3:0]/T8F_CTLx register.

TFMD[3:0] specifies the delay pattern to be inserted into a 16 underflow period. Inserting one delay extends the output clock cycle by one count clock cycle. This setting delays the interrupt timing in the same way.







At initial reset, TFMD[3:0] is set to 0x0, preventing insertion of delay cycles.

14.9 T8F Interrupts

T8F outputs an interrupt request to the interrupt controller (ITC) when the counter underflows.

Timer underflow interrupt

When the counter underflows, the interrupt flag T8FIF/T8F_INTx register, which is provided for each channel in the T8F module, is set to 1. At the same time, an interrupt request is sent to the ITC if T8FIE/T8F_INTx register has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

If T8FIE is set to 0 (interrupt disabled, default), no interrupt request will be sent to the ITC.

For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** The T8F module interrupt flag T8FIF must be reset in the interrupt handler routine after a T8F interrupt has occurred to prevent recurring interrupts.
 - Reset T8FIF before enabling T8F interrupts with T8FIE to prevent occurrence of unwanted interrupt. T8FIF is reset by writing 1.
 - T8F uses one interrupt signal for Ch.0 to Ch.2 interrupt requests to the ITC. The same interrupt handler routine is executed regardless of which interrupt is generated. When using all channel interrupts, read out the interrupt flag in the T8F module as part of the interrupt handler routine and check which channel generates the interrupt.

14.10 Control Register Details

Address		Register name	Function
0x81a00	T8F_CLK0	T8F Ch.0 Input Clock Select Register	Selects a prescaler output clock.
0x81a02	T8F_TR0	T8F Ch.0 Reload Data Register	Sets reload data.
0x81a04	T8F_TC0	T8F Ch.0 Counter Data Register	Counter data
0x81a06	T8F_CTL0	T8F Ch.0 Control Register	Sets the timer mode and starts/stops the timer.
0x81a08	T8F_INT0	T8F Ch.0 Interrupt Control Register	Controls the interrupt.
0x81a10	T8F_CLK1	T8F Ch.1 Input Clock Select Register	Selects a prescaler output clock.
0x81a12	T8F_TR1	T8F Ch.1 Reload Data Register	Sets reload data.
0x81a14	T8F_TC1	T8F Ch.1 Counter Data Register	Counter data
0x81a16	T8F_CTL1	T8F Ch.1 Control Register	Sets the timer mode and starts/stops the timer.
0x81a18	T8F_INT1	T8F Ch.1 Interrupt Control Register	Controls the interrupt.
0x81a20	T8F_CLK2	T8F Ch.2 Input Clock Select Register	Selects a prescaler output clock.
0x81a22	T8F_TR2	T8F Ch.2 Reload Data Register	Sets reload data.
0x81a24	T8F_TC2	T8F Ch.2 Counter Data Register	Counter data
0x81a26	T8F_CTL2	T8F Ch.2 Control Register	Sets the timer mode and starts/stops the timer.
0x81a28	T8F_INT2	T8F Ch.2 Interrupt Control Register	Controls the interrupt.

Table 14.10.1 List of Fine Mode 8-bit timer Registers

The fine mode 8-bit timer registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

T8F Ch.x Input Clock Select Registers (T8F_CLKx)

Register name	Address	Bit	Name	Function	S	etting	Init.	R/W	Remarks
T8F Ch.x Input	0x81a00	D15-4	-	reserved		-	-	-	0 when being read.
Clock Select	0x81a10	D3–0	DF[3:0]	T8F input clock select	DF[3:0]	Clock	0x0	R/W	PCLK =
Register	0x81a20			(Prescaler output clock)	0xf	reserved			PCLK1 for T8F Ch.0
(T8F_CLK <i>x</i>)	(16 bits)				0xe	PCLK•1/16384			PCLK2 for T8F Ch.1
· · · ·	. ,				0xd	PCLK•1/8192			and Ch.2
					0xc	PCLK•1/4096			
					0xb	PCLK•1/2048			
					0xa	PCLK•1/1024			
					0x9	PCLK•1/512			
					0x8	PCLK•1/256			
					0x7	PCLK•1/128			
					0x6	PCLK•1/64			
					0x5	PCLK•1/32			
					0x4	PCLK•1/16			
					0x3	PCLK•1/8			
					0x2	PCLK•1/4			
					0x1	PCLK•1/2			
					0x0	PCLK•1/1			

D[15:4] Reserved

D[3:0] DF[3:0]: T8F Input Clock Select Bits

Selects the T8F count clock from the 15 different prescaler output clocks.

DF[3:0]	Prescaler output clock	DF[3:0]	Prescaler output clock
0xf	Reserved	0x7	PCLK•1/128
0xe	PCLK•1/16384	0x6	PCLK•1/64
0xd	PCLK•1/8192	0x5	PCLK•1/32
Охс	PCLK•1/4096	0x4	PCLK•1/16
0xb	PCLK•1/2048	0x3	PCLK•1/8
0xa	PCLK•1/1024	0x2	PCLK•1/4
0x9	PCLK•1/512	0x1	PCLK•1/2
0x8	PCLK•1/256	0x0	PCLK•1/1

Table 14.10.2 Count Clock Selection

* PCLK = PCLK1 (for T8F Ch.0) or PCLK2 (for T8F Ch.1 and Ch.2)

(Default: 0x0)

Note: Make sure the counter is halted before setting the count clock.

T8F Ch.x Reload Data Registers (T8F_TRx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T8F Ch.x	0x81a02	D15-8	-	reserved	_	-	-	0 when being read.
Reload Data	0x81a12	D7–0	TR[7:0]	T8F reload data	0x0 to 0xff	0x0	R/W	
Register	0x81a22			TR7 = MSB				
(T8F_TR <i>x</i>)	(16 bits)			TR0 = LSB				

D[15:8] Reserved

D[7:0] TR[7:0]: T8F Reload Data Bits

Sets the counter initial value. (Default: 0x0)

The reload data set in this register is preset to the counter when the timer is reset or the counter underflows. If the timer is started after resetting, it counts down from the reload value (initial value). This means that the reload value and the input clock frequency determine the time elapsed from the point at which the timer starts until the underflow occurs (or between underflows). The time determined is used to obtain the desired wait time, the intervals between periodic interrupts or A/D triggers, and the programmable serial interface transfer clock.

T8F Ch.x Counter Data Registers (T8F_TCx)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
T8F Ch.x	0x81a04	D15-8	-	reserved	_	-	-	0 when being read.
Counter Data	0x81a14	D7–0	TC[7:0]	T8F counter data	0x0 to 0xff	0xff	R	
Register	0x81a24			TC7 = MSB				
(T8F_TC <i>x</i>)	(16 bits)			TC0 = LSB				

D[15:8] Reserved

D[7:0] TC[7:0]: T8F Counter Data Bits

The counter data can be read out. (Default: 0xff) This register is read-only and cannot be written to.

T8F Ch.x Control Registers (T8F_CTLx)

D · ·		B ¹¹			<u> </u>	<u> </u>				-	
Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
T8F Ch.x	0x81a06	D15–12	-	reserved		-	-		-	-	0 when being read.
Control Register	0x81a16	D11-8	TFMD[3:0]	Fine mode setup		0x0 t	o C)xf	0x0	R/W	Set a number of times
(T8F_CTL <i>x</i>)	0x81a26									to insert delay into a	
	(16 bits)								16-underflow period.		
		D7–5	-	reserved		-	-		-	-	0 when being read.
		D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
		D3–2	-	reserved	_		-	-	0 when being read.		
		D1	PRESER	Timer reset	1	Reset	0	Ignored	0	W	
		D0	PRUN	Timer run/stop control	1	Run	0	Stop	0	R/W	

D[15:12] Reserved

D[11:8] TFMD[3:0]: Fine Mode Setup Bits

Corrects the transfer rate error. (Default: 0x0)

TFMD[3:0] specifies the delay pattern to be inserted into a 16 underflow period. Inserting one delay extends the output clock cycle by one count clock cycle. This setting delays the interrupt timing in the same way.

TEMPIO AL								derflov	•	ber	-					
TFMD[3:0]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
0x0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
0x1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	D
0x2	-	1	-	-	Ι	-	-	D	-	-	-	-	-	-	1	D
0x3	-	-	-	-	-	—	-	D	_	-	-	D	_	-	-	D
0x4	-	-	-	D	-	-	-	D	-	-	-	D	-	-	-	D
0x5	-	-	-	D	-	-	-	D	-	-	-	D	-	D	-	D
0x6	-	-	_	D	-	D	-	D	-	-	-	D	-	D	-	D
0x7	-	_	-	D	-	D	-	D	-	D	-	D	_	D	_	D
0x8	-	D	-	D	-	D	-	D	-	D	-	D	-	D	-	D
0x9	-	D	-	D	-	D	-	D	-	D	-	D	-	D	D	D
0xa	-	D	-	D	-	D	D	D	-	D	-	D	-	D	D	D
0xb	-	D	-	D	-	D	D	D	-	D	D	D	-	D	D	D
0xc	-	D	D	D	-	D	D	D	-	D	D	D	-	D	D	D
0xd	-	D	D	D	-	D	D	D	-	D	D	D	D	D	D	D
0xe	-	D	D	D	D	D	D	D	-	D	D	D	D	D	D	D
0xf	-	D	D	D	D	D	D	D	D D D D D D D D							
	C	Count	clock	пг		וחר	וחר	1 [] [D: וחר	Indic:	ates ti 1 □ □	he ins	ertior	n of a o	delay 1 □	cycle.
Underflow signa	ıl (not	corre	cted)	_۲					16							
	Underflow signal (corrected)									16 1 ∐- Delayed						
Output clock (not corrected)																
Output o	Output clock (corrected)															

Table 14.10.3 Delay Patterns Specified by TFMD[3:0]



D[7:5] Reserved

D4 TRMD: Count Mode Select Bit

Selects the T8F count mode.

1 (R/W): One-shot mode

0 (R/W): Repeat mode (default)

Setting TRMD to 0 sets T8F to repeat mode. In this mode, once the count starts, the timer continues to run until stopped by the application program. When the counter underflows, the timer presets the counter to the reload data register value and continues the count. Thus, the timer periodically outputs an underflow pulse. Set T8F to this mode to generate periodic interrupts or A/D triggers at desired intervals or to generate a serial transfer clock.

Setting TRMD to 1 sets T8F to one-shot mode. In this mode, the timer stops automatically as soon as the counter underflows. This means only one interrupt can be generated after the timer starts. Note that the timer presets the counter to the reload data register value, then stops when an underflow occurs. Set T8F to this mode to set a specific wait time.

Note: Make sure the counter is halted before setting the count mode.

D[3:2] Reserved

D1 PRESER: Timer Reset Bit

Resets the timer.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Always 0 when read (default)

Writing 1 to this bit presets the counter to the reload data value.

D0 PRUN: Timer Run/Stop Control Bit

Controls the timer RUN/STOP. 1 (R/W): Run 0 (R/W): Stop (default)

The timer starts counting when PRUN is written as 1 and stops when written as 0. When the timer is stopped, the counter data is retained until reset or until the next RUN state.

T8F Ch.x Interrupt Control Registers (T8F_INTx)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
T8F Ch.x	0x81a08	D15–9	-	reserved	-			-	-	0 when being read.	
Interrupt	0x81a18	D8	T8FIE	T8F interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register	0x81a28	D7–1	-	reserved			_		-	-	0 when being read.
(T8F_INT <i>x</i>)	(16 bits)	D0	T8FIF	T8F interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
						interrupt		interrupt not			
						occurred		occurred			

D[15:9] Reserved

D8 T8FIE: T8F Interrupt Enable Bit

Enables or disables interrupts caused by counter underflows for each channel.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting T8FIE to 1 enables T8F interrupt requests to the ITC; setting to 0 disables interrupts.

D[7:1] Reserved

D0 T8FIF: T8F Interrupt Flag Bit

Indicates whether the cause of counter underflow interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

T8FIF is the T8F interrupt flag that is set to 1 when the counter underflows. T8FIF is reset by writing 1.

15 16-bit PWM Timer (T16A)

15.1 T16A Module Overview

The S1C17803 incorporates a 16-bit PWM timer (T16A) module. The features of T16A are listed below.

- 16-bit up counter with a comparator and capture unit
- The count clock is selectable from 15 clocks output from the prescaler (PSC Ch.1).
- Supports event counter function using an external clock.
- Includes a comparator that compares the counter value with two specified comparison values to generate interrupts and various output waveform including a PWM waveform.
- Includes a capture unit that captures counter values using two external trigger signals and generates interrupts.

Figure 15.1.1 shows the T16A configuration.




Figure 15.1.1 T16A Configuration

The T16A module consists of a counter block and a comparator/capture block.

Counter block

The counter block includes a 16-bit up-counter that operates with a prescaler (PSC Ch.1) output clock, or the external count clock input from outside the IC. The 16-bit PWM timer allows software to run and stop the counter, and to reset the counter value (cleared to 0) as well as selection of the count clock. The counter can also be reset by the compare B signal output from the comparator/capture block.

Comparator/capture block

The comparator/capture block includes two systems (units A and B) of comparators that compare between the counter value and the specified comparison value and capture circuits that capture the counter value by an external trigger signal. Note, however, that the comparator and capture functions cannot be used at the same time in each system. One of the two functions must be selected by the software switch.

When using the comparator function, set the value(s) to be compared with the counter value to the compare A and/or compare B registers. When the counter reaches the value set in the compare A or compare B register, the comparator asserts the compare A or compare B signal. These signals can generate interrupts. Also the signals control the cycle time and duty ratio of the timer output signal allowing the timer to output a PWM or other waveform. In addition to these functions, the compare B signal is used to reset the counter.

Comparison data can be read or written directly from/to the compare A and compare B registers. The compare buffers are separately provided to load data to the compare A and compare B registers automatically by the compare B signal. Software can select which of the compare register and buffer the comparison values are written to.

When the capture function is enabled, the compare A and compare B registers are used as the capture A and capture B registers, respectively. The capture A and capture B circuits can input a trigger signal individually, and the counter value is loaded to the respective capture register at the selected edge of the trigger signal.

The capturing operation can generate an interrupt, this make it possible to read the captured data in the interrupt handler routine. Also an overwrite interrupt can be generated for the error handling when the counter value is captured before reading the previous captured data.

15.2 T16A Input/Output Pins

Table 15.2.1 lists the input/output pins for the T16A module.

Table 15.2.1 List of T16A Pins							
Pin name I/O Qty Function							
EXCL1		1	T16A external clock input pin				
			Inputs an external clock for the event counter function.				
ATMA	I/O	1	T16A system A input/output pin				
			Outputs timer generating signal in comparator mode.				
			Inputs a counter-capture trigger signal in capture mode.				
ATMB	I/O	1	T16A system B input/output pin				
	Outputs timer generating signal in comparator mode.						
			Inputs a counter-capture trigger signal in capture mode.				

The T16A input/output pins (EXCL1, ATMA, ATMB) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as T16A input/output pins.

For detailed information on pin function switching, see the "I/O Ports (GPIO)" chapter.

15.3 Count Clock

The count clock is selected by CLKS[3:0]/T16A_CTL register from the 15 types generated by the prescaler (PSC Ch.1) dividing the PCLK1 clock into 1/1 to 1/16K or an external clock.

CLKS[3:0]	Count clock	CLKS[3:0]	Count clock
Oxf	External clock	0x7	PCLK1•1/128
0xe	PCLK1•1/16384	0x6	PCLK1•1/64
0xd	PCLK1•1/8192	0x5	PCLK1•1/32
0xc	PCLK1•1/4096	0x4	PCLK1•1/16
0xb	PCLK1•1/2048	0x3	PCLK1•1/8
0xa	PCLK1•1/1024	0x2	PCLK1•1/4
0x9	PCLK1•1/512	0x1	PCLK1•1/2
0x8	PCLK1•1/256	0x0	PCLK1•1/1

Table 15.3.1 Count Clock Selection

(Default: 0x0)

Notes: • Make sure the counter is halted before setting the count clock.

• When using an external clock, the external clock cycle must be at least two CPU operating clock cycles.

For controlling PSC Ch.1, refer to the "Prescaler (PSC)" chapter.

15.4 T16A Operating Modes

T16A provides some operating modes to support various usages. This section describes the functions of each operating mode and how to enter the mode.

15.4.1 Comparator Mode and Capture Mode

The T16A_CCA and T16A_CCB registers that are embedded in the comparator/capture block can be set to comparator mode or capture mode, individually. The T16A_CCA register mode is selected using CCAMD/T16A_ CCCTL register and the T16A_CCB register mode is selected using CCBMD/T16A_CCCTL register.

Comparator mode (CCAMD/CCBMD = 0, default)

The comparator mode compares the counter value and the comparison value set by software. It generates an interrupt and toggles the timer output signal level when the values are matched. The T16A_CCA and T16A_CCB registers function as the compare A and compare B registers that are used for loading comparison values in this mode.

When the counter reaches the value set in the compare A register during counting, the comparator asserts the compare A signal. At the same time the compare A interrupt flag is set and an interrupt signal is output to the ITC if the interrupt has been enabled.

When the counter reaches the value set in the compare B register, the comparator asserts the compare B signal. At the same time the compare B interrupt flag is set and an interrupt signal is output to the ITC if the interrupt is enabled. Furthermore, the counter is reset to 0.

The compare A and compare B signals are also used to generate a timer output waveform. See Section 15.6, "Timer Output Control," for more information.

To generate PWM waveform, the T16A_CCA and T16A_CCB registers must be both placed into comparator mode.

Compare buffers

Comparison data can be read or written directly from/to the compare registers. Comparison data for system A or B can also be written to the compare buffer so that it will be loaded to the compare A or compare B register by the compare B signal. The CBUFEN/T16A_CTL register is used to select whether comparison data is written to the compare register or buffer.

Setting CBUFEN to 0 (default) selects the compare registers. Setting it to 1 selects the compare buffers. Although the T16A_CCA and T16A_CCB registers are used to write compare data even if CBUFEN, compare registers will be accessed.

Capture mode (CCAMD/CCBMD = 1)

The capture mode captures the counter value when an external event such as a key entry occurs (at the specified edge of the external input signal). In this mode, the T16A_CCA and/or T16A_CCB registers function as the capture A and/or capture B registers for loading the captured data. To input a counter capture trigger signal, the capture A circuit uses the ATMA pin and the capture B circuit uses the ATMB pin. The ATMA and ATMB pins are shared with the timer outputs. They are configured for input when the system A or B is set to capture mode. The trigger edge of the input signal can be selected using the CAPATRG[1:0]/T16A_CCCTL register for capture A and CAPBTRG[1:0]/T16A_CCCTL register for capture B.

CAPATRG[1:0]/ CAPBTRG[1:0]	Trigger edge
0x3	Falling edge and rising edge
0x2	Falling edge
0x1	Rising edge
0x0	Not triggered

Table 15.4.1.1 Capture Trigger Edge Selection

(Default: 0x0)

When a specified trigger edge is input during counting, the current counter value is loaded to the capture register. At the same time the capture A or capture B interrupt flag is set and an interrupt signal is output to the ITC if the interrupt has been enabled. This interrupt can be used to read the captured data from the T16A_CCA or T16A_CCB register. For example, external event cycles and pulse widths can be measured from the difference between two captured counter values read.

If the captured data is overwritten by the next trigger when the capture A or capture B interrupt flag has already been set, the overwrite interrupt flag will be set. This interrupt can be used to execute an overwrite error handling. To avoid occurrence of unnecessary overwrite interrupt, the capture A or capture B interrupt flag must be reset after the captured data has been read from the T16A_CCA or T16A_CCB register.

- **Notes:** The correct captured data may not be obtained if the captured data is read at the same time the next value is being captured. Read the capture register twice to check if the read data is correct as necessary.
 - To capture counter data properly, both the High and Low period of the ATMA/ATMB trigger signal must be longer than the count clock cycle time.

The setting of CAPATRG[1:0] or CAPBTRG[1:0] is ineffective in comparator mode. No counter capturing operation will be performed, as the ATMA/ATMB pin is configured for output.

The capture mode cannot generate/output the timer signal, as no compare signal is generated.

15.4.2 Repeat Mode and One-Shot Mode

Each counter features two count modes: repeat mode and one-shot mode. The count mode is selected using TMMD /T16A_CTL register.

Repeat mode (TMMD = 0, default)

Setting TMMD to 0 sets the counter to repeat mode.

In this mode, once the count starts, the counter continues running until stopped by the application program. If the counter is reset to 0 or returns to 0 due to a counter overflow, the counter continues the count. The counter should be set to this mode to generate periodic interrupts at desired intervals or to generate a timer output waveform.

One-shot mode (TMMD = 1)

Setting TMMD to 1 sets the counter to one-shot mode.

In this mode, the counter stops automatically as soon as the counter is reset or it overflows. The counter should be set to this mode to set a specific wait time or for pulse width measurement.

15.5 Counter Control

15.5.1 Counter Reset

The counter can be reset to 0 by writing 1 to PRESET/T16A_CTL register.

Normally, the counter should be reset by writing 1 to this bit before starting the count. The counter is reset by the hardware if the counter reaches the compare B register value after the count starts.

15.5.2 Counter RUN/STOP Control

Make the following settings before starting the count operation.

- (1) Switch the input/output pin functions to be used for T16A. Refer to the "I/O Port (GPIO)" chapter.
- (2) Select operating modes. See Section 15.2.
- (3) Select the clock source. See Section 15.3.
- (4) Configure the timer outputs. See Section 15.6.
- (5) If using interrupts, set the interrupt level and enable the T16A interrupts. See Section 15.7.
- (6) Reset the counter to 0. See Section 15.5.1.1.
- (7) Set comparison data (in comparator mode). See Section 15.4.1.

Seiko Epson Corporation

The T16A module provides PRUN/T16A_CTL register to control the counter operation.

The counter starts counting when 1 is written to PRUN. Writing 0 to PRUN disables clock input and stops the count.

This control does not affect the counter data. The counter data is retained even when the count is halted, allowing resumption of the count from that data.

If PRUN and PRESET are written as 1 simultaneously, the counter starts counting after reset.

15.5.3 Reading Counter Values

The counter value can be read from T16ATC[15:0]/T16A_TC register even if the counter is running. However, the counter value should be read at once using a 16-bit transfer instruction. If data is read twice using an 8-bit transfer instruction, the correct value may not be obtained due to occurrence of count up between readings.

15.5.4 Timing Charts

Comparator mode




Figure 15.5.4.1 Operation Timing in Comparator Mode

Capture mode





Figure 15.5.4.2 Operation Timing in Capture Mode

15.6 Timer Output Control

T16A in comparator mode can generate two TOUT signals using the compare A and compare B signals and can output them to external devices. Figure 15.6.1 shows the TOUT output circuit.



T16A includes two TOUT output circuits and their signal generation and output can be controlled individually. Although the output circuit and register names use letters 'A' and 'B' to distinguish two systems, it does not mean that they correspond to compare A and B signals.

TOUT output pins

The TOUT A signal is output from the ATMA pin and TOUT B signal is output from the ATMB pin. The ATMA and ATMB pins are shared with the capture trigger inputs. They are configured for output when the system A or B is set to comparator mode.

TOUT generation mode

TOUTAMD[1:0]/T16A_CCCTL register (for system A) or TOUTBMD[1:0]/T16A_CCCTL register (for system B) is used to set how the TOUT signal is changed by the compare A and compare B signals.

TOUTAMD[1:0]/ TOUTBMD[1:0]	When compare A occurs	When compare B occurs			
0x3	No change	Toggle			
0x2	Toggle	No change			
0x1	Rise	Fall			
0x0	Disable output				

Table 15.6.1 TOOT Generation wou	Table 15.6.1	TOUT Generation	Mode
----------------------------------	--------------	------------------------	------

(Default: 0x0)

TOUTAMD[1:0] and TOUTBMD[1:0] are also used to turn the TOUT output on and off.


TOUT signal polarity selection

By default, an active High output signal is generated. This logic can be inverted using TOUTAINV/ T16A_ CCCTL register (for system A) or TOUTBINV/T16A_CCCTL register (for system B). Writing 1 to TOUTAINV/TOUTBINV causes the timer to generate an active low TOUT signal.

Resetting the counter does not set the TOUT signal to the inactive level. The TOUT signal is maintained at the level set before the counter is reset.

To reset the TOUT outputs to the initial status in this case, set TOUTAMD[1:0] and TOUTBMD[1:0] to 0x0. Then be sure to wait for two or more counter clock cycles before altering TOUTAMD[1:0] and TOUTBMD[1:0].

Figure 15.6.2 shows the TOUT output waveform.



15.7 T16A Interrupts

The T16A module can generate the following six kinds of interrupts:

- Compare A interrupt (in comparator mode)
- Compare B interrupt (in comparator mode)
- Capture A interrupt (in capture mode)
- Capture B interrupt (in capture mode)
- Capture A overwrite interrupt (in capture mode)
- Capture B overwrite interrupt (in capture mode)

T16A outputs a single interrupt signal shared by the above interrupt causes to the interrupt controller (ITC). Read the interrupt flags in the T16A module to identify the interrupt cause that has been occurred.

Interrupts in comparator mode

Compare A interrupt

This interrupt request is generated when the counter matches the compare A register value during counting in comparator mode. It sets the interrupt flag CAIF/T16A_IFLG register in the T16A module to 1. To use this interrupt, set CAIE/T16A_IEN register to 1. If CAIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

Compare B interrupt

This interrupt request is generated when the counter matches the compare B register value during counting in comparator mode. It sets the interrupt flag CBIF/T16A_IFLG register in the T16A module to 1. To use this interrupt, set CBIE/T16A_IEN register to 1. If CBIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

Interrupts in capture mode

Capture A interrupt

This interrupt request is generated when the counter value is captured in the capture A register by an external trigger during counting in capture mode. It sets the interrupt flag CAPAIF/T16A_IFLG register in the T16A module to 1.

To use this interrupt, set CAPAIE/T16A_IEN register to 1. If CAPAIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

Capture B interrupt

This interrupt request is generated when the counter value is captured in the capture B register by an external trigger during counting in capture mode. It sets the interrupt flag CAPBIF/T16A_IFLG register in the T16A module to 1.

To use this interrupt, set CAPBIE/T16A_IEN register to 1. If CAPBIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

Capture A overwrite interrupt

This interrupt request is generated if the capture A register is overwritten by a new external trigger when the capture A interrupt flag CAPAIF has been set (a counter value has already been loaded to the capture A register). It sets the interrupt flag CAPAOWIF/T16A_IFLG register in the T16A module to 1.

To use this interrupt, set CAPAOWIE/T16A_IEN register to 1. If CAPAOWIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

CAPAOWIF will be set if the capture A register is overwritten when CAPAIF has been set regardless of whether the capture A register has been read or not. Therefore, be sure to reset CAPAIF immediately after the capture A register is read.

Capture B overwrite interrupt

This interrupt request is generated if the capture B register is overwritten by a new external trigger when the capture B interrupt flag CAPBIF has been set (a counter value has already been loaded to the capture B register). It sets the interrupt flag CAPBOWIF/T16A_IFLG register in the T16A module to 1.

To use this interrupt, set CAPBOWIE/T16A_IEN register to 1. If CAPBOWIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

CAPBOWIF will be set if the capture B register is overwritten when CAPBIF has been set regardless of whether the capture B register has been read or not. Therefore, be sure to reset CAPBIF immediately after the capture B register is read.

If the interrupt flag is set to 1 when the interrupt has been enabled, the T16A module outputs an interrupt request to the ITC. An interrupt is generated if the ITC and S1C17 core interrupt conditions are satisfied.

For more information on interrupt control registers and the operation when an interrupt occurs, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** Reset the interrupt flag before enabling interrupts with the interrupt enable bit to prevent occurrence of unwanted interrupt. The interrupt flag is reset by writing 1.
 - After an interrupt occurs, the interrupt flag in the T16A module must be reset in the interrupt handler routine.

15.8 Control Register Details

Address		Register name	Function		
0x81300	T16A_CTL	T16A Counter Control Register	Controls the counter.		
0x81302	T16A_TC	T16A Counter Data Register	Counter data		
0x81304	T16A_CCCTL	T16A Comparator/Capture Control Register	Controls the comparator/capture block and TOUT.		
0x81306	T16A_CCA	T16A Compare/Capture A Data Register	Compare A/capture A data		
0x81308	T16A_CCB	T16A Compare/Capture B Data Register	Compare B/capture B data		
0x8130a	T16A_IEN	T16A Compare/Capture Interrupt Enable Register	Enables/disables interrupts.		
0x8130c	T16A_IFLG	T16A Compare/Capture Interrupt Flag Register	Displays/sets interrupt occurrence status.		

Table 15.8.1 List of 16-bit PWM Timer Register

The 16-bit PWM timer registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

T16A Counter Control Register (T16A_CTL)

Register name	Address	Bit	Name	Function		Set	ting	Init.	R/W	Remarks
T16A Counter	0x81300	D15-12	-	reserved		-	_	-	-	0 when being read.
Control Register	(16 bits)	D11-8	CLKS[3:0]	Counter clock select	C	CLKS[3:0]	Clock	0x0	R/W	
(T16A_CTL)						0xf	External clock			
						0xe F	PCLK1•1/16384			
							PCLK1•1/8192			
							PCLK1•1/4096			
							PCLK1•1/2048			
							PCLK1•1/1024			
						0x9	PCLK1•1/512			
							PCLK1•1/256			
						0x7	PCLK1•1/128			
						0x6	PCLK1•1/64			
						0x5	PCLK1•1/32			
						0x4	PCLK1•1/16			
						0x3	PCLK1•1/8			
						0x2	PCLK1•1/4			
						0x1	PCLK1•1/2			
						0x0	PCLK1•1/1			
		D7–4	-	reserved		-	-	-		0 when being read.
		D3	CBUFEN	Compare buffer enable	1	Enable	0 Disable	0	R/W	
		D2	TMMD	Count mode select	1	One-shot	0 Repeat	0	R/W	
		D1	PRESET	Counter reset	1	Reset	0 Ignored	0	W	0 when being read.
		D0	PRUN	Counter run/stop control	1	Run	0 Stop	0	R/W	

D[15:12] Reserved

D[11:8] CLKS[3:0]: Counter Clock Select Bits

Selects the counter clock from the 15 different prescaler output clocks and an external clock (EXCL1 input clock).

CLKS[3:0]	Clock	CLKS[3:0]	Clock
Oxf	External clock	0x7	PCLK1•1/128
0xe	PCLK1•1/16384	0x6	PCLK1•1/64
0xd	PCLK1•1/8192	0x5	PCLK1•1/32
0xc	PCLK1•1/4096	0x4	PCLK1•1/16
0xb	PCLK1•1/2048	0x3	PCLK1•1/8
0xa	PCLK1•1/1024	0x2	PCLK1•1/4
0x9	PCLK1•1/512	0x1	PCLK1•1/2
0x8	PCLK1•1/256	0x0	PCLK1•1/1

Table 15.8.2 Counter Clock Selection

(Default: 0x0)

Notes: • Make sure the counter is halted before setting the count clock.

• When using an external clock, the external clock cycle must be at least two CPU operating clock cycles.

D[7:4] Reserved

D3 CBUFEN: Compare Buffer Enable Bit

Enables or disables writing to the compare buffer. 1 (R/W): Enabled

0 (R/W): Disabled (default)

When CBUFEN is set to 1, compare data is read and written via the compare data buffer. The buffer contents are loaded into the compare A and compare B registers by the compare B signal.

When CBUFEN is set to 0, compare data is read and written directly from/to the compare A and compare B registers.

D2 TMMD: Count Mode Select Bit

Selects the count mode.

1 (R/W): One-shot mode

0 (R/W): Repeat mode (default)

Setting TMMD to 0 sets the counter to repeat mode. In this mode, once the count starts, the counter continues counting until stopped by the application program.

Setting TMMD to 1 sets the counter to one-shot mode. In this mode, the counter stops counting automatically as soon as the counter is reset by the compare B signal as well as stopped via software.

D1 PRESET: Counter Reset Bit

Resets the counter.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Normally 0 when read out (default)

Writing 1 to this bit resets the counter to 0.

D0 PRUN: Counter Run/Stop Control Bit

Starts/stops the count.

- 1 (W): Run
- 0 (W): Stop
- 1 (R): Counting
- 0 (R): Stopped (default)

The counter starts counting when PRUN is written as 1 and stops when written as 0. The counter data is retained even if the counter is stopped.

T16A Counter Data Register (T16A_TC)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
	0x81302			Counter data	0x0 to 0xffff	0x0	R	
	(16 bits)		[15:0]	T16ATC15 = MSB				
(T16A_TC)				T16ATC0 = LSB				

D[15:0] T16ATC[15:0]: Counter Data Bits

Counter data can be read out. (Default: 0x0)

The counter value can be read out even if the counter is running. However, the counter value should be read at once using a 16-bit transfer instruction. If data is read twice using an 8-bit transfer instruction, the correct value may not be obtained due to occurrence of count up between readings.

T16A Comparator/Capture Control Register (T16A_CCCTL)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
T16A	0x81304	D15-14	CAPBTRG	Capture B trigger select	CAPBTRG[1:0]	Trigger edge	0x0	R/W	
Comparator/	(16 bits)		[1:0]		0x3	1 and ↓			
Capture Control	. ,				0x2	\downarrow			
Register					0x1	↑			
(T16A_CCCTL)					0x0	None			
		D13–12	TOUTBMD	TOUT B mode select	TOUTBMD[1:0]	Mode	0x0	R/W	1
			[1:0]		0x3	cmp B: ↑ or ↓			
					0x2	cmp A: ↑ or ↓			
					0x1	cmp A: ↑, B:↓			
					0x0	Off			
		D11-10	-	reserved	-	-	-	-	0 when being read.
		D9	TOUTBINV	TOUT B invert	1 Invert	0 Normal	0	R/W	
		D8	CCBMD	T16A_CCB register mode select	1 Capture	0 Comparator	0	R/W	
		D7–6	CAPATRG	Capture A trigger select	CAPATRG[1:0]	Trigger edge	0x0	R/W	
			[1:0]		0x3	1 and ↓			
					0x2	\downarrow			
					0x1	Î Î Î			
					0x0	None			
		D5–4	TOUTAMD	TOUT A mode select	TOUTAMD[1:0]		0x0	R/W	
			[1:0]		0x3	cmp B: ↑ or ↓			
					0x2	cmp A: ↑ or ↓			
					0x1	cmp A: ↑, B:↓			
					0x0	Off			
		D3–2	-	reserved		-	-	-	0 when being read.
			TOUTAINV	TOUT A invert	1 Invert	0 Normal	0	R/W	
		D0	CCAMD	T16A_CCA register mode select	1 Capture	0 Comparator	0	R/W	

D[15:14] CAPBTRG[1:0]: Capture B Trigger Select Bits

Selects the trigger edge(s) of the external signal (ATMB input) at which the counter value is captured in the capture B register.

	88 8
CAPBTRG[1:0]	Trigger edge
0x3	Falling edge and rising edge
0x2	Falling edge
0x1	Rising edge
0x0	Not triggered
	(Default: 0x0)

Table 15.8.3 Capture B Trigger Edge Selection

(Default: 0x0)

CAPBTRG[1:0] are control bits for capture mode and are ineffective in comparator mode.

D[13:12] TOUTBMD[1:0]: TOUT B Mode Select Bits

Configures how the TOUT B signal waveform (ATMB output) is changed by the compare A and compare B signals. These bits are also used to turn the TOUT B output on and off.

Table 15.8.4 TOUT B Generation Mode						
TOUTBMD[1:0] When compare A occurs When compare B occurs						
0x3	No change	Toggle				
0x2	Toggle	No change				
0x1	Rise	Fall				
0x0	Disable output					

(Default: 0x0)

TOUTBMD[1:0] are control bits for comparator mode and are ineffective in capture mode.

D[11:10] Reserved

D9 TOUTBINV: TOUT B Invert Bit

Selects the TOUT B signal (ATMB output) polarity. 1 (R/W): Inverted (active low)

0 (R/W): Normal (active high) (default)

Writing 1 to TOUTBINV generates an active low signal (off level = high) for the TOUT B output. When TOUTBINV is 0, an active high signal (off level = low) is generated. TOUTBINV is a control bit for comparator mode and is ineffective in capture mode.

D8 CCBMD: T16A_CCB Register Mode Select Bit

Selects the T16A_CCB register function (comparator mode or capture mode).

1 (R/W): Capture mode

0 (R/W): Comparator mode (default)

Writing 1 to CCBMD configures the T16A_CCB register as the capture B register (capture mode) to which the counter data will be loaded by the external trigger signal. When CCBMD is 0, the T16A_CCB register functions as the compare B register (comparator mode) for writing a comparison value to generate the compare B signal.

D[7:6] CAPATRG[1:0]: Capture A Trigger Select Bits

Selects the trigger edge(s) of the external signal (ATMA input) at which the counter value is captured in the capture A register.

CAPATRG[1:0]	Trigger edge
0x3	Falling edge and rising edge
0x2	Falling edge
0x1	Rising edge
0x0	Not triggered

Table 15.8.5 Capture A Trigger Edge Selection

(Default: 0x0)

CAPATRG[1:0] are control bits for capture mode and are ineffective in comparator mode.

D[5:4] TOUTAMD[1:0]: TOUT A Mode Select Bits

Configures how the TOUT A signal waveform (ATMA output) is changed by the compare A and compare B signals. These bits are also used to turn the TOUT A output on and off.

TOUTAMD[1:0]	When compare A occurs	When compare B occurs
0x3	No change	Toggle
0x2	Toggle	No change
0x1	Rise	Fall
0x0	Disable	e output
		(Default: 0x0)

Table 15.8.6	TOUT A Generation Mode

TOUTAMD[1:0] are control bits for comparator mode and are ineffective in capture mode.

D[3:2] Reserved

D1 TOUTAINV: TOUT A Invert Bit

Selects the TOUT A signal (ATMA output) polarity. 1 (R/W): Inverted (active low)

0 (R/W): Normal (active high) (default)

Writing 1 to TOUTAINV generates an active low signal (off level = high) for the TOUT A output. When TOUTAINV is 0, an active high signal (off level = low) is generated.

TOUTAINV is a control bit for comparator mode and is ineffective in capture mode.

D0 CCAMD: T16A_CCA Register Mode Select Bit

Selects the T16A_CCA register function (comparator mode or capture mode).

1 (R/W): Capture mode

0 (R/W): Comparator mode (default)

Writing 1 to CCAMD configures the T16A_CCA register as the capture A register (capture mode) to which the counter data will be loaded by the external trigger signal. When CCAMD is 0, the T16A_CCA register functions as the compare A register (comparator mode) for writing a comparison value to generate the compare A signal.

T16A Comparator/Capture A Data Register (T16A_CCA)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16A Comparator/	0x81306 (16 bits)	D15-0		Compare/capture A data CCA15 = MSB	0x0 to 0xffff	0x0	R/W	
Capture A Data	(10 bits)			CCA0 = LSB				
Register (T16A_CCA)								

D[15:0] CCA[15:0]: Compare/Capture A Data Bits

In comparator mode (CCAMD/ T16A_CCCTL register = 0)

Sets a compare A data, which will be compared with the counter value, through this register.

When CBUFEN/T16A_CTL register is set to 0, accessing to this register directly read/write from/to the compare A register.

When CBUFEN is set to 1, accessing to this register read/write from/to the compare A buffer. The buffer contents are loaded into the compare A register when the counter is reset by the compare B signal.

The data set is compared with the counter data. When the counter reaches the comparison value set, the compare A signal is asserted and a cause of compare A interrupt occurs. Furthermore, the TOUT output waveform changes when TOUTAMD[1:0]/T16A_CCCTL register or TOUTBMD[1:0]/T16A_CCCTL register is set to 0x2 or 0x1. These processes do not affect the counter data and the count up operation.

In capture mode (CCAMD = 1)

When the counter value is captured at the external trigger signal (ATMA input) edge selected using CAPATRG[1:0]/T16A_CCCTL register, the captured value is loaded to this register. At the same time a capture A interrupt can be generated, thus the captured counter value can be read out in the interrupt handler.

T16A Comparator/Capture B Data Register (T16A_CCB)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16A	0x81308	D15–0	CCB[15:0]	Compare/capture B data	0x0 to 0xffff	0x0	R/W	
Comparator/	(16 bits)			CCB15 = MSB				
Capture B Data				CCB0 = LSB				
Register								
(T16A_CCB)								

D[15:0] CCB[15:0]: Compare/Capture B Data Bits

In comparator mode (CCBMD/ T16A_CCCTL register = 0)

Sets a compare B data, which will be compared with the counter value, through this register.

When CBUFEN/T16A_CTL register is set to 0, accessing to this register directly read/write from/to the compare B register.

When CBUFEN is set to 1, accessing to this register read/write from/to the compare B buffer. The buffer contents are loaded into the compare B register when the counter is reset by the compare B signal.

The data set is compared with the counter data. When the counter reaches the comparison value set, the compare B signal is asserted and a cause of compare B interrupt occurs. The counter is reset to 0. Furthermore, the TOUT output waveform changes when TOUTAMD[1:0]/T16A_CCCTL register or TOUTBMD[1:0]/T16A_CCCTL register is set to 0x3 or 0x1. These processes do not affect the counter data and the count up operation.

In capture mode (CCBMD = 1)

When the counter value is captured at the external trigger signal (ATMB input) edge selected using CAPBTRG[1:0]/T16A_CCCTL register, the captured value is loaded to this register. At the same time a capture B interrupt can be generated, thus the captured counter value can be read out in the interrupt handler.

T16A Comparator/Capture Interrupt Enable Register (T16A_IEN)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
T16A	0x8130a	D15–6	-	reserved			_		-	-	0 when being read.
Comparator/	(16 bits)	D5	CAPBOWIE	Capture B overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Capture		D4	CAPAOWIE	Capture A overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Interrupt Enable		D3	CAPBIE	Capture B interrupt enable	1	Enable	0	Disable	0	R/W	
Register		D2	CAPAIE	Capture A interrupt enable	1	Enable	0	Disable	0	R/W	
(T16A_IEN)		D1	CBIE	Compare B interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	CAIE	Compare A interrupt enable	1	Enable	0	Disable	0	R/W	

D[15:6] Reserved

D5 CAPBOWIE: Capture B Overwrite Interrupt Enable Bit

Enables or disables capture B overwrite interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting CAPBOWIE to 1 enables capture B overwrite interrupt requests to the ITC. Setting it to 0 disables interrupts.

D4 CAPAOWIE: Capture A Overwrite Interrupt Enable Bit

Enables or disables capture A overwrite interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting CAPAOWIE to 1 enables capture A overwrite interrupt requests to the ITC. Setting it to 0 disables interrupts.

D3 CAPBIE: Capture B Interrupt Enable Bit

Enables or disables capture B interrupts. 1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting CAPBIE to 1 enables capture B interrupt requests to the ITC. Setting it to 0 disables interrupts.

D2 CAPAIE: Capture A Interrupt Enable Bit

Enables or disables capture A interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

Setting CAPAIE to 1 enables capture A interrupt requests to the ITC. Setting it to 0 disables interrupts.

D1 CBIE: Compare B Interrupt Enable Bit

Enables or disables compare B interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting CBIE to 1 enables compare B interrupt requests to the ITC. Setting it to 0 disables interrupts.

D0 CAIE: Compare A Interrupt Enable Bit

Enables or disables compare A interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting CAIE to 1 enables compare A interrupt requests to the ITC. Setting it to 0 disables interrupts.

T16A Comparator/Capture Interrupt Flag Register (T16A_IFLG)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
T16A	0x8130c	D15–6	-	reserved	Γ		_		-	-	0 when being read.
Comparator/	(16 bits)	D5	CAPBOWIF	Capture B overwrite interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Capture		D4	CAPAOWIF	Capture A overwrite interrupt flag	1	interrupt		interrupt not	0	R/W	
Interrupt Flag		D3	CAPBIF	Capture B interrupt flag	1	occurred		occurred	0	R/W	
Register		D2	CAPAIF	Capture A interrupt flag	1				0	R/W	
(T16A_IFLG)		D1	CBIF	Compare B interrupt flag]				0	R/W	
		D0	CAIF	Compare A interrupt flag]				0	R/W	

D[15:6] Reserved

D5 CAPBOWIF: Capture B Overwrite Interrupt Flag Bit

Indicates whether the cause of capture B overwrite interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAPBOWIF is a T16A interrupt flag that is set to 1 when the capture B register is overwritten. CAPBOWIF is reset by writing 1.

D4 CAPAOWIF: Capture A Overwrite Interrupt Flag Bit

Indicates whether the cause of capture A overwrite interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAPAOWIF is a T16A interrupt flag that is set to 1 when the capture A register is overwritten. CAPAOWIF is reset by writing 1.

D3 CAPBIF: Capture B Interrupt Flag Bit

Indicates whether the cause of capture B interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAPBIF is a T16A interrupt flag that is set to 1 when the counter value is captured in the capture B register.

CAPBIF is reset by writing 1.

D2 CAPAIF: Capture A Interrupt Flag Bit

Indicates whether the cause of capture A interrupt has occurred or not.

1 (R): Cause of interrupt has occurred

- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAPAIF is a T16A interrupt flag that is set to 1 when the counter value is captured in the capture A register.

CAPAIF is reset by writing 1.

D1 CBIF: Compare B Interrupt Flag Bit

Indicates whether the cause of compare B interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CBIF is a T16A interrupt flag that is set to 1 when the counter reaches the value set in the compare B register.

CBIF is reset by writing 1.

D0 CAIF: Compare A Interrupt Flag Bit

Indicates whether the cause of compare A interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAIF is a T16A interrupt flag that is set to 1 when the counter reaches the value set in the compare A register.

CAIF is reset by writing 1.

16 16-bit Audio PWM Timer (T16P)

16.1 T16P Module Overview

The S1C17803 incorporate a 16-bit audio PWM timer (T16P) that generates PWM pulses from PCM data. The pulses generated can be directly output to a low pass filter that eliminates quantization noise to shape the output signal into sound waveform. A monophonic audio output system can be implemented simply without an external D/ A converter.





Figure 16.1.1 Audio Output Circuit Using T16P

If no audio output feature is required, T16P can be used as a general-purpose 16-bit timer. The following lists the main functions of T16P.

- Supports 8-bit and 16-bit PCM data with varied sample rates: 8k, 16k, 22.05k, 32k, 44.1k, and 48k.
- Supports both signed and unsigned PCM data.
- Supports split mode; 16-bit audio data can be split into 10 bits + 6 bits, 9 bits + 7 bits, or 8 bits + 8 bits.
- Supports fine mode to improve the precision of the pulse width.
- Includes a digital volume control unit.
- Programmable count clocks using the prescaler or an external clock
- Built-in two 16-bit data buffers for setting pulse widths (duty cycles) and pulse periods
- Can generate three different types of interrupts and invoke a DMA.

Figure 16.1.2 shows the T16P configuration.



T16P consists of a 16-bit up-counter and two 16-bit compare data buffers/registers.

The 16-bit counter can be reset to 0 via software and counts up using a prescaler output clock or an external clock input from the EXCL0 pin.

The compare A buffer is used to store data (PCM data). The stored data is loaded to the compare A register and compared with the counter value to determine the output pulse width. The volume control unit multiplies the PCM data stored in the compare A buffer by the specified volume level set via software before loading to the compare A register. This makes it possible to adjust the volume level to 1/64 through 127/64 as well as muting.

The compare B buffer is used to store data to determine a pulse period. The stored data is loaded to the compare B register and compared with the counter value.

When the counter value reaches the compare data, the timer output signal is inverted to generate PWM waveform.

16.2 T16P Input/Output Pins

Table 16.2.1 lists the input/output pins for the T16P module.

			Table 16.2.1 List of T16P Pins	
Pin name	I/O	Qty	Function	
EXCL0	1	1	T16P/WDT external clock input pin Inputs an external clock as the count clock.	
ТМН	0	1	PWM signal output pin In a split mode: Outputs the PWM signal generated from the high-order PCM data bits. In normal mode: Outputs the PWM signal generated from the PCM data.	
TML	0	1	PWM signal output pin In a split mode: Outputs the PWM signal generated from the low-order PCM data bits. In normal mode: Fixed at the initial output level (or not used).	

The T16P input/output pins (EXCL0, TMH, TML) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as T16P input/output pins.

For detailed information on pin function switching, see the "I/O Ports (GPIO)" chapter.

16.3 Setting T16P Operating Conditions

Make the following settings before starting T16P.

- 1. Configure the T16P input/output pins. (See Section 16.2.)
- 2. Select the count clock. (See Section 16.3.1.)
- 3. Configure the PCM data (resolution, signed/unsigned data format). (See Section 16.3.2.)
- 4. Select the operating modes (split mode, fine mode). (See Section 16.3.3.)
- 5. Set the PWM output condition (initial signal level). (See Section 16.3.4.)

6. Set interrupt and/or DMA conditions. (See Section 16.5.)

16.3.1 Count Clock

Either an internal clock or an external clock can be selected as the count clock using CLKSEL/T16P_CTL register. When CLKSEL is set to 0 (default), an internal clock is used; when set to 1, the external clock input to the EXCL0 pin is used.

When using an external clock, the external clock cycle must be at least two CPU operating clock cycles.

When an internal clock is used, it can be selected using CLKDIV[3:0]/T16P_CLK register from the 13 types generated by the prescaler (PSC Ch.1) dividing the PCLK1 clock into 1/1 to 1/4,096.

CLKDIV[3:0]	Count clock	CLKDIV[3:0]	Count clock
Oxf	Reserved	0x7	PCLK1•1/128
0xe	Reserved	0x6	PCLK1•1/64
0xd	Reserved	0x5	PCLK1•1/32
0xc	PCLK1•1/4096	0x4	PCLK1•1/16
0xb	PCLK1•1/2048	0x3	PCLK1•1/8
0xa	PCLK1•1/1024	0x2	PCLK1•1/4
0x9	PCLK1•1/512	0x1	PCLK1•1/2
0x8	PCLK1•1/256	0x0	PCLK1•1/1

Table 16.3.1.1 Internal Clock Selection

(Default: 0x0)

Note: Make sure the counter is halted before setting the count clock.

For controlling PSC Ch.1, refer to the "Prescaler (PSC)" chapter.

16.3.2 PCM Data Configuration

The resolution and data format must be specified for manipulating PCM data.

Data resolution

T16P supports 8-bit and 16-bit PCM data. Use RESSEL/T16P_CTL register to select the resolution. When RESSEL is set to 1 (default), 16-bit resolution is selected; when set to 0, 8-bit resolution is selected.

Data format

T16P supports signed and unsigned PCM data. Use SGNSEL/T16P_CTL register to select the data format. When SGNSEL is set to 1 (default), signed data format is selected; when set to 0, unsigned data format is selected.

16.3.3 Operating Mode Selection

Split mode

When 16-bit PCM data is used, it can be manipulated by splitting into two data units. Use SPLTMD[1:0]/ T16P_CTL register to select a split mode.

SPLTMD[1:0]	Split mode
0x3	10 bits + 6 bits split mode
0x2	9 bits + 7 bits split mode
0x1	8 bits + 8 bits split mode
0x0	16 bits normal mode

Table 16.3.3.1 Split Mode Selection

(Default: 0x0)

When a split mode is selected, the split high-order bits (10, 9, or 8 high-order bits) of the compare A data and the low-order bits (6, 7, or 8 low-order bits) are compared with the counter data and the two comparison results generate two PWM output signals. The PWM signal generated from the high-order data bits is output from the TMH pin and another generated from the low-order data bits is output from the TML pin. When a split mode or 8-bit PCM data resolution is selected, compare A interrupts cannot be generated.




Figure 16.3.3.1 Split Mode

When normal mode is selected (SPLTMD[1:0] = 0x0), 16-bit PCM (compare A) data is compared with the 16-bit counter data and the PWM signal generated is output from the TMH pin. If TML output function is enabled, the TML pin is fixed at the initial output level. If this mode and 16-bit PCM data resolution are selected, compare A interrupts can be generated when the counter reaches the compare A data.

Fine mode

Normally, compare A data is compared with the counter data at the rising edge of the count clock. When T16P is set to fine mode, the comparisons are performed at both rising and falling edges of the count clock. At this time the compare A data is halved when compared.




Figure 16.3.3.2 Fine Mode

The fine mode improves the precision of the pulse width. Note, however, that the PCLK1•1/1 clock can only be used as the count clock in this mode. CLKSEL and CLKDIV[3:0] settings are ineffective.

Set SELFM/T16P_CTL to 1 to set T16P to fine mode.

The fine mode does not affect the pulse period that is determined with compare B data.

16.3.4 PWM Output Condition Settings

Initial output level

The TMH and TML PWM output pins go to the initial output level when the pin function is switched for T16P before starting T16P or when T16P is stopped or reset. Use INITOL/T16P_CTL register to select the initial output level.

When INITOL is 0 (default), the initial output level is low. When INITOL is set to 1, the initial output level is set to high.

Note: Before the pin function is switched for T16P, be sure to set INITOL and then reset the PWM (set PRESET to 1).

16.4 Control and T16P Operations

16.4.1 Resetting T16P

Writing 1 to PRESET/T16P_CTL register resets T16P. The following operations are performed when PRESET is set to 1.

- The counter (CNT_DATA[15:0]/T16P_CNT_DATA register) is reset to 0x0.
- The compare B counter (BCNT[3:0]/T16P_CTL register) is reset to 0x0.
- The compare A and B buffers/registers (CMPA[15:0]/T16P_A register, CMPB[15:0]/T16P_B register) are reset to 0x0.
- The buffer empty flag (BUFEF/T16P_INT register) is set to 1. (No interrupt occurs.)
- All other interrupt flags are reset to 0 and interrupt requests are canceled.
- DMA request is canceled if it has been issued.
- The PWM outputs go to the initial output level set by INITOL/T16P_CTL register.

Note: Be sure to reset T16P before the GPIO pins are switched to the TMH and TML pins, and before setting PRUN/T16P_RUN register to 1 to start T16P.

16.4.2 Run/Stop Control

To start T16P, write 1 to PRUN/T16P_RUN register.

T16P must be reset (write 1 to PRESET/T16P_CTL register) before writing 1 to PRUN. Resetting the T16P sets the buffer empty flag to 1, but neither an interrupt request nor a DMA request is issued at this point even if the buffer empty interrupt is enabled. Writing 1 to PRUN enables T16P to issue buffer empty interrupts and DMA requests, so that the first audio data can be sent to the buffer in the interrupt handler routine or DMA.

To stop T16P being run, write 0 to PRUN. Note that T16P may not stop counting until B match conditions occur (BCNT[3:0] + 1) times.

16.4.3 Setting Compare Data

Compare A buffer

The compare A buffer (CMPA[15:0]/T16P_A register) is used to specify output pulse widths (duty cycles). Set output audio data to this buffer. The buffer data is loaded to the compare A register when the timer starts counting or when a B match occurs specified number of times, and is compared with the counter value. The output signal level is inverted at the beginning of a pulse period and when the counter reaches the compare data stored in the compare A register. This operation converts audio data set to the compare A buffer into a pulse width.

When the data written to the compare A buffer is loaded to the compare A register, the buffer empty interrupt flag (BUFEF/T16P_INT register) is set to 1 and an interrupt occurs if buffer empty interrupts are enabled. Also this cause of interrupt can invoke a DMA transfer. By using this interrupt or DMA transfer, the next output data can be set to the compare A buffer.

When the counter reaches the compare A data, the A match interrupt flag (INTAF/T16P_INT register) is set to 1 and an interrupt occurs if A match interrupts are enabled. This type of interrupts does not occur in split mode or when 8-bit PCM data resolution is selected.

The pulse width set by compare A data is as follows:

In normal comparison mode (SELFM = 0) Output pulse width = CMPA × Count clock cycle

(CMPA: CMPA[15:0] in normal mode, CMPA[15:n] or CMPA[(n-1):0] in split mode)

In fine mode (SELFM = 1)

Output pulse width = CMPA \times PCLK1 cycle \times 1/2

(CMPA: CMPA[15:0] in normal mode, CMPA[15:n] or CMPA[(n-1):0] in split mode)

An 8-bit audio data should be written to CMPA[7:0].

Compare B buffer and B match counter

The compare B buffer (CMPB[15:0]/T16P_B register) is used to specify pulse periods. The buffer data is loaded to the compare B register and is compared with the counter value. The output signal level is inverted when the counter reaches the compare data stored in the compare B register (B match). When a B match occurs the counter is reset to 0x0 to start the next pulse period. This operation generates a pulse period according to the compare B data specified.

When the counter reaches the compare B data, the B match interrupt flag (INTBF/T16P_INT register) is set to 1 and an interrupt occurs if B match interrupts are enabled.

The T16P controller includes the B match counter (BCNT[3:0]/T16P_CTL register) to set the sampling rate. Set BCNT[3:0] to 0 to 15. When a B match occurs (BCNT[3:0] + 1) times, the compare A and B buffer data are loaded into the compare A and B registers to start new sampling period.

The pulse period set by compare B data is as follows:

Output pulse period = $(CMPB[15:0] + 1) \times Count clock cycle$

Sampling period = (CMPB[15:0] + 1) × Count clock cycle × (BCNT[3:0] + 1)

16.4.4 Volume Control

T16P includes a volume control function. To use this function, set VOLBPS/T16P_VOL_CTL to 0. The volume control unit multiplies the PCM data stored in the compare A buffer by the specified volume level set using VOLSEL[6:0]/T16P_VOL_CTL register before loading to the compare A register. This makes it possible to adjust the volume level to 1/64 through 127/64 as well as muting.

	une Lever Settings
VOLSEL[6:0]	Volume level
0x7f	× 127/64
0x7e	× 126/64
:	:
0x40	× 64/64
:	:
0x2	× 2/64
0x1	× 1/64
0x0	× 0 (mute)
	(Default: 0x40)

Table 16.4.4.1	Volume I	Level Settings
----------------	----------	----------------

efault: 0x40)

When VOLBPS is set to 1 (default), the volume control unit is bypassed and compare A data is directly loaded to the compare A register. When 8-bit PCM data is used, the volume control unit should be bypassed by setting VOLBPS to 1.


16.4.5 Counter Value

The counter data can be read out from CNT DATA[15:0]/T16P CNT DATA register at any time.

Counter data can also be written to CNT_DATA[15:0]. This makes it possible to change the interrupt and/or timer output cycles temporarily.

16.4.6 Timing Charts


Normal mode




Normal + fine mode Count clock (PCLK1) PRESET PRUN Compare data load (When BCNT[3:0] = 1) Compare A register 0 3 4 Compare B register 0 5 5 Counter 0 12341501123445011234501123445011223450112344501 A match signal B match signal TMH output (INITOL = 0) TML output (INITOL = 0) TMH output (INITOL = 1) TML output (INITOL = 1) Buffer empty interrupt A match interrupt B match interrupt

Figure 16.4.6.2 PWM Output Timing Chart 2 (normal + fine mode)

Split mode



Split + fine mode



16.5 T16P Interrupts and DMA

This section describes the T16P interrupts and invoking DMA.

For more information on interrupt processing and DMA transfer, see the "Interrupt Controller (ITC)" chapter and the "DMA Controller (DMAC)" chapter, respectively.

16.5.1 Interrupts

The T16P module can generate the following three kinds of interrupts:

- Buffer empty interrupt
- A match interrupt
- B match interrupt

T16P outputs a single interrupt signal shared by the above interrupt causes to the interrupt controller (ITC). Read the interrupt flags in the T16P module to identify the interrupt cause that has been occurred.

Buffer empty interrupt

This interrupt request is generated when compare A buffer data is loaded into the compare A registers. It sets the interrupt flag BUFEF/T16P_INT register in the T16P module to 1.

To use this interrupt, set INTBEEN/T16P_INT register to 1. If INTBEEN is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

A match interrupt

This interrupt request is generated when the counter reaches the compare A register value during counting. It sets the interrupt flag INTAF/T16P_INT register in the T16P module to 1.

To use this interrupt, set INTAEN/T16P_INT register to 1. If INTAEN is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

When a split mode or 8-bit PCM data resolution is selected, INTAF will not be set and A match interrupts will not be occurred.

B match interrupt

This interrupt request is generated when the counter reaches the compare B register value during counting. It sets the interrupt flag INTBF/T16P_INT register in the T16P module to 1.

To use this interrupt, set INTBEN/T16P_INT register to 1. If INTBEN is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

If the interrupt flag is set to 1 when the interrupt has been enabled, the T16P module outputs an interrupt request to the ITC. An interrupt is generated if the ITC and S1C17 core interrupt conditions are satisfied.

For more information on interrupt control registers and the operation when an interrupt occurs, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** Reset the interrupt flag before enabling interrupts with the interrupt enable bit to prevent occurrence of unwanted interrupt. The interrupt flag is reset by writing 1.
 - After an interrupt occurs, the interrupt flag in the T16P module must be reset in the interrupt handler routine.

16.5.2 DMA Transfer

The causes of buffer empty interrupts can invoke a DMA. This allows continuous data transfer via the DMAC between memory and the compare A buffer. The buffer empty interrupt signal is output to both the ITC and DMAC. Therefore, DMA transfer can be performed without generating a T16P interrupt.

For more information on DMA transfer, see the "DMA Controller (DMAC)" chapter.

16.6 Control Register Details

	•									
Address		Register name	Function							
0x81400	T16P_A T16P Compare A Buffer Register		Compare A data							
0x81402	T16P_B	T16P Compare B Buffer Register	Compare B data							
0x81404	T16P_CNT_DATA	T16P Counter Data Register	Counter data							
0x81406	T16P_VOL_CTL T16P Volume Control Register		Enables the volume control and sets a volume level.							
0x81408	T16P_CTL	T16P Control Register	Sets the timer operating conditions.							
0x8140a	T16P_RUN	T16P Running Control Register	Starts/stops the timer.							
0x8140c	T16P_CLK	T16P Internal Clock Control Register	Selects an internal count clock.							
0x8140e	T16P_INT	T16P Interrupt Control Register	Controls T16P interrupts.							

Table 16.6.1 List of T16P Registers

The T16P registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

T16P Compare A Buffer Register (T16P_A)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16P Compare	0x81400	D15-0	CMPA[15:0]	Compare A data	0x0 to 0xffff	Х	R/W	
A Buffer	(16 bits)			CMPA15 = MSB				
Register				CMPA0 = LSB				
(T16P_A)								

D[15:0] CMPA[15:0]: Compare A Data Bits

Sets compare A data (PCM data) to be converted to a pulse width. (Default: undefined) The buffer data is loaded to the compare A register when the timer starts counting or when a B match occurs specified number of times, and is compared with the counter value. The output signal level is inverted at the beginning of a pulse period and when the counter reaches the compare data stored in the compare A register. This operation converts audio data set to the compare A buffer into a pulse width. When the data written to the compare A buffer is loaded to the compare A register, the buffer empty interrupt flag (BUFEF/T16P_INT register) is set to 1 and an interrupt occurs if buffer empty interrupts are enabled. Also this cause of interrupt can invoke a DMA transfer. By using this interrupt or DMA transfer, the next output data can be set to the compare A buffer. When the counter reaches the compare A data, the A match interrupt flag (INTAF/T16P_INT register) is set to 1 and an interrupt occurs if A match interrupts are enabled. This type of interrupts does not occur in split mode or when 8-bit PCM data resolution is selected. The pulse width set by compare A data is as follows:

In normal comparison mode (SELFM/T16P_CTL register = 0) Output pulse width = CMPA × Count clock cycle

(CMPA: CMPA[15:0] in normal mode, CMPA[15:n] or CMPA[(n-1):0] in split mode)

In fine mode (SELFM = 1)

Output pulse width = CMPA \times PCLK1 cycle \times 1/2

(CMPA: CMPA[15:0] in normal mode, CMPA[15:n] or CMPA[(n-1):0] in split mode)

16-bit audio data must be written to CMPA[15:0] (address 0x81400) in 16-bit size. 8-bit audio data should be written to CMPA[15:8] (address 0x81401) in 8-bit units.

When signed data format is selected, CMPA15 is treated as the sign bit for both 16-bit and 8-bit audio data.

T16P Compare B Buffer Register (T16P_B)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16P Compare	0x81402	D15-0	CMPB[15:0]	Compare B data	0x0 to 0xffff	Х	R/W	
B Buffer	(16 bits)			CMPB15 = MSB				
Register				CMPB0 = LSB				
(T16P_B)								

D[15:0] CMPB[15:0]: Compare B Data Bits

Sets compare B data to be converted to a pulse period. (Default: undefined)

The buffer data is loaded to the compare B register and is compared with the counter value. The output signal level is inverted when the counter reaches the compare data stored in the compare B register (B match). When a B match occurs the counter is reset to 0x0 to start the next pulse period. This operation generates a pulse period according to the compare B data specified.

When the counter reaches the compare B data, the B match interrupt flag (INTBF/T16P_INT register) is set to 1 and an interrupt occurs if B match interrupts are enabled.

When a B match occurs the number of times (BCNT[3:0] + 1), the compare A and B buffer data are loaded into the compare A and B registers to start new sampling period.

The pulse period set by compare B data is as follows:

Output pulse period = $(CMPB[15:0] + 1) \times Count clock cycle$

Sampling period = (CMPB[15:0] + 1) × Count clock cycle × (BCNT[3:0] + 1)

T16P Counter Data Register (T16P_CNT_DATA)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16P Counter Data Register	0x81404 (16 bits)			Counter data CNT DATA15 = MSB	0x0 to 0xffff	Х	R/W	
(T16P_CNT_ DATA)	(10 510)			CNT_DATA0 = LSB				

D[15:0] CNT_DATA[15:0]: Counter Data Bits

The counter data can be read from this register. (Default: undefined)

Furthermore, data can be set to the counter by writing it to this register.

The counter is reset to 0x0 when a B match occurs or when T16P is reset by setting PRESET/T16P_CTL to 1.

T16P Volume Control Register (T16P_VOL_CTL) Register name Address Bit Name Function Setting

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
T16P Volume	0x81406	D15-8	-	reserved	-	_	-	-	0 when being read.
Control Register	(16 bits)	D7	VOLBPS	Volume control enable	1 Disable	0 Enable	1	R/W	Effective only for 16-
(T16P_VOL_		D6–0	VOLSEL	Volume level select	VOLSEL[6:0]	Volume level	0x40	R/W	bit data
CTL)			[6:0]		0x7f	× 127/64			
					0x7e	× 126/64			
					:	:			
					0x40	× 64/64			
					:	:			
					0x2	× 2/64			
					0x1	× 1/64			
					0x0	× 0 (mute)			

D[15:8] Reserved

D7 VOLBPS: Volume Control Enable Bit

Enables or disables the volume control function. 1 (R/W): Disabled (bypassed) (default)

0 (R/W): Enabled

When VOLBPS is set to 0, the volume control unit multiplies the PCM data stored in the compare A buffer by the specified volume level set using VOLSEL[6:0] before loading to the compare A register. If no volume control is required, set VOLBPS to 0.

Note: When 8-bit PCM data is used, the volume control unit should be bypassed by setting VOLBPS to 1.

D[6:0] VOLSEL[6:0]: Volume Level Select Bits

Selects a volume level when the volume control function is enabled.

Table 10.0.2 Volume Level Settings									
Volume level									
× 127/64									
× 126/64									
:									
× 64/64									
:									
× 2/64									
× 1/64									
× 0 (mute)									

Table 16.6.2 Volume Level Settings

(Default: 0x40)

T16P Control Register (T16P_CTL)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
T16P Control	0x81408	D15-12	BCNT[3:0]	B match count	0x0	to 0xf	0x0	R/W	
Register	(16 bits)	D11	RESSEL	PCM data resolution select	1 16 bits	0 8 bits	1	R/W	
(T16P_CTL)		D10	SGNSEL	PCM data format select	1 Signed	0 Unsigned	1	R/W	
		D9-8	SPLTMD	Split mode select	SPLTMD[1:0]	Split mode	0x0	R/W	Effective only for 16-
			[1:0]		0x3	10 bits + 6 bits			bit data
					0x2	9 bits + 7 bits			
					0x1	8 bits + 8 bits			
					0x0	Normal (16 bits)			
		D7	_	reserved	-	-	-	-	0 when being read.
		D6	SELFM	Fine mode select	1 Fine mode	0 Normal	0	R/W	
		D5	-	reserved		-	_		0 when being read.
		D4	INITOL	Initial output level select	1 High	0 Low	0	R/W	
		D3	CLKSEL	Input clock select	1 External	0 Internal	0	R/W	
		D2	-	reserved	-	-	-	-	0 when being read.
			PRESET	T16P reset	1 Reset	0 Ignored	0	W	
		D0	-	reserved	· ·	-	-	-	

D[15:12] BCNT[3:0]: B Match Count Bits

Sets the B match counter. (Default: 0x0)

When a B match occurs (BCNT[3:0] + 1) times, the compare A and B buffer data are loaded into the compare A and B registers.

D11 RESSEL: PCM Data Resolution Select Bit

Selects the PCM data resolution. 1 (R/W): 16 bits (default) 0 (R/W): 8 bits

When 8-bit PCM data is used, 8 bits + 8 bits split mode must be selected and audio data should be written to CMPA[15:8] (address 0x81401) in 8-bit size. The PWM pulses will be output from the TMH pin and the TML pin is fixed at the level set by INITOL.

Note: When 8-bit PCM data resolution is selected, no A match interrupt will be generated.

D10 SGNSEL: PCM Data Format Select Bit

Selects the PCM data format.

1 (R/W): Signed data (default)

0 (R/W): Unsigned data

D[9:8] SPLTMD[1:0]: Split Mode Select Bits

Selects the split mode for manipulating 16-bit PCM data.

Table 16.6.3 Sp	lit Mode Selection
SPLTMD[1:0]	Split mode
0x3	10 bits + 6 bits split mode
0x2	9 bits + 7 bits split mode
0x1	8 bits + 8 bits split mode
0x0	16 bits normal mode
	(Default: 0x0)

When a split mode is selected, the split high-order data bits (10, 9, or 8 high-order bits) and low-order data bits (6, 7, or 8 low-order bits) are compared with the counter data and the two comparison results generate two PWM output signals. The PWM signal generated from the high-order data bits is output from the TMH pin and another generated from the low-order data bits is output from the TML pin. When a split mode or 8-bit PCM data resolution is selected, compare A interrupts cannot be generated.

Note: SPLTMD[1:0] does not affect 8-bit PCM data.

D7 Reserved


D6 SELFM: Fine Mode Select Bit

Sets T16P to fine mode.

1 (R/W): Fine mode

0 (R/W): Normal comparison mode (default)

In normal comparison mode, compare A data is compared with the counter data at the rising edge of the count clock. When T16P is set to fine mode, the comparisons are performed at both rising and falling edges of the count clock. At this time the compare A data is halved when compared.





The fine mode improves the precision of the pulse width. Note, however, that the PCLK1•1/1 clock can only be used as the count clock in this mode. CLKSEL and CLKDIV[3:0] settings are ineffective. The fine mode does not affect the pulse period that is determined with compare B data.

Note: When using A match interrupts while T16P is placed into fine mode, the maximum value of CMPB[15:0] is limited to 2¹⁵ - 1 (= 32,767) and the CMPA[15:0] programmable range is limited to 0 to (2 × CMPB[15:0] - 1).

However, there is no such limitation when T16P is used only for generating PWM pulses with A match interrupt disabled.

D5 Reserved

D4 INITOL: Initial Output Level Select Bit

Selects the initial output level for the TMH and TML outputs. 1 (R/W): High 0 (R/W): Low (default)

The TMH and TML output pins go to the initial output level when the pin function is switched for T16P before starting T16P or when T16P is stopped or reset. When INITOL is set to 0, the initial output level is set to low. When INITOL is set to 1, the initial output level is set to high.

Note: Before the pin function is switched for T16P, be sure to set INITOL and then reset the PWM (set PRESET to 1).

D3 CLKSEL: Input Clock Select Bit

Selects the input clock for the T16P.

1 (R/W): External clock

0 (R/W): Internal clock (default)

When CLKSEL is set to 0, the internal clock (prescaler output) is selected for the count clock. When CLKSEL is set to 1, an external clock (one that is fed from the EXCL0 pin) is selected. When using an external clock, the external clock cycle must be at least two CPU operating clock cycles.

D2 Reserved

D1 PRESET: T16P Reset Bit

Resets T16P.

- 1 (W): Reset
- 0 (W): Has no effect
- 0 (R): Always 0 when read (default)

The following operations are performed when PRESET is set to 1.

- The counter (CNT_DATA[15:0]/T16P_CNT_DATA register) is reset to 0x0.
- The compare B counter (BCNT[3:0]/T16P_CTL register) is reset to 0x0.
- The compare A and B buffers/registers (CMPA[15:0]/T16P_A register, CMPB[15:0]/T16P_B register) are reset to 0x0.
- The buffer empty flag (BUFEF/T16P_INT register) is set to 1. (No interrupt occurs.)
- All other interrupt flags are reset to 0 and interrupt requests are canceled.
- DMA request is canceled if it has been issued.
- The PWM outputs go to the initial output level set by INITOL register.
- **Note**: Be sure to reset T16P before the GPIO pins are switched to the TMH and TML pins, and before setting PRUN/T16P_RUN register to 1 to start T16P.

D0 Reserved

T16P Running Control Register (T16P_RUN)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
T16P Running	0x8140a	D15-1	-	reserved	-		-	-	0 when being read.
Control Register	(16 bits)								
(T16P_RUN)		D0	PRUN	T16P run/stop control	1 Run	0 Stop	0	R/W	

D[15:1] Reserved

D0 PRUN: T16P Run/Stop Control Bit

Starts and stops T16P. 1 (R/W): Run 0 (R/W): Stop (default)

The T16P starts counting by writing 1 to PRUN and stops by writing 0.

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
T16P Internal	0x8140c	D15–4	-	reserved	-	-	-	-	0 when being read.
Clock Control	(16 bits)	D3-0	CLKDIV	Counter clock division ratio select	CLKDIV[3:0]	Count clock	0x0	R/W	-
Register			[3:0]	(Prescaler output clock)	0xf–0xd	reserved			
(T16P_CLK)					0xc	PCLK1•1/4096			
					0xb	PCLK1•1/2048			
					0xa	PCLK1•1/1024			
					0x9	PCLK1•1/512			
					0x8	PCLK1•1/256			
					0x7	PCLK1•1/128			
					0x6	PCLK1•1/64			
					0x5	PCLK1•1/32			
					0x4	PCLK1•1/16			
					0x3	PCLK1•1/8			
					0x2	PCLK1•1/4			
					0x1	PCLK1•1/2			
					0x0	PCLK1•1/1			

T16P Internal Clock Control Register (T16P_CLK)

D[15:4] Reserved

D[3:0] CLKDIV[3:0]: Counter Clock Select Bits

Selects the counter clock from the 13 different prescaler output clocks when an internal clock is used.

CLKDIV[3:0]	Count clock	CLKDIV[3:0]	Count clock
Oxf	Reserved	0x7	PCLK1•1/128
0xe	Reserved	0x6	PCLK1•1/64
0xd	Reserved	0x5	PCLK1•1/32
Охс	PCLK1•1/4096	0x4	PCLK1•1/16
0xb	PCLK1•1/2048	0x3	PCLK1•1/8
0xa	PCLK1•1/1024	0x2	PCLK1•1/4
0x9	PCLK1•1/512	0x1	PCLK1•1/2
0x8	PCLK1•1/256	0x0	PCLK1•1/1

(Default: 0x0)

Notes: • Make sure the counter is halted before setting the count clock.

 When T16P is set to fine mode, CLKDIV[3:0] is ineffective and PCLK1 is directly used as the count clock

T16P Interrupt Control Register (T16P_INT)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
T16P Interrupt	0x8140e	D15-11	-	reserved			_		-	-	0 when being read.
Control Register	(16 bits)	D10	BUFEF	Buffer empty interrupt flag	1	Cause of	0	Cause of	Х	R/W	Reset by writing 1.
(T16P_INT)		D9	INTBF	B match interrupt flag		interrupt		interrupt not	0	R/W	
		D8	INTAF	A match interrupt flag		occurred		occurred	0	R/W	
		D7–3	-	reserved		-	_		-	-	0 when being read.
		D2	INTBEEN	Buffer empty interrupt enable	1	Enable	0	Disable	0	R/W	
		D1	INTBEN	B match interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	INTAEN	A match interrupt enable	1	Enable	0	Disable	0	R/W	

D[15:11] Reserved

D10 BUFEF: Buffer Empty Interrupt Flag Bit

Indicates whether the cause of buffer empty interrupt has occurred or not. (Default: undefined)

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred
- 1 (W): Flag is reset
- 0 (W): Ignored

BUFEF is a T16P interrupt flag that is set to 1 when the compare A buffer data is loaded into the compare A register. BUFEF is reset by writing 1.

The BUFEF value is undefined at initial reset. However, no buffer empty interrupt request is issued until T16P starts running by setting PRUN/T16P_RUN register is set to 1 even if the interrupt is enabled when BUFEF has been set to 1 at initial reset.

D9 INTBF: B match Interrupt Flag Bit

Indicates whether the cause of B match interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

INTBF is a T16P interrupt flag that is set to 1 when the counter reaches the value set in the compare B register. INTBF is reset by writing 1.

D8 INTAF: A match Interrupt Flag Bit

Indicates whether the cause of A match interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

INTAF is a T16P interrupt flag that is set to 1 when the counter reaches the value set in the compare A register. INTAF is reset by writing 1.

D[7:3] Reserved

D2 INTBEEN: Buffer Empty Interrupt Enable Bit

Enables or disables buffer empty interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting INTBEEN to 1 enables buffer empty interrupt requests to the ITC. Setting it to 0 disables interrupts.

D1 INTBEN: B Match Interrupt Enable Bit

Enables or disables B match interrupts. 1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting INTBEN to 1 enables B match interrupt requests to the ITC. Setting it to 0 disables interrupts.

D0 INTAEN: A Match Interrupt Enable Bit

Enables or disables A match interrupts.

1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

Setting INTAEN to 1 enables A match interrupt requests to the ITC. Setting it to 0 disables interrupts.

17 Watchdog Timer (WDT)

17.1 WDT Module Overview

The S1C17803 incorporates a watchdog timer to detect the CPU running uncontrollably. The features of WDT are listed below.

- 30-bit up counter with a comparator
- Reset or NMI can be generated when the counter reaches the specified value if WDT has not been reset.
- The count clock is selectable from the system clock (PCLK2) and an external clock (EXCL0).
- Can output the generated NMI signal (#WDT_NMI) and the comparator output (WDT_CLK).

Figure 17.1.1 shows the WDT configuration.




Figure 17.1.1 WDT Configuration

The watchdog timer consists of a 30-bit up counter and comparison data register for generating an NMI or internal reset signal at programmable cycles. By resetting the watchdog timer within such a cycle in software so as not to generate NMI or internal reset signals, it is possible to detect a program running uncontrollably that does not execute that processing routine. The PCLK2 clock (= system clock) or external clock input for the 16-bit audio PWM timer (EXCL0) can be selected as the count clock for the watchdog timer. Moreover, a clock can be generated synchronously with NMI/reset generation cycles (set by the comparison data register) and output from the watchdog timer to external devices.

17.2 WDT Input/Output Pins

Table 17.2.1 lists the input/output pins for the WDT module.

Pin name	I/O	Qty	Function
EXCL0	I	1	T16P/WDT external clock input pin
			Inputs an external clock as the counter clock.
WDT_CLK	0	1	Watchdog timer clock output pin
			Outputs the reset/NMI cycle clock generated in the watchdog timer to external devices.
#WDT_NMI	0	1	Watchdog timer NMI output pin
			Outputs the NMI signal generated in the watchdog timer to external devices.

Table 17.2.1 List of WDT Pins

The WDT input/output pins (EXCL0, WDT_CLK, #WDT_NMI) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as WDT input/output pins.

For detailed information on pin function switching, see the "I/O Ports (GPIO)" chapter.

17.3 WDT Operating Clock

The watchdog timer module is clocked by the PCLK2 clock (= system clock) supplied from the CMU. At initial reset, this clock is also selected as the count clock for the watchdog timer.

For more information on clock generation and control, see the "Clock Management Unit (CMU)" chapter.

17.4 Control of the Watchdog Timer

17.4.1 Setting Up the Watchdog Timer

Selecting the count clock

The internal clock (PCLK2) or an external clock (EXCL0) can be selected as the count clock for the 30-bit upcounter by using CLKSEL/WD_EN register.

Setting CLKSEL to 0 (default) selects the internal clock (PCLK2); setting it to 1 selects an external clock (EX-CL0).

Setting the NMI/reset generation cycle

The watchdog timer has a 30-bit comparison data register (CMPDT[29:0]/WD_CMP_L/H registers) that can be used to set a cycle in which to generate an NMI or reset signal.

The data set to CMPDT[29:0] is compared with the up-counter value. When both match, a specified NMI or reset signal is output. The up-counter is reset to 0 at this time.

The NMI/reset generation cycle can be calculated from the equation below.

NMI generating cycle =
$$\frac{\text{CMPDT} + 1}{\text{fwDTIN}}$$
 [sec]

where

CMPDT = value set to CMPDT[29:0] fwDTIN = Input clock (PCLK2 or EXCL0) frequency [Hz]

Note: Do not set a value equal to or less than 0x1f in the comparison data register.

Selecting the NMI/reset generation function

To output an NMI signal when the watchdog timer is not reset within a specified cycle, set NMIEN/WD_EN register to 1. To output a reset signal instead, set RESEN/WD_EN register to 1.

Setting both bits to 0 (default) generates neither an NMI signal nor a reset signal, although the up-counter remains active and can output a clock.

Setting both bits to 1 outputs both an NMI signal and a reset signal. In this case, however, reset handling is executed since it has priority over the NMI handling.

The NMI and reset signals are both output as pulses of 32 system clocks in width.

Note: Depending on the counter and comparison register values, an NMI or reset signal may be generated after the NMI or reset function is enabled here (or even when the watchdog timer has not yet been started). Always be sure to set comparison data and reset the watchdog timer before writing 1 to NMIEN or RESEN.

Write protection of watchdog timer registers

The WD_EN, WD_CMP_L, and WD_CMP_H registers are write-protected to prevent NMI or reset signals from being inadvertently generated by unnecessary write operations. To rewrite these registers, write protection must be removed by writing 0x96 to WDPTC[15:0]/WD_WP register in 16-bit access only. Once the registers are rewritten, be sure to write other than 0x96 to WDPTC[15:0] to reapply write protection.

Note: Even when using an external clock as the count clock for the watchdog timer, PCLK2 is required for watchdog timer operation and access to its control register.

17.4.2 Starting/Stopping the Watchdog Timer

Writing 1 to RUNSTP/WD_EN register starts counting by the watchdog timer; writing 0 stops the watchdog timer. Since RUNSTP exists in the write-protected WD_EN register, write protection must be removed by writing 0x96 to WDPTC[15:0]/WD_WP register before the content of RUNSTP can be altered.

17.4.3 Resetting the Watchdog Timer

Before the NMI/reset generation function of the watchdog timer can be used, a routine to reset the watchdog timer before NMI or reset generation must be prepared in a location for periodic processing. Make sure that this routine is processed within the NMI/reset generation cycle described earlier.

Writing 1 to WDRESEN/WD_CTL register resets the watchdog timer. The up-counter is reset to 0 at this time, then starts counting NMI/reset generation cycles all over again.

If the watchdog timer is not reset within the set cycle for some reason, the CPU is placed into trap handling by an NMI or reset signal to execute the processing routine.

The reset and NMI vector addresses are set by default to 0x8000 and 0x8008, respectively. The vector table base address can be altered by using TTBR.

The count value of the up-counter can be read out from CTRDT[29:0]/WD_CNT_L/H registers at any time.

17.4.4 Operation in Standby Mode

In HALT mode

In HALT mode, the watchdog timer remains active as it is supplied with a clock. Therefore, if HALT mode remains active beyond the NMI/reset generation cycle, an NMI or reset signal deactivates HALT mode.

To disable the watchdog timer in HALT mode, set NMIEN/WD_EN register or RESEN/WD_EN register to 0. Otherwise, write 0 to RUNSTP/WD_EN register to stop the watchdog timer before executing the halt instruction.

When NMIEN or RESEN disables NMI or reset generation, the watchdog timer continues counting even in HALT mode. To reenable NMI or reset generation after exiting HALT mode, be sure to reset the watchdog timer beforehand.

When HALT mode is entered after stopping the watchdog timer, be sure to reset the watchdog timer before restarting it.

In SLEEP mode

The supply of PCLK2 from the CMU stops in SLEEP mode. Therefore, the watchdog timer also stops operating. To prevent an unnecessary NMI or reset signal from being generated after exiting SLEEP mode, be sure to reset the watchdog timer before executing the slp instruction. Moreover, disable NMI/reset generation by setting NMIEN or RESEN as required.

17.4.5 Clock Output of the Watchdog Timer

The watchdog timer can output an NMI/reset generation cycle-synchronous clock from the IC to external devices. For this clock output, set CLKEN/WD_EN register to 1 after setting up the WDT_CLK pin.

Since CLKEN also exists in the write-protected WDT_EN register, write protection must be removed by writing 0x96 to WDPTC[15:0]/WD_WP register before the content of CLKEN can be altered.

If the watchdog timer is not reset in software, the level of clock output from the IC is reversed synchronously with the NMI generation cycles. (This applies when reset generation is disabled.)

When the watchdog timer is reset in software, clock output from the IC goes low at that time and remains low.




Figure 17.4.5.1 Clock Output of Watchdog Timer

17.4.6 External NMI Output

The watchdog timer can output the NMI signal generated to external devices. The watchdog timer uses the #WDT_ NMI pin for this output. Setting NMIEN/WD_EN register to 1 enables the external NMI signal output as well as the internal NMI signal output. When the watchdog timer counter reaches the comparison data, the #WDT_NMI pin outputs a low pulse with 32 system clock cycles.




Figure 17.4.6.1 External NMI Output

17.5 Control Register Details

	Table 17.5.1 List of WDT Registers									
Address		Register name	Function							
0x81060	WD_WP	WDT Write Protect Register	Enables WDT control registers for writing.							
0x81062	WD_EN	WDT Enable and Setup Register	Configures and starts watchdog timer.							
0x81064	WD_CMP_L	WDT Comparison Data L Register	Comparison data							
0x81066	WD_CMP_H	WDT Comparison Data H Register								
0x81068	WD_CNT_L	WDT Count Data L Register	Watchdog timer counter data							
0x8106a	WD_CNT_H	WDT Count Data H Register								
0x8106c	WD_CTL	WDT Control Register	Resets watchdog timer.							

Table 17.5.1 List of WDT Registers

The following describes each WDT register. These are all 16-bit registers.

- Notes: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.
 - The WD_WP register (0x81060) allows 16-bit access only. Other registers (0x81062 to 0x8106c) allow 8-bit access as well as 16-bit access.

WDT Write Protect Register (WD_WP)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
WDT	0x81060	D15–0	WDPTC	WDT register write protect flag	Writing 0x96 removes the write	Х	W	0 when being read.
Write Protect	(16 bits)		[15:0]		protection of the WD_EN, WD_			
Register					CMP_L, and WD_CMP_H			
(WD_WP)					registers.			
					Writing another value set the			
					write protection.			

D[15:0] WDPTC[15:0]: WDT Register Write Protect Flag Bits

These bits set or clear write protection at addresses 0x81062 to 0x81066.0x96 (W):Clears write protectionOther than 0x96 (W):Applies write protection (default, indeterminate value)0x0 (R):Always 0x0 when read

Seiko Epson Corporation

Before altering the WDT_EN, WDT_CMP_L, or WDT_CMP_H register, write 0x96 to WDPTC[15:0] to remove write protection. Setting WDPTC[15:0] to other than 0x96 will result in the contents of the registers above not being altered even when executing the write instruction without any problem. Once write protection is removed by writing 0x96 to WDPTC[15:0], said registers can be rewritten any number of times until WDPTC[15:0] is set to other than 0x96. When the WDT_EN, WDT_CMP_L, or WDT_CMP_H have been rewritten, be sure to write other than 0x96 to WDPTC[15:0] to prevent erroneous writing to the registers.

WDT Enable and Setup Register (WD_EN)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
WDT Enable	0x81062	D15–7	-	reserved		-	-		-	-	0 when being read.
and Setup	(16 bits)	D6	CLKSEL	WDT input clock select	1	External clk	0	Internal clk	0	R/W	Write-protected
Register		D5	CLKEN	WDT clock output control	1	On	0	Off	0	R/W	
(WD_EN)		D4	RUNSTP	WDT Run/Stop control	1	Run	0	Stop	0	R/W	
	[D3–2	-	reserved		-	-		-	-	0 when being read.
		D1	NMIEN	WDT NMI enable	1	Enable	0	Disable	0	R/W	Write-protected
		D0	RESEN	WDT RESET enable	1	Enable	0	Disable	0	R/W	

Note: This register is write-protected to prevent NMI or reset signals from being inadvertently generated by unnecessary write operations. To rewrite this register, write protection must be removed by writing 0x96 to WDPTC[15:0]/WD_WP register. Once the register has been rewritten, be sure to write other than 0x96 to WDPTC[15:0] to reapply write protection.

D[15:7] Reserved

D6 CLKSEL: WDT Input Clock Select Bit

This bit selects the count clock for the watchdog timer. 1 (R/W): External clock (EXCL0) 0 (R/W): Internal clock (PCLK2) (default)

Setting this bit to 0 (default) selects the internal clock (PCLK2); setting it to 1 selects the external clock (EXCL0).

D5 CLKEN: WDT Clock Output Control Bit

This bit controls the clock output of the watchdog timer. 1 (R/W): On 0 (R/W): Off (default)

Setting this bit to 1 outputs an NMI/reset generation cycle-synchronous clock from the IC.

D4 RUNSTP: WDT Run/Stop Control Bit

This bit starts or stops the watchdog timer. 1 (R/W): Start 0 (R/W): Stop (default)

When the NMI or reset generation function is enabled, be sure to set comparison data and reset the watchdog timer before starting the watchdog timer, thus preventing the generation of unnecessary NMI or reset signals.

D[3:2] Reserved

D1 NMIEN: WDT NMI Enable Bit

This bit enables NMI signal output by the watchdog timer. 1 (R/W): Enable 0 (R/W): Disable (default)

Setting this bit to 1 outputs an NMI signal (a pulse 32 system clocks in width) to the CMU and the #WDT_NMI pin when the count of the up-counter matches the value set in the comparison data register. Setting this bit to 0 outputs no NMI signals.

Regardless of how this bit is set, the up-counter is reset to 0 when the up-counter and set value of the comparison data register match, then starts counting all over again.

D0 RESEN: WDT RESET Enable Bit

This bit enables internal reset signal output by the watchdog timer. 1 (R/W): Enable 0 (R/W): Disable (default)

Setting this bit to 1 outputs a reset signal (a pulse 32 system clocks in width) to the CMU when the count of the up-counter matches the value set in the comparison data register. Setting this bit to 0 outputs no reset signals.

WDT Comparison Data L/H Registers (WD_CMP_L, WD_CMP_H)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
WDT Com-	0x81064	D15-0	CMPDT	WDT comparison data	0x0 to 0x3fffffff	0x0	R/W	Write-protected
parison Data L	(16 bits)		[15:0]	CMPDT0 = LSB	(low-order 16 bits)			
Register								
(WD_CMP_L)								
WDT Com-	0x81066	D15-14	-	reserved	-	-	-	0 when being read.
parison Data H	(16 bits)	D13-0	CMPDT	WDT comparison data	0x0 to 0x3fffffff	0x0	R/W	Write-protected
Register			[29:16]	CMPDT29 = MSB	(high-order 14 bits)			
(WD_CMP_H)								

Note: These registers are write-protected to prevent NMI or reset signals from being inadvertently generated by unnecessary write operations. To rewrite these registers, write protection must be removed by writing 0x96 to WDPTC[15:0]/WD_WP register. Once the registers have been rewritten, be sure to write other than 0x96 to WDPTC[15:0] to reapply write protection.

D[13:0]/0x81066, D[15:0]/0x81064

CMPDT[29:0]: WDT Comparison Data Bits

Sets comparison data. (Default: 0x0)

Use these registers to set the NMI/reset generation cycle.

With NMI or reset generation enabled, an NMI or reset signal is output when the up-counter matches the comparison data set in these registers.

When a clock is output from the watchdog timer, these registers also set the output clock cycle.

Note: Do not set a value equal to or less than 0x1f as comparison data.

WDT Count Data L/H Registers (WD_CNT_L, WD_CNT_H)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
WDT Count	0x81068	D15-0	CTRDT	WDT counter data	0x0 to 0x3fffffff	Х	R	
Data L Register	(16 bits)		[15:0]	CTRDT0 = LSB	(low-order 16 bits)			
(WD_CNT_L)								
WDT Count	0x8106a	D15–14	-	reserved	-	-	-	0 when being read.
Data H Register	(16 bits)	D13-0	CTRDT	WDT counter data	0x0 to 0x3fffffff	Х	R	
(WD_CNT_H)			[29:16]	CTRDT29 = MSB	(high-order 14 bits)			

D[13:0]/0x8106a, D[15:0]/0x81068

CTRDT[29:0]: WDT Counter Data Bits

The current count value of the 30-bit up-counter can be read out from these registers.

(Default: indeterminate)

WDT Control Register (WD_CTL)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
WDT Control	0x8106c	D15–1	-	reserved	-	-	-	0 when being read.
Register	(16 bits)							
(WD_CTL)		D0	WDRESEN	WDT reset	1 Reset 0 ignored	0	W	

D[15:1] Reserved

D0 WDRESEN: WDT Reset Bit

This bit resets the watchdog timer.

1 (W): Reset

- 0 (W): Has no effect
- 0 (R): Always 0 when read (default)

With NMI or reset signal output enabled, the watchdog timer must be reset by writing 1 to this bit within the set NMI/reset generation cycle. The up-counter is thereby reset to 0, then starts counting NMI/ reset generation cycles all over again.

18 UART

18.1 UART Module Overview

The S1C17803 incorporates a UART module. The UART transfers asynchronous data with external serial devices. The following shows the main features of the UART:

- Transfer rate: 150 to 460,800 bps (150 to 115,200 bps in IrDA mode)
- Transfer clock: Internal clock (CLG_T16FU0 output) or an external clock input (SCLK input) can be selected.
- Character length: 7 or 8 bits (LSB first)
- Parity mode: Even, odd, or no parity
- Stop bit: 1 or 2 bits
- Start bit: 1 bit fixed
- Includes a 2-byte receive data buffer and a 1-byte transmit data buffer.
- Includes an RZI modulator/demodulator circuit to support IrDA 1.0-compatible infrared communications.
- Can detect parity error, framing error, and overrun error during receiving.
- · Can generate receive buffer full, transmit buffer empty and receive error interrupts.

Figure 18.1.1 shows the UART configuration.




Figure 18.1.1 UART Configuration

18.2 UART Input/Output Pins

Table 18.2.1 lists the UART input/output pins.

Table 18.2.1 Li	st of UART Pins
-----------------	-----------------

Pin name	I/O	Qty	Function
SIN	I	1	UART data input pin
			Inputs serial data sent from an external serial device.
SOUT	0	1	UART data output pin
			Outputs serial data sent to an external serial device.
#SCLK	1	1	UART clock input pin
			Inputs the transfer clock when an external clock is used.

The UART input/output pins (SIN, SOUT, SCLK) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as UART input/output pins.

For detailed information on pin function switching, see the "I/O Ports (GPIO)" chapter.

18.3 Transfer Clock

The UART transfer clock can be set to internal or external using SSCK/UART_MOD register.

Note: Make sure the UART is halted (RXEN/UART_CTL register = 0) before changing SSCK.

Internal clock

Setting SSCK to 0 (default) selects the internal clock. The UART uses the CLG_T16FU0 output clock. Thus, CLG_T16FU0 must be programmed to output a clock suited to the transfer rate. For more information on controlling CLG_T16FU0, see the "Clock Generator (CLG)" chapter.

External clock

Setting SSCK to 1 selects an external clock. In this case, input the external clock to the #SCLK pin.

- **Notes:** The UART generates a sampling clock by dividing the CLG_T16FU0 output clock or external clock by 16. Be careful when setting the transfer rate.
 - When inputting an external clock via the #SCLK pin, the clock frequency must be half of the system clock or less and has a duty ratio of 50%.

18.4 Transfer Data Settings

Set the following conditions to configure the transfer data format.

- Data length: 7 or 8 bits
- Start bit: Fixed at 1 bit
- Stop bit: 1 or 2 bits
- Parity bit: Even, odd, or no parity
- **Note**: Make sure the UART is halted (RXEN/UART_CTL register = 0) before changing transfer data format settings.

Data length

The data length is selected by CHLN/UART_MOD register. Setting CHLN to 0 (default) configures the data length to 7 bits. Setting CHLN to 1 configures it to 8 bits.


Stop bit

The stop bit length is selected by STPB/UART_MOD register. Setting STPB to 0 (default) configures the stop bit length to 1 bit. Setting STPB to 1 configures it to 2 bits.

Parity bit

Whether the parity function is enabled or disabled is selected by PREN/UART_MOD register. Setting PREN to 0 (default) disables the parity function. In this case, no parity bit is added to the transfer data and the data is not checked for parity when received. Setting PREN to 1 enables the parity function. In this case, a parity bit is added to the transfer data and the data is checked for parity when received.

When the parity function is enabled, the parity mode is selected by PMD/UART_MOD register. Setting PMD to 0 (default) adds a parity bit and checks for even parity. Setting PMD to 1 adds a parity bit and checks for odd parity.



18.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Select the input clock. (See Section 18.3.)
- To use the internal clock, program CLG_T16FU0 to output the transfer clock. See the CLG chapter.
- (2) Set the transfer data format. (See Section 18.4.)
- (3) To use the IrDA interface, set IrDA mode. (See Section 18.8.)
- (4) Set interrupt conditions to use UART interrupts. (See Section 18.7.)
- Note: Make sure the UART is halted (RXEN/UART_CTL register = 0) before changing the above settings.

Enabling data transfers

Set RXEN/UART_CTL register to 1 to enable data transfers. This puts the transmitter/receiver circuit in readyto-transmit/receive status.

Note: Do not set RXEN to 0 while the UART is sending or receiving data.

Data transmission control

To start data transmission, write the transmit data to TXD[7:0]/UART_TXD register.

The data is written to the transmit data buffer, and the transmitter circuit starts sending data.

The buffer data is sent to the transmit shift register, and the start bit is output from the SOUT pin. The data in the shift register is then output from the LSB. The transfer data bit is shifted in sync with the sampling clock rising edge and output in sequence via the SOUT pin. Following output of MSB, the parity bit (if parity is enabled) and the stop bit are output.

The transmitter circuit includes two status flags: TDBE/UART_ST register and TRBS/UART_ST register.

The TDBE flag indicates the transmit data buffer status. This flag switches to 0 when the application program writes data to the transmit data buffer and reverts to 1 when the buffer data is sent to the transmit shift register. An interrupt can be generated when this flag is set to 1 (see Section 18.7). Subsequent data is sent after confirming that the transmit data buffer is empty either by using this interrupt or by reading the TDBE flag. The transmit data buffer size is 1 byte, but a shift register is provided separately to allow data to be written while the previous data is being sent. Always confirm that the transmit data buffer is empty before writing transmit data. Writing data while the TDBE flag is 0 will overwrite earlier transmit data inside the transmit data buffer.

The TRBS flag indicates the shift register status. This flag switches to 1 when transmit data is loaded from the transmit data buffer to the shift register and reverts to 0 once the data is sent. Read this flag to check whether the transmitter circuit is operating or at standby.




Figure 18.5.1 Data Transmission Timing Chart

Data reception control

The receiver circuit is activated by setting RXEN to 1, enabling data to be received from an external serial device.

When the external serial device sends a start bit, the receiver circuit detects its Low level and starts sampling the following data bits. The data bits are sampled at the sampling clock rising edge, and the lead bit is loaded into the receive shift register as LSB. Once the MSB has been received into the shift register, the received data is loaded into the receive data buffer. If parity checking is enabled, the receiver circuit checks the received data at the same time by checking the parity bit received immediately after the MSB.

The receive data buffer, a 2-byte FIFO, receives data until full.

Received data in the buffer can be read from RXD[7:0]/UART_RXD register. The oldest data is read out first and data is cleared by reading.

The receiver circuit includes two buffer status flags: RDRY/UART_ST register and RD2B/UART_ST register. The RDRY flag indicates that the receive data buffer still contains data. The RD2B flag indicates that the receive data buffer is full.

(1) RDRY = 0, RD2B = 0

The receive data buffer contents need not be read, since no data has been received.

(2) RDRY = 1, RD2B = 0

One 8-bit data has been received. Read the receive data buffer contents once. This resets the RDRY flag. The buffer reverts to state (1) above.

If the receive data buffer contents are read twice, the second data read will be invalid.


(3) RDRY = 1, RD2B = 1

Two 8-bit data have been received. Read the receive data buffer contents twice. The receive data buffer outputs the oldest data first, resetting the RD2B flag. The buffer then reverts to the state in (2) above. The second read outputs the most recent received data, after which the buffer reverts to the state in (1) above. Even when the receive data buffer is full, the shift register can start to receive one more 8-bit data. If the receive data buffer is not read out by the time the third data has been fully received, an overrun error will occur and the third data in the shift register will be disposed. The contents of the receive data buffer must be read out before an overrun error occurs. For detailed information on overrun errors, refer to Section 18.6.

The volume of data received can be checked by reading these flags.

The UART allows receive buffer full interrupts to be generated once data has been received in the receive data buffer. These interrupts can be used to read the receive data buffer. By default, a receive buffer full interrupt occurs when the receive data buffer receives one 8-bit data (status (2) above). This can be changed by setting RBFI/UART_CTL register to 1 so that an interrupt occurs when the receive data buffer receives two 8-bit data.

Three error flags are also provided in addition to the flags previously mentioned. See Section 18.6 for detailed information on flags and receive errors.



S1: Start bit, S2: Stop bit, P: Parity bit, Rd: Data read from RXD[7:0]

Figure 18.5.2 Data Receiving Timing Chart

Disabling data transfers

After a data transfer is completed (both transmission and reception), write 0 to RXEN to disable data transfers. Make sure that the TDBE flag is 1 and the TRBS and RDRY flags are both 0 before disabling data transfer. Setting RXEN to 0 empties the transmit and receive data buffers, clearing any remaining data. The data being transferred cannot be guaranteed if RXEN is set to 0 while data is being sent or received.

18.6 Receive Errors

Three different receive errors may be detected while receiving data.

Since receive errors are interrupt causes, they can be processed by generating interrupts. For more information on UART interrupt control, see Section 18.7.

Parity error

If PREN/UART_MOD register has been set to 1 (parity enabled), data received is checked for parity. Data received in the shift register is checked for parity when sent to the receive data buffer. The matching is checked against the PMD/UART_MOD register setting (odd or even parity). If the result is a non-match, a parity error is issued, and the parity error flag PER/UART_ST register is set to 1. Even if this error occurs, the data received is sent to the receive data buffer, and the receiving operation continues. However, the received data cannot be guaranteed if a parity error occurs. The PER flag is reset to 0 by writing 1.

Framing error

A framing error occurs if the stop bit is received as 0 and the UART determines loss of sync. If the stop bit is set to two bits, only the first bit is checked.

The framing error flag FER/UART_ST register is set to 1 if this error occurs. The received data is still transferred to the receive data buffer if this error occurs and the receiving operation continues, but the data cannot be guaranteed, even if no framing error occurs for subsequent data receiving. The FER flag is reset to 0 by writing 1.

Overrun error

Even if the receive data buffer is full (two 8-bit data already received), the third data can be received in the shift register. However, if the receive data buffer is not emptied (by reading out data received) by the time this data has been received, the third data received in the shift register will not be sent to the buffer, and an overrun error will take place. If an overrun error occurs, the overrun error flag OER/UART_ST register is set to 1. The receiving operation continues even if this error occurs. The OER flag is reset to 0 by writing 1.

18.7 UART Interrupts

The UART includes a function for generating the following three different types of interrupts.

- Transmit buffer empty interrupt
- Receive buffer full interrupt
- Receive error interrupt

The UART outputs one interrupt signal shared by the three above interrupt causes to the interrupt controller (ITC). Inspect the status flag and error flag to determine the interrupt cause occurred.

Transmit buffer empty interrupt

To use this interrupt, set TIEN/UART_CTL register to 1. If TIEN is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When transmit data written to the transmit data buffer is transferred to the shift register, the UART sets TDBE/ UART_ST register to 1, indicating that the transmit data buffer is empty. If transmit buffer empty interrupts are enabled (TIEN = 1), an interrupt request is sent simultaneously to the ITC.

An interrupt occurs if other interrupt conditions are met. You can inspect the TDBE flag in the UART interrupt handler routine to determine whether the UART interrupt is attributable to a transmit buffer empty. If TDBE is 1, the next transmit data can be written to the transmit data buffer by the interrupt handler routine.

Receive buffer full interrupt

To use this interrupt, set RIEN/UART_CTL register to 1. If RIEN is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If the specified volume of received data is loaded into the receive data buffer when a receive buffer full interrupt is enabled (RIEN = 1), the UART outputs an interrupt request to the ITC. If RBFI/UART_CTL register is 0, an interrupt request is output as soon as one received data is loaded into the receive data buffer (when RDRY/ UART_ST register is set to 1). If RBFI is 1, an interrupt request is output as soon as two received data are loaded into the receive data buffer (when RD2B/UART_ST register is set to 1).

An interrupt occurs if other interrupt conditions are met. You can inspect the RDRY and RD2B flags in the UART interrupt handler routine to determine whether the UART interrupt is attributable to a receive buffer full. If RDRY or RD2B is 1, the received data can be read from the receive data buffer by the interrupt handler routine.

Receive error interrupt

To use this interrupt, set REIEN/UART_CTL register to 1. If REIEN is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

The UART sets an error flag, PER, FER, or OER/UART_ST register to 1 if a parity error, framing error, or overrun error is detected when receiving data. If receive error interrupts are enabled (REIEN = 1), an interrupt request is sent simultaneously to the ITC.

If other interrupt conditions are satisfied, an interrupt occurs. You can inspect the PER, FER, and OER flags in the UART interrupt handler routine to determine whether the UART interrupt was caused by a receive error. If any of the error flags has the value 1, the interrupt handler routine will proceed with error recovery.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

18.8 IrDA Interface

This UART module incorporates an RZI modulator/demodulator circuit enabling implementation of IrDA 1.0-compatible infrared communication function simply by adding basic external circuits.

The transmit data output from the UART transmit shift register is input to the modulator circuit and output from the SOUT pin after the Low pulse has been modulated to a 3/16 sclk cycle.




Figure 18.8.1 Transmission Signal Waveform

The received IrDA signal is input to the demodulator circuit and the Low pulse width is converted to 16 sclk cycles before entry to the receive shift register. The demodulator circuit uses the pulse detection clock selected from the prescaler output clock separately from the transfer clock to detect Low pulses input (when minimum pulse width = $1.41 \mu s/115,200 bps$).




Figure 18.8.2 Receive Signal Waveform

IrDA enable

To use the IrDA interface function, set IRMD/UART_EXP register to 1. This enables the RZI modulator/demodulator circuit.

Note: This setting must be performed before setting other UART conditions.

IrDA receive detection clock selection

The input pulse detection clock is selected from among the prescaler output clock PCLK_SOC•1/1 to PCLK_SOC•1/128 using IRCLK[2:0]/UART_EXP register.

IRCLK[2:0]	Prescaler output clock
0x7	PCLK_SOC•1/128
0x6	PCLK_SOC•1/64
0x5	PCLK_SOC•1/32
0x4	PCLK_SOC•1/16
0x3	PCLK_SOC•1/8
0x2	PCLK_SOC•1/4
0x1	PCLK_SOC•1/2
0x0	PCLK_SOC•1/1
	•

Table 18.8.1 IrDA Receive Detection Clock Selection

(Default: 0x0)

This clock must be selected as a clock faster than the fine mode 16-bit timer or transfer clock sclk input via the #SCLK pin.

18 UART

The demodulator circuit treats Low pulses with a width of at least two IrDA receive detection clock cycles as valid and converts them to 16 sclk cycle width Low pulses. Select the prescaler output clock to enable detection of input pulses with a minimum width of $1.41 \,\mu$ s.

Serial data transfer control

Data transfer control in IrDA mode is identical to that for normal interfaces. For detailed information on data format settings and data transfer and interrupt control methods, refer to the preceding sections.

18.9 Control Register Details

	Table 18.9.1 List of UART Registers									
Address		Register name	Function							
0x4100	UART_ST	UART Status Register	Indicates transfer, buffer and error statuses.							
0x4101	UART_TXD	UART Transmit Data Register	Transmit data							
0x4102	UART_RXD	UART Receive Data Register	Receive data							
0x4103	UART_MOD	UART Mode Register	Sets transfer data format.							
0x4104	UART_CTL	UART Control Register	Controls data transfer.							
0x4105	UART_EXP	UART Expansion Register	Sets IrDA mode.							

The UART registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

UART Status Registers (UART_ST)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
UART Status	0x4100	D7	-	reserved		-		-	-	0 when being read.	
Register	(8 bits)	D6	FER	Framing error flag	1 Error 0 Normal		0	R/W	Reset by writing 1.		
(UART_ST)		D5	PER	Parity error flag 1 Error 0 Normal		0	R/W				
		D4	OER	Overrun error flag	1 Error 0 Normal		0	R/W			
	[D3	RD2B	Second byte receive flag	1	Ready	0	Empty	0	R	
		D2	TRBS	Transmit busy flag	1	Busy	0	Idle	0	R	Shift register status
		D1	RDRY	Receive data ready flag	1 Ready 0 Empty		0	R			
	[D0	TDBE	Transmit data buffer empty flag	1	Empty	0	Not empty	1	R	

D7 Reserved

D6 FER: Framing Error Flag Bit

Indicates whether a framing error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

FER is set to 1 when a framing error occurs. Framing errors occur when data is received with the stop bit set to 0. FER is reset by writing 1 or by setting RXEN/UART_CTL register to 0.

D5 PER: Parity Error Flag Bit

Indicates whether a parity error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

PER is set to 1 when a parity error occurs. Parity checking is enabled only when PREN/ UART_MOD register is set to 1 and is performed when received data is transferred from the shift register to the receive data buffer. PER is reset by writing 1 or by setting RXEN/UART_CTL register to 0.

D4 OER: Overrun Error Flag Bit

Indicates whether an overrun error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

OER is set to 1 when an overrun error occurs. Overrun errors occur when data is received in the shift register when the receive data buffer is already full and additional data is sent. The receive data buffer is not overwritten even if this error occurs. The shift register is overwritten as soon as the error occurs. OER is reset by writing 1 or by setting RXEN/UART_CTL register to 0.

D3 RD2B: Second Byte Receive Flag Bit

Indicates that the receive data buffer contains two received data.

- 1 (R): Second byte can be read
- 0 (R): Second byte not received (default)

RD2B is set to 1 when the second byte of data is loaded into the receive data buffer and is reset to 0 when the first data is read from the receive data buffer.

D2 TRBS: Transmit Busy Flag Bit

Indicates the transmit shift register status.

- 1 (R): Operating
- 0 (R): Standby (default)

TRBS is set to 1 when transmit data is loaded from the transmit data buffer into the shift register and is reset to 0 when the data transfer is completed. Inspect TRBS to determine whether the transmit circuit is operating or at standby.

D1 RDRY: Receive Data Ready Flag Bit

Indicates that the receive data buffer contains valid received data.

- 1 (R): Data can be read
- 0 (R): Buffer empty (default)

RDRY is set to 1 when received data is loaded into the receive data buffer and is reset to 0 when all data has been read from the receive data buffer.

D0 TDBE: Transmit Data Buffer Empty Flag Bit

Indicates the transmit data buffer status.

1 (R): Buffer empty (default)

0 (R): Data exists

TDBE is reset to 0 when transmit data is written to the transmit data buffer and is set to 1 when the data is transferred to the shift register.

UART Transmit Data Registers (UART_TXD)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
UART Transmit Data Register (UART TXD)	0x4101 (8 bits)	D7–0		Transmit data TXD7(6) = MSB TXD0 = LSB	0x0 to 0xff (0x7f)	0x0	R/W	

D[7:0] TXD[7:0]: Transmit Data

Write transmit data to be set in the transmit data buffer. (Default: 0x0)

The UART starts transmitting when data is written to this register. Data written to TXD[7:0] is retained until sent to the transmit data buffer. Transmitting data from within the transmit data buffer generates a cause of transmit buffer empty interrupt.

TXD7 (MSB) is invalid in 7-bit mode.

Serial converted data is output from the SOUT pin beginning with the LSB, in which the bits set to 1 are output as High level and bits set to 0 as Low level signals.

This register can also be read.

UART Receive Data Registers (UART_RXD)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
	0x4102 (8 bits)	D7–0		Receive data in the receive data buffer RXD7(6) = MSB RXD0 = LSB	0x0 to 0xff (0x7f)	0x0		Older data in the buf- fer is read out first.

D[7:0] RXD[7:0]: Receive Data

Data in the receive data buffer is read out in sequence, starting with the oldest. Received data is placed in the receive data buffer. The receive data buffer is a 2-byte FIFO that allows proper data reception until it fills, even if data is not read out. If the buffer is full and the shift register also contains received data, an overrun error will occur, unless the data is read out before reception of the subsequent data starts.

The receive circuit includes two receive buffer status flags: RDRY/UART_ST register and RD2B/UART_ST register. The RDRY flag indicates the presence of valid received data in the receive data buffer, while the RD2B flag indicates the presence of two received data in the receive data buffer.

A receive buffer full interrupt occurs when the received data in the receive data buffer reaches the number specified by RBFI/UART_CTL register.

0 is loaded into RXD7 in 7-bit mode.

Serial data input via the SIN pin is converted to parallel, with the initial bit as LSB, the High level bit as 1, and the Low level bit as 0. This data is then loaded into the receive data buffer.

This register is read-only. (Default: 0x0)

UART Mode Registers (UART_MOD)

Register name	Address	Bit	Name	Function Setting I		Init.	R/W	Remarks			
UART Mode	0x4103	D7–5	-	reserved	-		-	-	0 when being read.		
Register	(8 bits)	D4	CHLN	Character length select	1 8 bits 0 7 bits		7 bits	0	R/W		
(UART_MOD)		D3	PREN	Parity enable	1 With parity 0 No parity		0	R/W			
		D2	PMD	Parity mode select	1	Odd	0	Even	0	R/W	
		D1	STPB	Stop bit select	1	2 bits	0	1 bit	0	R/W	
		D0	SSCK	Input clock select	1	External	0	Internal	0	R/W	

D[7:5] Reserved

D4 CHLN: Character Length Select Bit

Selects the serial transfer data length. 1 (R/W): 8 bits 0 (R/W): 7 bits (default)

D3 PREN: Parity Enable Bit

Enables the parity function.

1 (R/W): With parity

0 (R/W): No parity (default)

PREN is used to select whether received data parity checking is performed and whether a parity bit is added to transmit data. Setting PREN to 1 parity-checks the received data. A parity bit is automatically added to the transmit data. If PREN is set to 0, no parity bit is checked or added.

D2 PMD: Parity Mode Select Bit

Selects the parity mode.

1 (R/W): Odd parity

0 (R/W): Even parity (default)

Writing 1 to PMD selects odd parity; writing 0 to it selects even parity. Parity checking and parity bit addition are enabled only when PREN is set to 1. The PMD setting is disabled if PREN is 0.

D1 STPB: Stop Bit Select Bit

Selects the stop bit length. 1 (R/W): 2 bits 0 (R/W): 1 bit (default)

Writing 1 to STPB selects 2 stop bits; writing 0 to it selects 1 bit. The start bit is fixed at 1 bit.

D0 SSCK: Input Clock Select Bit

Selects the input clock.

1 (R/W): External clock (#SCLK)

0 (R/W): Internal clock (default)

Selects whether the internal clock (fine mode 16-bit timer output clock) or external clock (input via #SCLK pin) is used. Writing 1 to SSCK selects the external clock; Writing 0 to it selects the internal clock.

UART Control Registers (UART_CTL)

Register name	Address	Bit	Name	Function	nction Setting		Init.	R/W	Remarks		
UART Control	0x4104	D7	-	reserved	-		-	-	0 when being read.		
Register	(8 bits)	D6	REIEN	Receive error int. enable	1 Enable 0 Disable		0	R/W			
(UART_CTL)		D5	RIEN	Receive buffer full int. enable	1 Enable 0 Disable		0	R/W	1		
		D4	TIEN	Transmit buffer empty int. enable	1	Enable	0	Disable	0	R/W	
		D3–2	-	reserved			_		-	-	0 when being read.
		D1	RBFI	Receive buffer full int. condition setup	0 1 2 bytes 0 1 byte		0	R/W			
		D0	RXEN	UART enable	1	Enable	0	Disable	0	R/W	

D7 Reserved

D6 REIEN: Receive Error Interrupt Enable Bit

Enables interrupt requests to the ITC when a receive error occurs.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to process receive errors using interrupts.

D5 RIEN: Receive Buffer Full Interrupt Enable Bit

Enables interrupt requests to the ITC caused when the received data quantity in the receive data buffer reaches the quantity specified in RBFI.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to read received data using interrupts.

D4 TIEN: Transmit Buffer Empty Interrupt Enable Bit

Enables interrupt requests to the ITC caused when transmission data in the transmit data buffer is sent to the shift register (i.e. when data transmission begins).

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to write data to the transmit data buffer using interrupts.

D[3:2] Reserved

D1 RBFI: Receive Buffer Full Interrupt Condition Setup Bit

Sets the quantity of data in the receive data buffer to generate a receive buffer full interrupt. 1 (R/W): 2 bytes

0 (R/W): 1 byte (default)

If receive buffer full interrupts are enabled (RIEN = 1), the UART outputs an interrupt request to the ITC when the quantity of received data specified by RBFI is loaded into the receive data buffer.

If RBFI is 0, an interrupt request is output as soon as one received data is loaded into the receive data buffer (when RDRY/UART_ST register is set to 1). If RBFI is 1, an interrupt request is output as soon as two received data are loaded into the receive data buffer (when RD2B/UART_ST register is set to 1).

D0 RXEN: UART Enable Bit

Enables data transfer by the UART.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set RXEN to 1 before starting UART transfers. Setting RXEN to 0 disables data transfers. Set the transfer conditions while RXEN is 0.

Disabling transfers by writing 0 to RXEN also clears transmit/receive data buffers.

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
UART	0x4105	D7	-	reserved		-	-	-	0 when being read.
Expansion	(8 bits)	D6–4	IRCLK[2:0]	IrDA receive detection clock select	IRCLK[2:0]	Clock	0x0	R/W	
Register					0x7	PCLK_SOC•1/128			
(UART_EXP)					0x6	PCLK_SOC•1/64			
					0x5	PCLK_SOC•1/32			
					0x4	PCLK_SOC•1/16			
					0x3	PCLK_SOC•1/8			
					0x2	PCLK_SOC•1/4			
					0x1	PCLK_SOC•1/2			
					0x0	PCLK_SOC•1/1			
		D3–1	-	reserved		-	-	-	0 when being read.
		D0	IRMD	IrDA mode select	1 On	0 Off	0	R/W	

UART Expansion Registers (UART_EXP)

D7 Reserved

D[6:4] IRCLK[2:0]: IrDA Receive Detection Clock Select Bits

Selects the prescaler output clock used as the IrDA input pulse detection clock.

IRCLK[2:0]	Prescaler output clock
0x7	PCLK_SOC•1/128
0x6	PCLK_SOC•1/64
0x5	PCLK_SOC•1/32
0x4	PCLK_SOC•1/16
0x3	PCLK_SOC•1/8
0x2	PCLK_SOC•1/4
0x1	PCLK_SOC•1/2
0x0	PCLK_SOC•1/1

Table 18.9.2 IrDA Receive Detection Clock Selection

(Default: 0x0)

This clock must be selected as a clock faster than the transfer clock sclk input from the fine mode 16-bit timer output clock or the #SCLK pin.

The demodulator circuit treats Low pulses with a width of at least 2 IrDA receive detection clock cycles as valid. Select the appropriate prescaler output clock to enable detection of input pulses with a minimum width of $1.41 \,\mu s$.

D[3:1] Reserved

D0 IRMD: IrDA Mode Select Bit

Switches the IrDA interface function on and off. 1 (R/W): On

0 (R/W): Off (default)

Set IRMD to 1 to use the IrDA interface. When IRMD is set to 0, this module functions as a normal UART, with no IrDA functions.

19 Universal Serial Interface (USI)


19.1 USI Module Overview

The S1C17803 incorporates a two-channel universal serial interface (USI) module in which each channel can be configured as a UART, SPI, or I²C interface unit by the software switch. The following shows the main features of USI:

• Supports five interface modes: UART, SPI master, SPI slave, I²C master, and I²C slave modes.

- Two channels can be configured to different interface modes.
- Contains one-byte receive data buffer and one-byte transmit buffer.
- Supports both MSB first and LSB first modes.
- UART mode
 - Character length: 7 or 8 bits
 - Parity mode: even, odd, or no parity
 - Stop bit: 1 or 2 bits
 - Start bit: 1 bit fixed
 - Parity error, framing error, and overrun error detectable
 - Can generate receive buffer full, transmit buffer empty, and receive error interrupts.
 - Supports DMA transfer.
- SPI master/slave mode
 - Data length: 8 or 9 bits (master mode), or 8 bits fixed (slave mode)
 - Supports both fast and normal modes (master mode), or normal mode only (slave mode).
 - Data transfer timing (clock phase and polarity variations) is selectable from among 4 types.
 - Can generate receive buffer full, transmit buffer empty, and overrun error interrupts (master mode).
 - Supports DMA transfer.
- I²C master/slave mode
 - 7-bit addressing mode (10-bit addressing is possible by software control.)
 - Supports single master configuration only (master mode).
 - Supports clock stretch/wait functions.
 - Can generate start/stop, data transfer, ACK/NAK transfer, and overrun error interrupts.

Figure 19.1.1 shows the USI configuration.



Note: Two channels in the USI module have the same functions except for control register addresses. For this reason, the description in this chapter applies to all USI channels. The '*x*' in the register name indicates the channel number (0 or 1). Example: USI_GCFG*x* register

Ch.0: USI_GCFG0 register Ch.1: USI_GCFG1 register

19.2 USI Pins

Table 19.2.1 lists the USI input/output pins.

Pin name	USI mode	Signal name	I/O	Function
US_SDI0	UART	uart_rx	I	Data input pins
US_SDI1	SPI master	spi_sdi	Ι	Inputs serial data sent from an external serial device.
	SPI slave	spi_sdi	Ι	
	I ² C master	i2c_sda	I/O	Data input/output pins
	I ² C slave	i2c_sda	I/O	Inputs/outputs serial data from/to the I ² C bus. (*1)
US_SDO0	UART	uart_tx	0	Data output pins
US_SDO1	SPI master	spi_sdo	0	Outputs serial data sent to an external serial device.
	SPI slave	spi_sdo	0	
	I ² C master	-	-	Not used
	I ² C slave	-	-	
US_SCK0	UART	-	-	Not used
US_SCK1	SPI master	spi_sck	0	Clock output pins
				Outputs the SPI clock.
	SPI slave	spi_sck	I	Clock input pins
				Inputs an external clock.
	I ² C master	i2c_scl	I/O	SCL input/output pins
				Inputs SCL line status from the I ² C bus. Also outputs the I ² C clock.
	I ² C slave	i2c_scl	I/O	SCL input/output pins
				Inputs SCL line status from the I ² C bus. Also outputs a clock stretch
				condition.
#US_SSI0	UART	-	_	Not used
#US_SSI1	SPI master	-	-	
	SPI slave	#spi_ss	I	SPI slave select signal input pins
				Low level input to this pin selects USI Ch.x (in SPI slave mode) as
				an SPI slave device.
	I ² C master	i2c_sda	1/0	Data input/output pins
	I ² C slave	i2c_sda	I/O	Inputs/outputs serial data from/to the I ² C bus. (*1)

Table 19.2.1 List of USI Pins

*1: When USI Ch.*x* is configured to I²C master or slave mode, either the US_SDI*x* pin or the #US_SSI*x* pin can be used as the data input/output pin. Note, however, that both the US_SDI*x* and #US_SSI*x* pins cannot be used as the data input/output pin simultaneously.

Note: Use a GPIO port to output the slave select signal when USI Ch.*x* is configured to SPI master mode.

The USI input/output pins (US_SDIx, US_SDOx, US_SCKx, #US_SSIx) are shared with I/O ports and are initially set as general-purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as USI input/output pins.

For detailed information on pin function switching, see the "I/O Ports (GPIO)" chapter.

19.3 USI Clock Sources

Operating clock

USI Ch.0 and Ch.1 use PCLK1 and PCLK2 as the operating clock, respectively. Therefore, PCLK1 and/or PCLK2 must be supplied from the CMU before starting the USI including setting the control registers. For more information on the PCLK1/PCLK2 supply, refer to the "Clock Management Unit (CMU)."

Transfer clock

When the USI is configured to a UART, SPI master (normal mode), or I²C master device, the source clock for transfer is supplied by the 8-bit programmable timer (T8F). Program the T8F according to the transfer rate and enable supplying the source clock to the USI module. The USI module divides the source clock to generate the transfer clock (or sampling clock). Be aware that the division ratio in the USI depends on the interface mode. When the USI is configured to an SPI master (fast mode) device, PCLK1/PCLK2 is used as the source clock.

When the USI is configured to an SPI slave or I²C slave device, the transfer clock is supplied from the external master device. However, SPI slave mode uses PCLK1/PCLK2 and I²C slave mode uses the T8F output clock to generate the sampling signal.

Clock	Interface mode	USI Ch.0	USI Ch.1
Operating clock	UART	PCLK1	PCLK2
	SPI master	PCLK1	PCLK2
	SPI slave	PCLK1	PCLK2
	I ² C master	PCLK1	PCLK2
	I ² C slave	PCLK1	PCLK2
Transfer/sampling	UART	T8F Ch.0 (fsource•1/8)	T8F Ch.1 (fsource•1/8)
clock source	SPI master	Normal mode: T8F Ch.0 (fsource•1/2)	Normal mode: T8F Ch.1 (fsource•1/2)
(division ratio in USI)		Fast mode: PCLK1 (fPCLK1•1/1)	Fast mode: PCLK2 (fpcLK2•1/1)
	SPI slave	PCLK1 (fpclk1•1/4) for sampling	PCLK2 (fpclk2•1/4) for sampling
	I ² C master	T8F Ch.0 (fsource•1/8)	T8F Ch.1 (fsource•1/8)
	I ² C slave	T8F Ch.0 (fsource) for sampling	T8F Ch.1 (fsource) for sampling

For controlling the T8F module and setting the output clock, refer to the "8-bit Programmable Timers (T8F)" chapter.

Note: When the USI is set to I²C slave mode, i2c_scl (I²C clock) is supplied from the external I²C master. Set the T8F output clock frequency (fsource) to 8 times the i2c_scl frequency. Furthermore, in I²C slave mode, low is output to i2c_scl to make the external I²C master wait until the USI is ready.

Low is output to i2c_scl when ISIF becomes 1 (operation completed) because one operation has been completed. (However, when ISIF=1, i2c_scl stays at Hi-Z if ISSTA[2:0] is set to 0x1 (stop condition detected).)

To run the next operation, the I²C slave sets the mode to ISTGMOD[2:0] and writes 1 to ISTG to fire the trigger. Then, it lifts i2c_scl to Hi-Z after two T8F output clock pulses.

However, when sending data or ACK/NAK signal, it outputs the data after one T8F output clock pulse from the time it wrote 1 to ISTG.

19.4 USI Module Settings

Make the following settings before starting data transfers using the USI module.

- (1) Program the clock source module to supply the clock required to the USI module. (See Section 19.3.)
- (2) Reset the USI module.
- (3) Set the USI interface mode and a general condition (MSB first/LSB first) to be applied to all interface modes.
- (4) Configure the pins to be used for USI according to the interface mode. (See Section 19.2.)
- (5) Set the data format and operating conditions for the interface mode selected.
- (6) Set interrupt and DMA transfer conditions if necessary. (See Section 19.7.)

The USI is set to output low by default.

When using the UART, perform pin setting after USI setting to prevent unnecessary start bits.

19.4.1 USI Module Software Reset

Writing 0x0 to USIMOD[2:0]/USI_GCFGx register resets the USI module circuits. Be sure to perform software reset before setting the interface mode.

19.4.2 Interface Mode

The USI module provides five serial interface functions shown in Section 19.1. Each channel can be configured to one of them using the USIMOD[2:0]/USI_GCFGx register.

USIMOD[2:0]	Interface mode	
0x5	I ² C slave	
0x4	I ² C master	
0x3	SPI slave	
0x2	SPI master	
0x1	UART	
0x0	Software reset	
	(Default: 0x0)	

Table 19.4.2.1	Interface I	Mode	Selection
10010 19.4.2.1	intenace i	vioue	Selection

19.4.3 General Settings for All Interface Modes

MSB first/LSB first selection

rations.

Use LSBFST/USI_GCFG*x* register to select whether the data MSB or LSB is input/output first. LSB first is selected when LSBFST is set to 0 (default). MSB first is selected when LSBFST is set to 1.

19.4.4 Settings for UART Mode

When the USI is used in UART mode, configure the data length, stop bit, and parity bit. The start bit length is fixed at 1 bit.

Data length

Use UCHLN/USI_UCFGx register to select the data length. Setting UCHLN to 0 (default) configures the data length to 7 bits. Setting UCHLN to 1 configures it to 8 bits.

Stop bit


Use USTPB/USI_UCFG*x* register to select the stop bit length. Setting USTPB to 0 (default) configures the stop bit length to 1 bit. Setting USTPB to 1 configures it to 2 bits.

Parity bit

Use UPREN/USI_UCFGx register to select whether the parity function is enabled or not. Setting UPREN to 0 (default) disables the parity function. In this case, no parity bit will be added to transfer data and receive data will not be checked for parity. Setting UPREN to 1 enables the parity function. In this case, a parity bit will be added to transfer data and receive data will be checked for parity.

When the parity function is enabled, the parity mode should be selected using UPMD/USI_UCFG*x* register. Setting UPMD to 0 (default) adds a parity bit and checks for odd parity. Setting UPMD to 1 adds a parity bit and checks for even parity.

Note: Be sure to perform software reset and set the interface mode before changing other USI configu-



19.4.5 Settings for SPI Mode

When the USI is used in SPI mode (master or slave), configure the SPI clock polarity/phase and enable/disable the receive data mask function. In SPI master mode, the clock mode and data length should be selected. Note that the data length in SPI slave mode is fixed at 8 bits.

SPI clock polarity and phase settings (master mode and slave mode)

Use SCPOL/USI_SCFGx register to select the SPI clock polarity. Setting SCPOL to 1 treats the SPI clock as active low. Setting it to 0 (default) treats it as active high.

The SPI clock phase can be selected using SCPHA/USI_SCFGx register.

These control bits set transfer timing as shown in Figure 19.4.5.1.




Figure 19.4.5.1 Clock and Data Transfer Timing (MSB first)

The C17803 does not support the USI-SPI receive data mask function.

Clock mode (master mode only)

In SPI master mode, either normal or fast clock mode can be selected using SFSTMOD/USI_SCFGx register. Setting SFSTMOD to 0 (default) places the USI into normal mode and the USI generates the transfer clock by dividing the T8F output by 2. Setting SFSTMOD to 1 places the USI into fast mode and the USI uses PCLK2 supplied from the CMU directly as the transfer clock. The fast mode does not use the T8F.

The SPI slave mode uses the T8F output clock for generating the sampling clock.

Data length (master mode only)

In SPI master mode, the data length can be selected using SCHLN/USI_SCFG*x* register. Setting SCHLN to 0 (default) configures the data length to 8 bits.

Setting SCHLN to 1 configures the data length to 9 bits. In 9-bit mode, 8-bit data is prefixed with a command bit (1 bit). The command bit is used for controlling the SPI LCD controller connected to the USI. The command bit value to be transmitted can be specified using SCMD/USI_SCFGx register. Setting SCMD to 1 configures the command bit to high. Setting SCMD to 0 configures the command bit to low.



Figure 19.4.5.2 9-bit Transfer Data Format in SPI Master Mode

The data length in SPI slave mode is fixed at 8 bits.

19.4.6 Settings for I²C Mode

The I²C mode does not need to set data format and other conditions. The data length in I²C mode is fixed at 8 bits.

19.5 Data Transfer Control

This section describes how to control data transfers. The following explanations assume that the configurations described above and interrupt/DMA settings have already been finished.

19.5.1 Data Transfer in UART Mode

Data transmission

To start data transmission in UART mode, write the transmit data to the transmit data buffer $(TD[7:0]/USI_TDx$ register).

The buffer data is sent to the transmit shift register, and the start bit is output from the US_SDOx pin. The data in the shift register is then output in sequence. Following output of the eighth data bit, the parity bit (if parity is enabled) and the stop bit are output.

The transmitter circuit includes two status flags: UTDIF/USI_UIFx register and UTBSY/USI_UIFx register.

The UTDIF flag indicates the transmit data buffer status. This flag is set to 1 indicating that the transmit data buffer becomes empty when data written to the transmit data buffer is sent to the transmit shift register. UTDIF is an interrupt flag. An interrupt or DMA request can be generated when this flag is set to 1 (see Section 19.7). Write subsequent data to the transmit data buffer to start the following transmission using this interrupt or DMA. The transmit data buffer size is 1 byte, but a shift register is provided separately to allow data to be written while the previous data is being sent. If an interrupt or DMA is not used for transmission, be sure to confirm that the transmit data buffer is empty before writing transmit data. Writing data before UTDIF has been set will overwrite earlier transmit data inside the transmit data buffer. After UTDIF is set to 1, it can be reset to 0 by writing 1.

The UTBSY flag indicates the shift register status. This flag switches to 1 when transmit data is loaded from the transmit data buffer to the shift register and reverts to 0 once the data is sent. Read this flag to check whether the transmitter circuit is operating or at standby.




Figure 19.5.1.1 Data Transmission Timing Chart (UART mode)

Data reception

When the external serial device sends a start bit, the receiver circuit detects its low level and starts sampling the following data bits. Once the 8-bit data has been received into the shift register, the received data is loaded into the receive data buffer (RD[7:0]/USI_RDx register). If parity checking is enabled, the receiver circuit checks the received data at the same time by checking the parity bit received immediately after the eighth data bit. The receiver circuit includes two status flags: URDIF/USI_UIFx register and URBSY/USI_UIFx register.

The URDIF flag indicates the receive data buffer status. This flag is set to 1 indicating that the received data can be read out when data received in the shift register is loaded to the receive data buffer. URDIF is an interrupt flag. An interrupt or DMA request can be generated when this flag is set to 1 (see Section 19.7). Read the received data from the receive data buffer using this interrupt or DMA. The receive data buffer size is 1 byte, therefore the received data must be read before the subsequent data reception has completed. Furthermore, UR-DIF must be reset by writing 1. If the subsequent receive data is written to the receive data buffer when URDIF is 1, an overrun error occurs.

The URBSY flag indicates the shift register status. This flag is set to 1 while data is being received in the shift register and reverts to 0 once the received data is loaded to the receive data buffer. Read this flag to check whether the receiver circuit is operating or at standby.




Figure 19.5.1.2 Data Receiving Timing Chart (UART mode)

19.5.2 Data Transfer in SPI Mode


Data transmission

To start data transmission in SPI mode, write the transmit data to the transmit data buffer $(TD[7:0]/USI_TDx$ register).

The buffer data is sent to the transmit shift register. In SPI master mode, the module starts clock output from the US_SCKx pin. In SPI slave mode, the module awaits clock input from the US_SCKx pin. The data in the shift register is shifted in sequence at the clock rising or falling edge (see Figure 19.4.5.1) and sent from the US_SDOx pin.

The SPI controller includes a status flug for transfer control: STDIF/USI_SIFx register.

The STDIF flag indicates the transmit data buffer status. STDIF is set to 1 indicating that the transmit data buffer becomes empty when data written to the transmit data buffer is sent to the transmit shift register. STDIF is an interrupt flag. An interrupt or DMA request can be generated when this flag is set to 1 (see Section 19.7). Write subsequent data to the transmit data buffer to start the following transmission using this interrupt or DMA. The transmit data buffer size is 1 byte, but a shift register is provided separately to allow data to be written while the previous data is being sent. If an interrupt or DMA is not used for transmission, be sure to confirm that the transmit data buffer is empty before writing transmit data. Writing data before STDIF has been set will overwrite earlier transmit data inside the transmit data buffer.



Data reception

In SPI master mode, write dummy data to the transmit data buffer. Writing to the transmit data buffer creates the trigger for reception as well as transmission start. Writing actual transmit data enables simultaneous transmission and reception. This starts the SPI clock output from the US_SCKx pin.

In SPI slave mode, the module waits until the clock is input from the US_SCKx pin. There is no need to write to the transmit data buffer if no transmission is required. The receiving operation is started by the clock input from the master device. If data is transmitted simultaneously, write transmit data to the transmit data buffer before the clock is input.

The data is received in sequence in the shift register at the SPI clock edge (see Figure 19.4.5.1). The received data is loaded into the receive data buffer once the 8 bits of data are received in the shift register.

The received data in the buffer can be read from RD[7:0]/USI_RDx register.

The SPI controller includes a status flug for transfer control: SRDIF/USI_SIFx register.

The SRDIF flag indicates the receive data buffer status. This flag is set to 1 when the data received in the shift register is loaded into the receive data buffer, indicating that the received data can be read out. SRDIF is an interrupt flag. An interrupt or DMA request can be generated when this flag is set to 1 (see Section 19.7). Read the received data from the receive data buffer using this interrupt or DMA. The receive data buffer size is 1 byte, therefore the received data must be read before the subsequent data reception has completed. Furthermore, SRDIF must be reset by writing 1. If the subsequent receive data is written to the receive data buffer when SR-DIF is 1, an overrun error occurs.




Figure 19.5.2.2 Data Receiving Timing Chart (SPI mode)


Slave select signal

In SPI slave mode, data transmission/receiving operations are enabled when the master device's slave select signal input to the #US_SSIx pin is low. When the slave select signal is high, the SPI controller does not start data transfer even if the clock is input to the US_SCKx pin from the master device.

If a slave select output is required in SPI master mode, use a general-purpose I/O port and control its output with software.

19.5.3 Data Transfer in I²C Mode

overwrite earlier transmit data inside the transmit data buffer.



When the USI is set to I²C, i2c_scl and i2c_sda are in Hi-Z state if not outputting low. (They do not output high level.)

For this reason, be sure to externally pull up i2c_scl and i2c_sda to the IO1_VDD/IO2_VDD level.

Note: Be sure to not pull up beyond the IO1_VDD/IO2_VDD level.

Figure 19.5.3.0 I²C Mode Connection Example

Control method in I²C master mode

Data transfer in I²C master mode is controlled using IMTGMOD[2:0]/USI_IMTG*x* register and IMTG/USI_ IMTG*x* register. Select an I²C master operation using IMTGMOD[2:0] and write 1 to IMTG as the trigger. The I²C controller controls the I²C bus to generate the specified operating status.

IMTGMOD[2:0]	Trigger
0x7	Reserved
0x6	ACK/NAK reception
0x5	NAK transmission
0x4	ACK transmission
0x3	Data reception
0x2	Data transmission
0x1	Stop condition
0x0	Start condition
	(Default: 0x0

Table 19.5.3.1	Trigger List in I ² C Master Mode
----------------	--

Writing 1 to IMTG sets IMBSY/USI_IMIFx register to 1 indicating that the I²C controller is busy (operating). When the specified operation has finished, IMBSY is reset to 0. At the same time, the interrupt flag (IMIF/USI_IMIFx register) is also set to 1. After an interrupt occurs, read the status bits (IMSTA[2:0]/USI_IMIFx register) to check the operation finished. Then clear IMIF by writing 1. IMSTA[2:0] will be automatically cleared to 0x0.

Figure 19.5.3.2 PC Master Status Bits		
Status		
Reserved		
NAK has been received.		
ACK has been received.		
ACK or NAK has been transmitted.		
Receive data buffer is full.		
Transmit data buffer is empty.		
Stop condition has been generated.		
Start condition has been generated.		

Figure 19.5.3.2 I²C Master Status Bits

(Default: 0x0)

Data transmission in I²C master mode

The following describes the data transmission procedure in I²C master mode.




Figure 19.5.3.1 I²C Master Data Transmission Flow Chart

19 Universal Serial Interface (USI)




Figure 19.5.3.2 I²C Master Data Transmission Timing Chart

(1) Generating start condition

I²C data transfer starts when the I²C master device generates a start condition. The start condition applies when the SCL line is maintained at high and the SDA line is pulled down to low.

To generate a start condition in this I²C master, set IMTGMOD[2:0] to 0x0 (default) and write 1 to IMTG.



Figure 19.5.3.3 Start Condition


IMBSY is set to 1 while a start condition is being generated. When the start condition is generated, IMBSY is reset to 0 and IMSTA[2:0] is set to 0x0. The I²C bus is busy from this point on.

Note: Other operations cannot be started before a start condition is generated.

(2) Sending slave address and transfer direction bit

After a start condition has been generated, send the address of the slave device to be communicated and a transfer direction bit. I²C slave addresses are either 7-bit or 10-bit. This module uses an 8-bit transfer data buffer to send the slave address and transfer direction bit, enabling single transfers in 7-bit address mode. In 10-bit mode, data is sent twice under software control. Figure 19.5.3.4 shows the configuration of the address data.

19 Universal Serial Interface (USI)



When it is the master which will receive data, issue a repeated start after sending the second transmit data and then, send the third transmit data.




Figure 19.5.3.4 Transmit Data Specifying Slave Address and Transfer Direction


The transfer direction bit indicates the data transfer direction after the slave address has been sent. Set this bit to 0 when sending data from the master to the slave.

To send a slave address, set the address with the transfer direction bit to the transmit data buffer $(TD[7:0]/USI_TDx$ register). Then set IMTGMOD[2:0] to 0x2 and write 1 to IMTG.

To send a 10-bit address, execute this procedure twice as shown in Figure 19.5.3.4.

Writing 1 to IMTG sets IMBSY to 1. When data in the transmit data buffer is sent to the transmit shift register, IMBSY reverts to 0 and IMSTA[2:0] is set to 0x2. Confirm that the slave address (each byte) has been sent by reading IMBSY or using an interrupt. Data can also be written to the transmit data buffer using DMA.

After a slave address has been sent, the selected slave device sends back an ACK by pulling down the SCL line to low. If the SCL line maintains high, it is regarded as a NAK. In this case, the I²C controller cannot communicate with the slave device specified.



It is necessary to check that an ACK has been received before sending data. To do this, set IMTGMOD[2:0] to 0x6 and write 1 to IMTG after the slave address has been sent.

IMBSY is set to 1 while an ACK/NAK is being detected and it reverts to 0 when the detection has completed. Receiving an ACK sets IMSTA[2:0] to 0x5; receiving a NAK sets it to 0x6. Check IMSTA[2:0] after confirming IMBSY or using an interrupt. When an ACK has been received, perform data transmission. When a NAK has been received, perform an error handling. (3) Data transmission

The data transmission procedure is the same as that of the slave address transmission.

1. Write an 8-bit transmit data to the transmit data buffer (TD[7:0]).

2. Set IMTGMOD[2:0] to 0x2 and IMTG to 1.

This trigger transfers the buffer data to the transmit shift register to start transmission. The module starts clock output from the US_SCKx pin. The data in the shift register is shifted in sequence with the clock and sent from the US_SDOx pin.

Writing 1 to IMTG sets IMBSY to 1. When data in the transmit data buffer is sent to the transmit shift register, IMBSY reverts to 0 and IMSTA[2:0] is set to 0x2 (transmit data buffer empty). An interrupt request can be generated at this point. Write subsequent data to the transmit data buffer to start the following transmission using this interrupt.

However, as in the case of the slave address transmission, check that the slave device has sent back an ACK (by setting IMTGMOD[2:0] to 0x6 and IMTG to 1) before starting the following 8-bit data transmission. Repeat an 8-bit data transmission and ACK receiving check for the required number of times.

(4) Generating stop condition

To end I²C communication after all data has been sent, the I²C master must generate a stop condition. The stop condition applies when the SCL line is maintained at high and the SDA line is pulled up from low to high. To generate a stop condition in this I²C master, set IMTGMOD[2:0] to 0x1 and write 1 to IMTG.




Figure 19.5.3.6 Stop Condition

IMBSY is set to 1 while a stop condition is being generated. When the stop condition is generated, IMBSY is reset to 0 and IMSTA[2:0] is set to 0x1. Read IMBSY or use an interrupt to check that a stop condition has been generated. The I²C bus subsequently switches to free state.

(5) Generating repeated start condition

To make it possible to continue with a different data transfer after a data transmission has completed, the I^2C master can omit stop condition generation and generate a repeated start condition. To generate a repeated start condition, perform a start condition generation procedure described in Step (1). Slave address transmission is subsequently possible with the I^2C bus remaining in the busy state.






Figure 19.5.3.7 Repeated Start Condition

Data reception in I²C master mode

The following describes the data receiving procedure in I²C master mode.



19 Universal Serial Interface (USI)



(2) Data reception \rightarrow Stop condition Figure 19.5.3.9 I²C Master Data Receiving Timing Chart

- **Note**: The timing chart above shows a basic transfer operation that does not include an actual I²C transfer procedure. See "Receiving control byte in I²C slave mode" in "19.9 Precautions."
 - (1) Generating start condition

The procedure is the same as that of data transmission in I²C master mode.

(2) Sending slave address and transfer direction bit

The procedure is the same as that of data transmission in I²C master mode. However, send the slave address with the transfer direction bit set to 1. Then check that the slave device sends back an ACK.

(3) Data reception

To start data reception, set IMTGMOD[2:0] to 0x3 and write 1 to IMTG.

This trigger starts outputting 8 clocks from the US_SCKx pin. The US_SDOx pin status is sampled in sync with the clock and loaded to the shift register. The received data is loaded to the receive data buffer (RD[7:0]/ USI_RDx register) once the 8-bit data has been received in the shift register.

Writing 1 to IMTG sets IMBSY to 1. When the received data is loaded to the receive data buffer, IMBSY reverts to 0 and IMSTA[2:0] is set to 0x3 (receive data buffer full). An interrupt request can be generated at this point. Read the received data from the receive data buffer using this interrupt.

It is necessary to send back an ACK or NAK to the slave device after an 8-bit data has been received. (Be sure this is performed after reading the received data.) To send back an ACK, set IMTGMOD[2:0] to 0x4 and write 1 to IMTG. To send back a NAK, set IMTGMOD[2:0] to 0x5 and write 1 to IMTG.

IMBSY is set to 1 while an ACK/NAK is being sent and it reverts to 0 when the transmission has completed. An interrupt or DMA request can be generated at this point. When an ACK or NAK has been sent, IMSTA[2:0] is set to 0x4.

Repeat an 8-bit data reception and ACK (NAK) transmission for the required number of times.

(4) Generating stop condition

The procedure is the same as that of data transmission in I²C master mode.


(5) Generating repeated start condition


The procedure is the same as that of data transmission in I²C master mode.

Clock stretch function

During transmitting/receiving data, the slave device may issue a wait request to the master device by pulling down the SCL line to low until the slave device becomes ready to transmit/receive the subsequent data. The master device enters a standby state until the wait request is canceled (the SCL line goes high).

This I²C controller supports this clock stretch function. When a clock stretch condition is detected after a slave address or data has been sent/received, this module enters a waiting status and it does not start operating even if it accepts a trigger for data transfer until the clock stretch status is canceled. IMBSY is maintained at 1 until the triggered operation has completed including a waiting status.





Control method in I²C slave mode

Data transfer in I²C slave mode is controlled using ISTGMOD[2:0]/USI_ISTG*x* register and ISTG/USI_ISTG*x* register. Select an I²C slave operation using ISTGMOD[2:0] and write 1 to ISTG as the trigger. The I²C controller controls the I²C bus to generate the specified operating status.

ISTGMOD[2:0]	Trigger	
0x7	Reserved	
0x6	ACK/NAK reception	
0x5	NAK transmission	
0x4	ACK transmission	
0x3	Data reception	
0x2	Data transmission	
0x1	Reserved	
0x0	Wait for start condition	
	(Default: 0x0	

Table 19.5.3.3 Trigger	List in	I ² C Slave	Mode
------------------------	---------	------------------------	------


Writing 1 to ISTG sets ISBSY/USI_ISIF*x* register to 1 indicating that the I²C controller is busy (operating). When the specified operation has finished, ISBSY is reset to 0. At the same time, the interrupt flag (ISIF/USI_ISIF*x* register) is also set to 1. After an interrupt occurs, read the status bits (ISSTA[2:0]/USI_ISIF*x* register) to check the operation finished. Then, write 1 to ISIF to clear. This also automatically clears ISSTA[2:0] to 0x0.

Table 19.5.3.4 I ² C Slave Status Bits		
ISSTA[2:0]	Status	
0x7	Reserved	
0x6	NAK has been received.	
0x5	ACK has been received.	
0x4	ACK or NAK has been transmitted.	
0x3	Receive data buffer is full.	
0x2	Transmit data buffer is empty.	
0x1	Stop condition has been detected.	
0x0	Start condition has been detected.	

(Default: 0x0)

Data transmission in I²C slave mode

The following describes the data transmission procedure in I²C slave mode.



(1) Start condition \rightarrow Data transmission

19 Universal Serial Interface (USI)




Figure 19.5.3.12 I²C Slave Data Transmission Timing Chart

- **Note**: The timing chart above shows a basic transfer operation that does not include an actual I²C transfer procedure. See "Receiving control byte in I²C slave mode" in "19.9 Precautions."
 - (1) Waiting for start condition

I²C data transfer starts when the I²C master device generates a start condition (see Figure 19.5.3.3). First enable this I²C slave to detect a start condition by setting ISTGMOD[2:0] to 0x0 (default) and writing 1 to ISTG. The I²C controller starts detecting a start condition and sets ISBSY to 1. ISBSY is set to 1 while a start condition is being detected. ISBSY reverts to 0 and ISSTA[2:0] is set to 0x0 when the detection has completed. Check if a start condition is generated by reading ISBSY or using an interrupt.

Note: Other operations cannot be started before a start condition is detected.

(2) Receiving slave address and transfer direction data bit

The I²C master sends the address of the slave device to be communicated and a transfer direction bit (see Figure 19.5.3.4) after it has generated a start condition. Set this I²C slave into receiving status to receive the slave address. To start reception, set ISTGMOD[2:0] to 0x3 and write 1 to ISTG.

This trigger starts sampling clocks input from the US_SCKx pin. When clocks are input, the I²C controller loads the US_SDOx pin status to the shift register in sync with each clock. The received data is loaded to the receive data buffer (RD[7:0]/USI_RDx register) once the 8-bit data has been received in the shift register.

Writing 1 to ISTG sets ISBSY to 1. When the received data is loaded to the receive data buffer, ISBSY reverts to 0 and ISSTA[2:0] is set to 0x3 (receive data buffer full). An interrupt request can be generated at this point. Read the received data from the receive data buffer using this interrupt.

When a 7-bit address is used, the slave address and transfer direction bit can be obtained in one operation. When a 10-bit address is used, save the first data received in the receive data buffer into the memory and perform data reception again to obtain the remaining address bits.

Check whether the received address is matched to this I²C slave address or not. When they are matched, send back an ACK to the I²C master by setting ISTGMOD[2:0] to 0x4 and write 1 to ISTG. ISBSY is set to 1 while an ACK is being sent and it reverts to 0 when the transmission has completed. An interrupt or DMA request can be generated at this point. When an ACK has been sent, ISSTA[2:0] is set to 0x4.

If the received address is not for this I²C slave, abort data reception and return to Step (1) to wait the subsequent start condition.

(3) Data transmission

When the transfer direction bit received with the slave address in Step (2) is 1, start data transmission by the following procedure:

- 1. Write an 8-bit transmit data to the transmit data buffer (TD[7:0]).
- 2. Set ISTGMOD[2:0] to 0x2 and ISTG to 1.

This trigger transfers the buffer data to the transmit shift register to start transmission. When clocks are input from the US_SCKx pin, the data in the shift register is shifted in sequence with the clock and sent from the US_SDOx pin.

Writing 1 to ISTG sets ISBSY to 1. When data in the transmit data buffer is sent to the transmit shift register, ISBSY reverts to 0 and ISSTA[2:0] is set to 0x2 (transmit data buffer empty). An interrupt or DMA request can be generated at this point. Write subsequent data to the transmit data buffer to start the following transmission using this interrupt or DMA.

However, check that the master device has sent back an ACK or NAK (by setting ISTGMOD[2:0] to 0x6 and ISTG to 1) before starting the following 8-bit data transmission.

ISBSY is set to 1 while an ACK/NAK is being detected and it reverts to 0 when the detection has completed. Receiving an ACK sets ISSTA[2:0] to 0x5; receiving a NAK sets it to 0x6. Check ISSTA[2:0] after confirming ISBSY or using an interrupt. When an ACK has been received, perform data transmission. When a NAK has been received, perform the appropriate handling.

(4) When a stop condition is received

If the ISSTA[2:0] value read during data transmission is 0x1, the I²C master device has generated a stop condition (see Figure 19.5.3.6). In this case, abort data transmission.

The stop condition can also be received when ISTGMOD[2:0] is set to one of the modes below.

If the stop condition shown in Figure 19.5.3.6 occurs in any of these modes after writing 1 to ISTG, the I²C slave detects the stop condition.

ISTGMOD[2:0] = 0x2 (Data transmission)

0x3 (Data reception) 0x5 (NAK transmission) 0x6 (ACK/NAK reception)

Data reception in I²C slave mode

The following describes the data receiving procedure in I²C slave mode.




Figure 19.5.3.13 I²C Slave Data Receiving Flow Chart

19 Universal Serial Interface (USI)




Figure 19.5.3.14 I²C Slave Data Receiving Timing Chart

Note: The timing chart above shows a basic transfer operation that does not include an actual I²C transfer procedure. See "Receiving control byte in I²C slave mode" in "19.9 Precautions."

 Waiting for start condition The procedure is the same as that of data transmission in I²C slave mode.

- (2) Receiving slave address and transfer direction data bit The procedure is the same as that of data transmission in I²C slave mode.
- (3) Data reception

When the transfer direction bit received with the slave address in Step (2) is 0, start data reception by setting ISTGMOD[2:0] to 0x3 and writing 1 to ISTG.

When clocks are input, the I²C controller loads the US_SDOx pin status to the shift register in sync with each clock. The received data is loaded to the receive data buffer ($RD[7:0]/USI_RDx$ register) once the 8-bit data has been received in the shift register.

Seiko Epson Corporation

Writing 1 to ISTG sets ISBSY to 1. When the received data is loaded to the receive data buffer, ISBSY reverts to 0 and ISSTA[2:0] is set to 0x3 (receive data buffer full). An interrupt or DMA request can be generated at this point. Read the received data from the receive data buffer using this interrupt or DMA.

It is necessary to send back an ACK or NAK to the master device after an 8-bit data has been received. (Be sure this is performed after reading the received data.) To send back an ACK, set ISTGMOD[2:0] to 0x4 and write 1 to ISTG. To send back a NAK, set ISTGMOD[2:0] to 0x5 and write 1 to ISTG.

ISBSY is set to 1 while an ACK/NAK is being sent and it reverts to 0 when the transmission has completed. An interrupt or DMA request can be generated at this point. When an ACK or NAK has been sent, ISSTA[2:0] is set to 0x4.

Repeat an 8-bit data reception and ACK (NAK) transmission for the required number of times.

(4) When a stop condition is received

If the ISSTA[2:0] value read during data reception is 0x1, the I²C master device has generated a stop condition (see Figure 19.5.3.6). In this case, abort data reception.

The stop condition can also be received when ISTGMOD[2:0] is set to one of the modes below.

If the stop condition shown in Figure 19.5.3.6 occurs in any of these modes after writing 1 to ISTG, the I²C slave detects the stop condition.

ISTGMOD[2:0]= 0x2 (Data transmission) 0x3 (Data reception) 0x5 (NAK transmission) 0x6 (ACK/NAK reception)

Clock stretch function

While data is being sent/received, this I²C slave generates a clock stretch status by pulling down the SCL line to low to make a wait request to the master device after an ACK is sent/received until the following data transfer is started.

19.6 Receive Errors

In UART mode, three different receive errors (overrun error, framing error, and parity error) may be detected while receiving data. In SPI master and I²C modes, overrun errors may be detected while receiving data. Since receive errors are interrupt causes, they can be processed by generating interrupts. For more information on interrupt control, see Section 19.7.

Overrun error (all interface modes)

If data is received before the previously received data in the receive data buffer has not been read, the receive data buffer is overwritten and an overrun error occurs. When an overrun error occurs, the overrun error flag for the current interface mode is set to 1.

Overrun error flags: UOEIF/USI_UIFx register (UART mode) SEIF/USI_SIFx register (SPI master) IMEIF/USI_IMIFx register (I²C master mode) ISEIF/USI_ISIFx register (I²C slave mode)

The receiving operation continues even if this error occurs. The overrun error flag is reset to 0 by writing 1.

Framing error (UART mode only)

If the stop bit is received as 0 in UART mode, the UART controller determines loss of sync and a framing error occurs. If the stop bit is configured to two bits, only the first bit is checked.

The framing error flag (USEIF/USI_UIFx register) is set to 1 if this error occurs. The received data is still transferred to the receive data buffer if this error occurs and the receiving operation continues, but the data cannot be guaranteed, even if no framing error occurs for subsequent data receiving. The framing error flag is reset to 0 by writing 1.

Parity error (UART mode only)

If UPREN/USI_UCFG*x* register has been set to 1 (parity enabled), data received is checked for parity in UART mode. Data received in the shift register is checked for parity when sent to the receive data buffer. The matching is checked against the UPMD/USI_UCFG*x* register setting (odd or even parity). If the result is a non-match, a parity error is issued, and the parity error flag (UPEIF/USI_UIF*x* register) is set to 1. Even if this error occurs, the data received is sent to the receive data buffer, and the receiving operation continues. However, the received data cannot be guaranteed if a parity error occurs. The UPEIF flag is reset to 0 by writing 1.

19.7 USI Interrupts and DMA

This section describes the USI interrupts generated in each interface mode and invoking DMA.

For more information on interrupt processing and DMA transfer, see the "Interrupt Controller (ITC)" chapter and the "DMA Controller (DMAC)" chapter, respectively.

Each USI channel outputs one interrupt signal (two signals for two channels) shared by the all interrupt causes to the interrupt controller (ITC). Inspect the interrupt flags available in each mode to determine the interrupt cause occurred.

19.7.1 Interrupts in UART Mode

The UART mode includes a function for generating the following three different types of interrupts.

- Transmit buffer empty interrupt
- Receive buffer full interrupt
- Receive error interrupt

Transmit buffer empty interrupt

To use this interrupt, set UTDIE/USI_UIEx register to 1. If UTDIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When transmit data written to the transmit data buffer is transferred to the shift register, the USI module sets UTDIF/USI_UIFx register to 1, indicating that the transmit data buffer is empty. If transmit buffer empty interrupts are enabled (UTDIE = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met. You can inspect the UTDIF flag in the interrupt handler routine to determine whether the USI (UART mode) interrupt is attributable to a transmit buffer empty. If UTDIF is 1, the next transmit data can be written to the transmit data buffer by the interrupt handler routine.

Receive buffer full interrupt

To use this interrupt, set URDIE/USI_UIEx register to 1. If URDIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If a received data is loaded into the receive data buffer, the USI module sets URDIF/USI_UIFx register to 1. If receive buffer full interrupts are enabled (URDIE = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met. You can inspect the URDIF flag in the interrupt handler routine to determine whether the USI (UART mode) interrupt is attributable to a receive buffer full. If URDIF is 1, the received data can be read from the receive data buffer by the interrupt handler routine. However, be sure to check whether a receive error has occurred or not.

Receive error interrupt

To use this interrupt, set UEIE/USI_UIEx register to 1. If UEIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

The USI module sets an error flag (UPEIF/USI_UIFx register, USEIF/USI_UIFx register, or UOEIF/USI_UIFx register) to 1 if a parity error, framing error, or overrun error is detected when receiving data. If receive error interrupts are enabled (UEIE = 1), an interrupt request is sent simultaneously to the ITC. If other interrupt conditions are satisfied, an interrupt occurs. You can inspect the UPEIF, USEIF, and UOEIF flags in the interrupt handler routine to determine whether the USI (UART mode) interrupt was caused by a receive error. If any of the error flags has the value 1, the interrupt handler routine will proceed with error recovery.

To reset an overrun error, initialize USI by performing a USI software reset (USI_CGFGx[D2-0]=0x0).

19.7.2 Interrupts in SPI Mode

The SPI master/slave modes include a function for generating the following three different types of interrupts.

- Transmit buffer empty interrupt
- Receive buffer full interrupt
- Receive error interrupt (master mode)

Transmit buffer empty interrupt

To use this interrupt, set STDIE/USI_SIEx register to 1. If STDIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When transmit data written to the transmit data buffer is transferred to the shift register, the USI module sets $STDIF/USI_SIFx$ register to 1, indicating that the transmit data buffer is empty. If transmit buffer empty interrupts are enabled (STDIE = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met. You can inspect the STDIF flag in the interrupt handler routine to determine whether the USI (SPI master/slave mode) interrupt is attributable to a transmit buffer empty. If STDIF is 1, the next transmit data can be written to the transmit data buffer by the interrupt handler routine.

Receive buffer full interrupt

To use this interrupt, set SRDIE/USI_SIEx register to 1. If SRDIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If a received data is loaded into the receive data buffer, the USI module sets SRDIF/USI_SIFx register to 1. If receive buffer full interrupts are enabled (SRDIE = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met. You can inspect the SRDIF flag in the interrupt handler routine to determine whether the USI (SPI master/slave mode) interrupt is attributable to a receive buffer full. If SRDIF is 1, the received data can be read from the receive data buffer by the interrupt handler routine. However, be sure to check whether a receive error has occurred or not.

Receive error interrupt

To use this interrupt, set SEIE/USI_SIEx register to 1. If SEIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

The USI module sets SEIF/USI_SIFx register to 1 if an overrun error is detected when receiving data. If receive error interrupts are enabled (SEIE = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met. You can inspect the SEIF flags in the interrupt handler routine to determine whether the USI (SPI master) interrupt was caused by a receive error. If SEIF is 1, the interrupt handler routine will proceed with error recovery. To reset an overrun error, read the receive data buffer (USI_RDx) twice after clearing the flag.

19.7.3 Interrupts in I²C Master Mode

The I²C master mode includes a function for generating the following two different types of interrupts.

- Operation completion interrupt
- Receive error interrupt

Operation completion interrupt

To use this interrupt, set IMIE/USI_IMIEx register to 1. If IMIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When the operation that initiated by a software trigger has completed, the USI module sets IMIF/USI_IMIFx register to 1. If operation completion interrupts are enabled (IMIE = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met. You can inspect the IMSTA[2:0]/USI_IMIFx register in the interrupt handler routine to determine the I²C operation/status that causes the interrupt.

IMSTA[2:0]	Status
0x7	Reserved
0x6	NAK has been received.
0x5	ACK has been received.
0x4	ACK or NAK has been transmitted.
0x3	Receive data buffer is full.
0x2	Transmit data buffer is empty.
0x1	Stop condition has been generated.
0x0	Start condition has been generated.
	(Default: 0x0)

Receive error interrupt

An overrun error occurs if the trigger for transmission or reception is fired when there are 2 bytes of received data that has yet to be read. If an overrun error occurs, clear the IMEIF/ISEIF flag and read out the receive buffer twice.

To use this interrupt, set IMEIE/USI_IMIEx register to 1. If IMEIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

The USI module sets IMEIF/USI_IMIFx register to 1 if an overrun error is detected when receiving data. If receive error interrupts are enabled (IMEIE = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met. You can inspect the IMEIF flags in the interrupt handler routine to determine whether the USI (I²C master mode) interrupt was caused by a receive error. If IMEIF is 1, the interrupt handler routine will proceed with error recovery.

19.7.4 Interrupts in I²C Slave Mode

The I²C slave mode includes a function for generating the following two different types of interrupts.

- Operation completion interrupt
- Receive error interrupt

Operation completion interrupt

To use this interrupt, set ISIE/USI_ISIEx register to 1. If ISIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When the operation that initiated by a software trigger has completed, the USI module sets ISIF/USI_ISIFx register to 1. If operation completion interrupts are enabled (ISIE = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met. You can inspect the ISSTA[2:0]/USI_ISIFx register in the interrupt handler routine to determine the I²C operation/status that causes the interrupt.

ISSTA[2:0]	Status
0x7	Reserved
0x6	NAK has been received.
0x5	ACK has been received.
0x4	ACK or NAK has been transmitted.
0x3	Receive data buffer is full.
0x2	Transmit data buffer is empty.
0x1	Stop condition has been detected.
0x0	Start condition has been detected.

Table 19.7.4.1 I ² C S	Slave Status Bits
-----------------------------------	-------------------

(Default: 0x0)

Receive error interrupt

To use this interrupt, set ISEIE/USI_ISIEx register to 1. If ISEIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

The USI module sets ISEIF/USI_ISIFx register to 1 if an overrun error is detected when receiving data. If receive error interrupts are enabled (ISEIE = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met. You can inspect the ISEIF flags in the interrupt handler routine to determine whether the USI (I²C slave mode) interrupt was caused by a receive error. If ISEIF is 1, the interrupt handler routine will proceed with error recovery.

19.7.5 111DMA Transfer

The causes of receive buffer full and transmit buffer empty interrupts in UART and SPI master/slave modes can invoke a DMA. This allows continuous data transmission/reception through DMA transfer between memory and transmit/receive data buffers. These interrupt signals are output to both the ITC and DMAC. Therefore, DMA transfer can be performed without generating any USI interrupt.

The following lists the DMAC channels that allow selection of a USI interrupt cause as the trigger.

USI Ch.0 receive buffer full: DMAC Ch.0 USI Ch.0 transmit buffer empty: DMAC Ch.1

USI Ch.1 receive buffer full: DMAC Ch.2 USI Ch.1 transmit buffer empty: DMAC Ch.3

For more information on DMA transfer, see the "DMA Controller (DMAC)" chapter.

Note: The USI module cannot invoke a DMA in I²C master and slave mode.

19.8 Control Register Details

Address		Register name	Function
0x80500	USI_GCFG0	USI Ch.0 Global Configuration Register	Sets interface and MSB/LSB mode.
0x80501	USI_TD0	USI Ch.0 Transmit Data Buffer Register	Transmit data buffer
0x80502	USI_RD0	USI Ch.0 Receive Data Buffer Register	Receive data buffer
0x80540	USI_UCFG0	USI Ch.0 UART Mode Configuration Register	Sets UART transfer conditions.
0x80541	USI_UIE0	USI Ch.0 UART Mode Interrupt Enable Register	Enables interrupts.
0x80542	USI_UIF0	USI Ch.0 UART Mode Interrupt Flag Register	Indicates interrupt occurrence status.
0x80550	USI_SCFG0	USI Ch.0 SPI Master/Slave Mode Configuration Register	Sets SPI transfer conditions.
0x80551	USI_SIE0	USI Ch.0 SPI Master/Slave Mode Interrupt Enable Register	Enables interrupts.
0x80552	USI_SIF0	USI Ch.0 SPI Master/Slave Mode Interrupt Flag Register	Indicates interrupt occurrence status.
0x80560	USI_IMTG0	USI Ch.0 I ² C Master Mode Trigger Register	Starts I ² C master operations.
0x80561	USI_IMIE0	USI Ch.0 I ² C Master Mode Interrupt Enable Register	Enables interrupts.
0x80562	USI_IMIF0	USI Ch.0 I ² C Master Mode Interrupt Flag Register	Indicates interrupt occurrence status.
0x80570	USI_ISTG0	USI Ch.0 I ² C Slave Mode Trigger Register	Starts I ² C slave operations.
0x80571	USI_ISIE0	USI Ch.0 I ² C Slave Mode Interrupt Enable Register	Enables interrupts.
0x80572	USI_ISIF0	USI Ch.0 I ² C Slave Mode Interrupt Flag Register	Indicates interrupt occurrence status.
0x80600	USI_GCFG1	USI Ch.1 Global Configuration Register	Sets interface and MSB/LSB mode.
0x80601	USI_TD1	USI Ch.1 Transmit Data Buffer Register	Transmit data buffer
0x80602	USI_RD1	USI Ch.1 Receive Data Buffer Register	Receive data buffer
0x80640	USI_UCFG1	USI Ch.1 UART Mode Configuration Register	Sets UART transfer conditions.
0x80641	USI_UIE1	USI Ch.1 UART Mode Interrupt Enable Register	Enables interrupts.
0x80642	USI_UIF1	USI Ch.1 UART Mode Interrupt Flag Register	Indicates interrupt occurrence status.
0x80650	USI_SCFG1	USI Ch.1 SPI Master/Slave Mode Configuration Register	Sets SPI transfer conditions.
0x80651	USI_SIE1	USI Ch.1 SPI Master/Slave Mode Interrupt Enable Register	Enables interrupts.
0x80652	USI_SIF1	USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register	Indicates interrupt occurrence status.
0x80660	USI_IMTG1	USI Ch.1 I ² C Master Mode Trigger Register	Starts I ² C master operations.
0x80661	USI_IMIE1	USI Ch.1 I ² C Master Mode Interrupt Enable Register	Enables interrupts.
0x80662	USI_IMIF1	USI Ch.1 I ² C Master Mode Interrupt Flag Register	Indicates interrupt occurrence status.
0x80670	USI_ISTG1	USI Ch.1 I ² C Slave Mode Trigger Register	Starts I ² C slave operations.
0x80671	USI_ISIE1	USI Ch.1 I ² C Slave Mode Interrupt Enable Register	Enables interrupts.
0x80672	USI_ISIF1	USI Ch.1 I ² C Slave Mode Interrupt Flag Register	Indicates interrupt occurrence status.

Table 19.8.1 List of USI Registers

The USI registers are described in detail below. These are 8-bit registers. **Note:** When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

USI Ch.x Global Configuration	Registers (USI_GCFG <i>x</i>)
-------------------------------	--------------------------------

				•		•			
Register name	Address	Bit	Name	Function	Set	Setting		R/W	Remarks
USI Ch.x Global	0x80500	D7–4	-	reserved	-	_	-	-	0 when being read.
Configuration	0x80600	D3	LSBFST	MSB/LSB first mode select	1 MSB first	0 LSB first	0	R/W	
Register	(8 bits)	D2–0	USIMOD	Interface mode configuration	USIMOD[2:0]	I/F mode	0x0	R/W	
(USI_GCFG <i>x</i>)			[2:0]		0x7–0x6	reserved			
					0x5	I ² C slave			
					0x4	I ² C master			
					0x3	SPI slave			
					0x2	SPI master			
					0x1	UART			
					0x0	Software reset			

Note: This register must be configured before setting other USI registers.

D[7:4] Reserved

D3 LSBFST: MSB/LSB First Mode Select Bit

Selects whether serial data will be transferred from the MSB or LSB. 1 (R/W): MSB first 0 (R/W): LSB first (default)

This setting affects all interface modes.

D[2:0] USIMOD[2:0]: Interface Mode Configuration Bits

Selects an interface mode.

Table 19.0.2 Interface mode Selection							
USIMOD[2:0]	Interface mode						
0x5	I ² C slave						
0x4	I ² C master						
0x3	SPI slave						
0x2	SPI master						
0x1	UART						
0x0	Software reset						
	(m , s						

Table 19.8.2 Interface Mode Selection

(Default: 0x0)

Perform software reset (set USIMOD[2:0] to 0x0) and then set the interface mode before changing other USI configurations.

USI Ch.*x* Transmit Data Buffer Registers (USI_TD*x*)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
USI Ch.x	0x80501	D7–0	TD[7:0]	USI transmit data buffer	0x0 to 0xff	0x0	R/W	
Transmit Data	0x80601			TD7 = MSB				
Buffer Register	(8 bits)			TD0 = LSB				
(USI_TD <i>x</i>)								

D[7:0] TD[7:0]: USI Transmit Data Buffer Bits

Sets transmit data to be written to the transmit data buffer. (Default: 0x0)

In UART and SPI master modes, transmission begins immediately after writing data to this register. In SPI slave mode, transmission will begin when the clock is input from the SPI master device.

In I²C master/slave mode, transmission begins by the software trigger for data transmission.

The data written to this register is converted into serial data through the shift register and is output from the US_SDOx pin with the bit set to 1 as high level and the bit set to 0 as low level.

A transmit buffer empty interrupt can be generated when data written to this register has been transferred to the shift register. The subsequent transmit data can then be written, even while data is being sent.

USI Ch.x Receive Data Buffer Registers (USI_RDx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
USI Ch.x	0x80502	D7–0	RD[7:0]	USI receive data buffer	0x0 to 0xff	0x0	R	
Receive Data	0x80602			RD7 = MSB				
Buffer Register	(8 bits)			RD0 = LSB				
(USI_RDx)								

D[7:0] RD[7:0]: USI Receive Data Buffer Bits

Contains the received data. (Default: 0x0)

Serial data input from the US_SDLx pin is converted to parallel, with the high level bit set to 1 and the low level bit set to 0, and then it is loaded to this register.

A receive buffer full interrupt can be generated when the data received in the shift register has been loaded to this register. Data can then be read until subsequent data is received. If receiving the subsequent data is completed before the register has been read out, the new received data overwrites the contents.

This register is read-only.

USI Ch.x UART Mode Configuration Registers (USI_UCFGx)

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
USI Ch.x	0x80540	D7–4	-	reserved		-	-		-	-	0 when being read.
UART Mode	0x80640	D3	UCHLN	Character length select	1	8 bits	0	7 bits	0	R/W	
Configuration	(8 bits)	D2	USTPB	Stop bit select	1	2 bits	0	1 bit	0	R/W	
Register		D1	UPMD	Parity mode select	1	Even	0	Odd	0	R/W	
(USI_UCFG <i>x</i>)		D0	UPREN	Parity enable	1	With parity	0	No parity	0	R/W	

Note: This register is effective only in UART mode. Configure the USI channel to UART mode before setting this register.

D[7:4] Reserved

D3 UCHLN: Character Length Select Bit

Selects the serial transfer data length. 1 (R/W): 8 bits

0 (R/W): 7 bits (default)

When 7-bit data length is selected, D7 in the transmit data buffer is ignored and D7 in the receive data buffer is always set to 0.

D2 USTPB: Stop Bit Select Bit

Selects the stop bit length. 1 (R/W): 2 bits 0 (R/W): 1 bit (default)

Writing 1 to USTPB selects 2 stop bits; writing 0 to it selects 1 bit. The start bit is fixed at 1 bit.

D1 UPMD: Parity Mode Select Bit

Selects the parity mode. 1 (R/W): Even parity 0 (R/W): Odd parity (default)

Parity checking and parity bit addition are enabled only when UPREN is set to 1. The UPMD setting is disabled if UPREN is 0.

D0 UPREN: Parity Enable Bit

Enables the parity function. 1 (R/W): With parity

0 (R/W): No parity (default)

UPREN is used to select whether received data parity checking is performed and whether a parity bit is added to transmit data. Setting UPREN to 1 parity-checks the received data. A parity bit is automatically added to the transmit data. If UPREN is set to 0, no parity bit is checked or added.

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
USI Ch.x UART	0x80541	D7–3	-	reserved		-	-		-	-	0 when being read.
Mode Interrupt	0x80641	D2	UEIE	Receive error interrupt enable	1	Enable	0	Disable	0	R/W	
Enable Register	(8 bits)	D1	URDIE	Receive buffer full interrupt enable	1	Enable	0	Disable	0	R/W	
(USI_UIE <i>x</i>)		D0	UTDIE	Transmit buffer empty int. enable	1	Enable	0	Disable	0	R/W	

USI Ch.x UART Mode Interrupt Enable Registers (USI UIEx)

Note: This register is effective only in UART mode. Configure the USI channel to UART mode before this register can be used.

D[7:3] Reserved

D2 UEIE: Receive Error Interrupt Enable Bit

Enables interrupt requests to the ITC when a receive error occurs. 1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to process receive errors using interrupts.

D1 URDIE: Receive Buffer Full Interrupt Enable Bit

Enables interrupt requests to the ITC when received data is loaded to the receive data buffer. 1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to read received data using interrupts.

D0 UTDIE: Transmit Buffer Empty Interrupt Enable Bit

Enables interrupt requests to the ITC when data written to the transmit data buffer is sent to the shift register (i.e. when data transmission begins).

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to write data to the transmit data buffer using interrupts.

USI Ch.x UART Mode Interrupt Flag Registers (USI_UIFx)

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
USI Ch.x UART	0x80542	D7	-	reserved		-	-		-	-	0 when being read.
Mode Interrupt	0x80642	D6	URBSY	Receive busy flag	1	Busy	0	Idle	0	R	
Flag Register	(8 bits)	D5	UTBSY	Transmit busy flag	1	Busy	0	Idle	0	R	
(USI_UIF <i>x</i>)		D4	UPEIF	Parity error flag	1	Error	0	Normal	0	R/W	Reset by writing 1.
		D3	USEIF	Framing error flag	1	Error	0	Normal	0	R/W	
		D2	UOEIF	Overrun error flag	1	Error	0	Normal	0	R/W	
		D1	URDIF	Receive buffer full flag	1	Full	0	Not full	0	R/W	
		D0	UTDIF	Transmit buffer empty flag	1	Empty	0	Not empty	0	R/W	

Note: This register is effective only in UART mode. Configure the USI channel to UART mode before this register can be used.

D7 Reserved

D6 URBSY: Receive Busy Flag Bit

Indicates the receive shift register status.

1 (R): Busy

0 (R): Idle (default)

URBSY is set to 1 when the first start bit is detected (when data reception begins) and is reset to 0 when the data received in the shift register is loaded into the receive data buffer. Inspect URBSY to determine whether the receiving circuit is operating or at standby.

D5 UTBSY: Transmit Busy Flag Bit

Indicates the transmit shift register status.

- 1 (R): Busy
- 0 (R): Idle (default)

UTBSY is set to 1 when transmit data is loaded from the transmit data buffer into the shift register and is reset to 0 when the data transfer is completed. Inspect UTBSY to determine whether the transmit circuit is operating or at standby.

D4 UPEIF: Parity Error Flag Bit

Indicates whether a parity error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

UPEIF is set to 1 when a parity error occurs. At the same time a receive error interrupt request is sent to the ITC if UEIE/USI_UIEx register is 1. Parity checking is enabled only when UPREN/USI_UCFGx register is set to 1 and is performed when received data is transferred from the shift register to the receive data buffer. UPEIF is reset by writing 1.

D3 USEIF: Framing Error Flag Bit

Indicates whether a framing error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

USEIF is set to 1 when a framing error occurs. At the same time a receive error interrupt request is sent to the ITC if UEIE/USI_UIEx register is 1. A framing error occurs when data is received with the stop bit set to 0. USEIF is reset by writing 1.

D2 UOEIF: Overrun Error Flag Bit

Indicates whether an overrun error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

UOEIF is set to 1 when an overrun error occurs. At the same time a receive error interrupt request is sent to the ITC if UEIE/USI_UIEx register is 1. An overrun error occurs when the previous received data in the receive data buffer before reading is overwritten with a new received data. To reset UOEIF, initialize USI by performing a USI software reset (USIMCOD[2:0]=0x0).

D1 URDIF: Receive Buffer Full Flag Bit

Indicates the receive data buffer status.

- 1 (R): Data full
- 0 (R): No data (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

URDIF is set to 1 when data received in the shift register is sent to the receive data buffer (when receiving is completed), indicating that the data can be read. At the same time a receive buffer full interrupt request is sent to the ITC if URDIE/USI_UIEx register is 1. URDIF is reset by writing 1.

D0 UTDIF: Transmit Data Buffer Empty Flag Bit

Indicates the transmit data buffer status.

- 1 (R): Empty (default)
- 0 (R): Data exists
- 1 (W): Reset to 0
- 0 (W): Ignored

UTDIF is set to 1 when the transmit data written to the transmit data buffer is transferred to the shift register (when transmission starts), indicating that the next transmit data can be written to. At the same time a transmit buffer empty interrupt request is sent to the ITC if UTDIE/USI_UIEx register is 1. UTDIF is reset by writing 1.

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
USI Ch.x SPI	0x80550	D7–6	-	reserved	-		-	-	0 when being read.		
Master/Slave	0x80650	D5	SCMD	Command bit (for 9-bit data)	1	High	0	Low	0	R/W	
Mode Configu-	(8 bits)	D4	SCHLN	Character length select	1	9 bits	0	8 bits	0	R/W	
ration Register		D3	SCPHA	Clock phase select	1	Phase 1	0	Phase 0	0	R/W	
(USI_SCFG <i>x</i>)		D2	SCPOL	Clock polarity select	1	Active L	0	Active H	0	R/W	
		D0	SFSTMOD	Fast mode select	1	Fast	0	Normal	0	R/W	

USI Ch.x SPI Master/Slave Mode Configuration Registers (USI SCFGx)

Note: This register is effective only in SPI master and slave modes. Configure the USI channel to SPI master/slave mode before this register can be used.

D[7:6] Reserved

D5 SCMD: Command Bit (for 9-bit data in SPI master mode)

Sets the command bit value for 9-bit data (see SCHLN below).

1 (R/W): High

0 (R/W): Low (default)

D4 SCHLN: Character Length Select Bit (for SPI master mode)

Selects the serial transfer data length. 1 (R/W): 9 bits

0 (R/W): 8 bits (default)

In 9-bit mode, 8-bit data is prefixed with a command bit (1 bit). The command bit is used for controlling the SPI LCD controller connected to the USI. The command bit value to be transmitted can be specified using SCMD.

SCHLN = 1, SCMD = 1
$$(D7 (D0)) D6 (D1) D5 (D2) D4 (D3) D3 (D4) D2 (D5) D1 (D6) D0 (D7)$$

Command bit

Figure 19.8.1 9-bit Transfer Data Format in SPI Master Mode

This bit is effective only in SPI master mode. The data length in SPI slave mode is fixed at 8 bits.

D3 SCPHA: Clock Phase Select Bit

Selects the SPI clock phase.

1 (R/W): Phase 1


0 (R/W): Phase 0 (default)

Set the data transfer timing together with SCPOL. (See Figure 19.8.2.)

SCPOL: Clock Polarity Select Bit

Selects the SPI clock polarity. 1 (R/W): Active low 0 (R/W): Active high (default)

Set the data transfer timing together with SCPHA. (See Figure 19.8.2.)



D2

D0 SFSTMOD: Fast Mode Select Bit (for SPI master mode)

Selects Fast mode. 1 (R/W): Fast mode 0 (R/W): Normal mode (default)

In SPI master mode, either normal or fast clock mode can be selected using SFSTMOD. Setting SF-STMOD to 0 (default) places the USI into normal mode and the USI generates the transfer clock by dividing the T8F output by 2. Setting SFSTMOD to 1 places the USI into fast mode and the USI uses PCLK2 supplied from the CMU directly as the transfer clock. The fast mode does not use the T8F. The SPI slave mode uses the T8F output clock for generating the sampling clock.

USI Ch.x SPI Master/Slave Mode Interrupt Enable Registers (USI_SIEx)

				•			-		•	
Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks
USI Ch.x SPI	0x80551	D7–3	-	reserved		_		-	-	0 when being read.
Master/Slave	0x80651	D2	SEIE	Receive error interrupt enable	1	Enable	0 Disable	0	R/W	
Mode Interrupt	(8 bits)	D1	SRDIE	Receive buffer full interrupt enable	1	Enable	0 Disable	0	R/W	
Enable Register		D0	STDIE	Transmit buffer empty int. enable	1	Enable	0 Disable	0	R/W	
(USI_SIEx)										

Note: This register is effective only in SPI master and slave modes. Configure the USI channel to SPI master/slave mode before this register can be used.

D[7:3] Reserved

D2 SEIE: Receive Error Interrupt Enable Bit

Enables interrupt requests to the ITC when an overrun error occurs. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Set this bit to 1 to process overrun errors using interrupts.

D1 SRDIE: Receive Buffer Full Interrupt Enable Bit

Enables interrupt requests to the ITC when received data is loaded to the receive data buffer. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Set this bit to 1 to read received data using interrupts.

D0 STDIE: Transmit Buffer Empty Interrupt Enable Bit

Enables interrupt requests to the ITC when data written to the transmit data buffer is sent to the shift register (i.e. when data transmission begins).

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to write data to the transmit data buffer using interrupts.

USI Ch.x SPI Master/Slave Mode Interrupt Flag Registers (USI_SIFx)

Register name	Address	Bit	Name	Function		Setti	ng	Init.	R/W	Remarks
USI Ch.x SPI	0x80552	D7–4	-	reserved		_		-	-	0 when being read.
Master/Slave	0x80652	D2	SEIF	Overrun error flag	1	Error	0 Normal	0	R/W	Reset by writing 1.
Mode Interrupt	(8 bits)	D1	SRDIF	Receive buffer full flag	1	Full	0 Not full	0	R/W	
Flag Register (USI_SIF <i>x</i>)		D0	STDIF	Transmit buffer empty flag	1	Empty	0 Not empty	0	R/W	

Note: This register is effective only in SPI master and slave modes. Configure the USI channel to SPI master/slave mode before this register can be used.

D[7:4] Reserved

D2 SEIF: Overrun Error Flag Bit

Indicates whether an overrun error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

SEIF is set to 1 when an overrun error occurs. At the same time a receive error interrupt request is sent to the ITC if SEIE/USI_SIEx register is 1. An overrun error occurs when the previous received data in the receive data buffer before reading is overwritten with a new received data.

When 1 byte of data is received, that byte is loaded into the Receive Data Buffer Registers (USI_RDx). If the second byte of data arrives before the loaded data is read, the second byte remains in the shift register. If the third byte of data arrives in this condition, an overrun error occurs since the second byte of data in the shift register is destroyed. (The overrun error occurs when the first bit of the third byte arrives.)

SEIF is reset by writing 1.

To reset the overrun error, read the Receive Buffer Register (USI_RDx) twice after writing 1 to SEIF. The order in which 1 is written to SEIF and USI_RDx is read twice may be reversed.

D1 SRDIF: Receive Buffer Full Flag Bit

Indicates the receive data buffer status.

- 1 (R): Data full
- 0 (R): No data (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

SRDIF is set to 1 when data received in the shift register is sent to the receive data buffer (when receiving is completed), indicating that the data can be read. At the same time a receive buffer full interrupt request is sent to the ITC if SRDIE/USI_SIEx register is 1. SRDIF is reset by writing 1.

D0 STDIF: Transmit Data Buffer Empty Flag Bit

Indicates the transmit data buffer status.

- 1 (R): Empty (default)
- 0 (R): Data exists
- 1 (W): Reset to 0
- 0 (W): Ignored

STDIF is set to 1 when the transmit data written to the transmit data buffer is transferred to the shift register (when transmission starts), indicating that the next transmit data can be written to. At the same time a transmit buffer empty interrupt request is sent to the ITC if STDIE/USI_SIEx register is 1. STDIF is reset by writing 1.

USI Ch.x I²C Master Mode Trigger Registers (USI_IMTGx)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
USI Ch.x I ² C	0x80560	D7–5	-	reserved	-	_	-	-	0 when being read.
Master Mode	0x80660	D4	IMTG	I ² C master operation trigger	1 Trigger	0 Ignored	0	W	
Trigger Register	(8 bits)				1 Waiting	0 Finished		R	
(USI_IMTG <i>x</i>)		D3	-	reserved		-	-	-	0 when being read.
		D2-0	IMTGMOD	I ² C master trigger mode select	IMTGMOD[2:0]	Trigger mode	0x0	R/W	
			[2:0]		0x7	reserved			
					0x6	Receive ACK/NAK			
					0x5	Transmit NAK			
					0x4	Transmit ACK			
					0x3	Receive data			
					0x2	Transmit data			
					0x1	Stop condition			
					0x0	Start condition			

Note: This register is effective only in I²C master mode. Configure the USI channel to I²C master mode before this register can be used.

D[7:5] Reserved

D4 IMTG: I²C Master Operation Trigger Bit

Starts an I²C master operation.

- 1 (W): Trigger
- 0 (W): Ignored
- 1 (R): Waiting for starting operation
- 0 (R): Trigger has finished (default)

Select an I²C master operation using IMTGMOD[2:0] and write 1 to IMTG as the trigger. The I²C controller controls the I²C bus to generate the specified operating status.

D3 Reserved

D[2:0] IMTGMOD[2:0]: I²C Master Trigger Mode Select Bits

Selects an I²C master operation.

Table 19.8.3 Trigger List in I ² C Master Mode								
IMTGMOD[2:0]	Trigger							
0x7	Reserved							
0x6	ACK/NAK reception							
0x5	NAK transmission							
0x4	ACK transmission							
0x3	Data reception							
0x2	Data transmission							
0x1	Stop condition							
0x0	Start condition							

(Default: 0x0)

USI Ch.x I²C Master Mode Interrupt Enable Registers (USI_IMIEx)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
USI Ch.x I ² C	0x80561	D7–2	-	reserved	-				-	-	0 when being read.
Master Mode	0x80661										
Interrupt Enable	(8 bits)										
Register		D1	IMEIE	Receive error interrupt enable	1	Enable	0	Disable	0	R/W	
(USI_IMIE <i>x</i>)		D0	IMIE	Operation completion int. enable	1	Enable	0	Disable	0	R/W	

Note: This register is effective only in I²C master mode. Configure the USI channel to I²C master mode before this register can be used.

D[7:2] Reserved

D1 IMEIE: Receive Error Interrupt Enable Bit

Enables interrupt requests to the ITC when an overrun error occurs. 1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to process overrun errors using interrupts.

D0 IMIE: Operation Completion Interrupt Enable Bit

Enables interrupt requests to the ITC when the triggered operation has completed. 1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to confirm whether the triggered operation has completed or not using interrupts.

Register name	Address	Bit	Name	Function	Set	tting	Init.	R/W	Remarks
USI Ch.x I ² C	0x80562	D7–6	-	reserved		-	-	0 when being read.	
Master Mode	0x80662	D5	IMBSY	I ² C master busy flag	1 Busy	0 Standby	0	R	
Interrupt Flag	(8 bits)	D4–2	IMSTA[2:0]	I ² C master status	IMSTA[2:0]	Status	0x0	R	
Register					0x7	reserved			
(USI_IMIF <i>x</i>)					0x6 NAK re				
					0x5 ACK received 0x4 ACK/NAK sent				
					0x3 Rx buffer full				
					0x2 Tx buffer ei				
					0x1	Stop generated			
					0x0	Start generated			
		D1	IMEIF	Overrun error flag	1 Error	0 Normal	0	R/W	Reset by writing 1.
		D0	IMIF	Operation completion flag	1 Completed	0 Not completed	0	R/W	

USI Ch.x I²C Master Mode Interrupt Flag Registers (USI_IMIFx)

Note: This register is effective only in I²C master mode. Configure the USI channel to I²C master mode before this register can be used.

D[7:6] Reserved

D5 IMBSY: I²C Master Busy Flag Bit

Indicates the I²C master operation status.

- 1 (R): Busy
- 0 (R): Standby (default)

Writing 1 to IMTG/USI_IMTG*x* register (starting an I²C master operation) sets IMBSY to 1 indicating that the I²C controller is busy (operating). When the specified operation has finished, IMBSY is reset to 0.

D[4:2] IMSTA[2:0]: I²C Master Status Bits

Indicates the I²C master status.

Table 19.8.4	I-C Master Status Bits
IMSTA[2:0]	Status
0x7	Reserved
0x6	NAK has been received.
0x5	ACK has been received.
0x4	ACK or NAK has been transmitted.
0x3	Receive data buffer is full.
0x2	Transmit data buffer is empty.
0x1	Stop condition has been generated.
0x0	Start condition has been generated.
	· · · · · · · · · · · · · · · · · · ·

Table 19.8.4 I²C Master Status Bits

(Default: 0x0)

When an operation completion interrupt occurs, read IMSTA[2:0] to check the operation that has been finished.

IMSTA[2:0] automatically becomes 0x0 when 1 is written to IMIF.

D1 IMEIF: Overrun Error Flag Bit

Indicates whether an overrun error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

IMEIF is set to 1 when an overrun error occurs. At the same time a receive error interrupt request is sent to the ITC if IMEIE/USI_IMIEx register is 1. An overrun error occurs if the trigger for transmission or reception is fired when there are 2 bytes of received data that has yet to be read. If an overrun error occurs, clear the IMEIF flag and read out the receive buffer twice.

D0 IMIF: Operation Completion Flag Bit

Indicates whether the triggered operation has completed or not.

- 1 (R): Completed
- 0 (R): Not completed (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

IMIF is set to 1 when the operation that is specified and triggered using the USI_IMTG*x* register has completed. At the same time an operation completion interrupt request is sent to the ITC if IMIE/USI_IMIE*x* register is 1. IMIF is reset by writing 1.

USI Ch.x I²C Slave Mode Trigger Registers (USI_ISTGx)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
USI Ch.x I ² C	0x80570	D7–5	-	reserved	-			-	0 when being read.
Slave Mode	0x80670	D4	ISTG	I ² C slave operation trigger	1 Trigger	0 Ignored	0	W	
Trigger Register	(8 bits)				1 Waiting	0 Finished		R	
(USI_ISTG <i>x</i>)		D3	-	reserved	-	_	-	-	0 when being read.
		D2-0	ISTGMOD	I ² C slave trigger mode select	ISTGMOD[2:0] Trigger mode		0x0	R/W	
			[2:0]		0x7 reserved				
					0x6	Receive ACK/NAK			
					0x5 Transmit NAK 0x4 Transmit ACK 0x3 Receive data 0x2 Transmit data 0x1 reserved				
					0x0	Wait for start			

Note: This register is effective only in I²C slave mode. Configure the USI channel to I²C slave mode before this register can be used.

D[7:5] Reserved

D4 ISTG: I²C Slave Operation Trigger Bit

Starts an I²C slave operation.

- 1 (W): Trigger
- 0 (W): Ignored
- 1 (R): Waiting for starting operation
- 0 (R): Trigger has finished (default)

Select an I²C slave operation using ISTGMOD[2:0] and write 1 to ISTG as the trigger. The I²C controller controls the I²C bus to generate the specified operating status.

D3 Reserved

D[2:0] ISTGMOD[2:0]: I²C Slave Trigger Mode Select Bits

Selects an I²C slave operation.

Table 19.8.5 Trigger List in I²C Slave Mode

ISTGMOD[2:0]	Trigger
0x7	Reserved
0x6	ACK/NAK reception
0x5	NAK transmission
0x4	ACK transmission
0x3	Data reception
0x2	Data transmission
0x1	Reserved
0x0	Wait for start condition

(Default: 0x0)

USI Ch.x	CI ² C S	Slave	e Mode	Interrupt Enable	Registers (USI	_ISIE <i>x</i>)
Register name	Address	Bit	Name	Eunction	Setting	Init R/W

Register name	Address	Bit	Name	Function	Setting				Init.	R/W	Remarks
USI Ch.x I2C	0x80571	D7–2	-	reserved	_				-	-	0 when being read.
Slave Mode	0x80671				1					-	
Interrupt Enable	(8 bits)										
Register		D1	ISEIE	Receive error interrupt enable	1	Enable	0	Disable	0	R/W	
(USI_ISIEx)		D0	ISIE	Operation completion int. enable	1	Enable	0	Disable	0	R/W	

Note: This register is effective only in I²C slave mode. Configure the USI channel to I²C slave mode before this register can be used.

D[7:2] Reserved

D0

D1 ISEIE: Receive Error Interrupt Enable Bit

Enables interrupt requests to the ITC when an overrun error occurs. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Set this bit to 1 to process overrun errors using interrupts.

ISIE: Operation Completion Interrupt Enable Bit

Enables interrupt requests to the ITC when the triggered operation has completed.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to confirm whether the triggered operation has completed or not using interrupts.

USI Ch.x I²C Slave Mode Interrupt Flag Registers (USI_ISIFx)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks	
USI Ch.x I ² C	0x80572	D7–6	-	reserved		-	-	-	-	0 when being read.
Slave Mode	0x80672	D5	ISBSY	I ² C slave busy flag	1	Busy	0 Standby	0	R	
Interrupt Flag	(8 bits)	D4–2	ISSTA[2:0]	I ² C slave status		ISSTA[2:0]	Status	0x0	R	
Register						0x7	reserved			
(USI_ISIF <i>x</i>)					0x6 NAK received 0x5 ACK received 0x4 ACK/NAK sent 0x3 Rx buffer full 0x2 Tx buffer empty 0x1 Stop detected					
							Tx buffer empty			
							Stop detected			
					0x0 Start detected		Start detected			
		D1	ISEIF	Overrun error flag	1 Error 0 Normal		0 Normal	0	R/W	Reset by writing 1.
		D0	ISIF	Operation completion flag	1	Completed	0 Not completed	0	R/W	

Note: This register is effective only in I²C slave mode. Configure the USI channel to I²C slave mode before this register can be used.

D[7:6] Reserved

D5 ISBSY: I²C Slave Busy Flag Bit

Indicates the I²C slave operation status.

1 (R): Busy

0 (R): Standby (default)

Writing 1 to ISTG/USI_ISTG*x* register (starting an I²C slave operation) sets ISBSY to 1 indicating that the I²C controller is busy (operating). When the specified operation has finished, ISBSY is reset to 0.

D[4:2] ISSTA[2:0]: I²C Slave Status Bits

Indicates the I²C slave status.

ISSTA[2:0]	Status
0x7	Reserved
0x6	NAK has been received.
0x5	ACK has been received.
0x4	ACK or NAK has been transmitted.
0x3	Receive data buffer is full.
0x2	Transmit data buffer is empty.
0x1	Stop condition has been detected.
0x0	Start condition has been detected.
	(Default: 0x0

Table 19.8.6	I ² C Slave Status	Bits
--------------	-------------------------------	------

When an operation completion interrupt occurs, read ISSTA[2:0] to check the operation that has been finished.

ISSTA[2:0] automatically becomes 0x0 when 1 is written to ISIF.

D1 ISEIF: Overrun Error Flag Bit

Indicates whether an overrun error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

ISEIF is set to 1 when an overrun error occurs. At the same time a receive error interrupt request is sent to the ITC if ISEIE/USI_ISIEx register is 1. An overrun error occurs if the trigger for transmission or reception is fired when there are 2 bytes of received data that has yet to be read. If an overrun error occurs, clear the ISEIF flag and read out the receive buffer twice.

D0 ISIF: Operation Completion Flag Bit

Indicates whether the triggered operation has completed or not.

- 1 (R): Completed
- 0 (R): Not completed (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

ISIF is set to 1 when the operation that is specified and triggered using the USI_ISTG*x* register has completed. At the same time an operation completion interrupt request is sent to the ITC if ISIE/USI_ISIE*x* register is 1. ISIF is reset by writing 1.

19.9 Precautions

Interface mode setting

Be sure to perform software reset (USIMOD[2:0]/USI_GCFGx register = 0x0) and set the interface mode (USIMOD[2:0]/USI_GCFGx register = 0x1 to 0x5) before changing other USI configurations.

Busy flags

The busy flags listed below may be set with delay. When checking the busy status after performing an operation that sets the busy flag, wait for at least one T8F output clock cycle before reading the flag. If the busy flag is read with no wait time inserted, the flag may not indicate the current status properly.






Figure 19.9.1 Waiting Before Reading Busy Flag

Overrun error flag in SPI slave mode

The overrun error flag is ineffective in SPI slave mode. Overrun status should be checked in the procedure shown below.


- 1. Check the receive buffer full flag (SRDIF/USI_SIFx register) and then clear the flag.
- 2. Read the receive data buffer.
- 3. Check SRDIF again. When SRDIF = 1, an overrun error has occurred; when SRDIF = 0, no overrun error has occurred.

(The receive data in the buffer is valid even if SRDIF is set to 1 until the subsequent data reception to the shift register has finished. However, it should be treated as an overrun error as an actual overrun error may occur before reading the receive data buffer.)

To reset the overrun error, read the Receive Buffer Register (USI_RDx) twice after writing 1 to SRDIF.

Receiving control byte in I²C slave mode

The external I²C master device sends a control byte to the I²C slave device when an ACK has been received after sending a slave address. The subsequent operations of the slave device are determined by the control byte.



I²C master write (data receiving from master)

	•			•		,								
SDA line ST	A Slv_Addr	0	ACK	0x02	ACK	Addr[15:8]	ACK	Addr[7:0]	ACK	DA0	ACK	DA1	ACK STP	
Start co	t condition Write 16-bit address and data write					Acce	ess ado	dress	1 1	Write data Stop cor				
Figure 19.9.3 I ² C Master Write (Data Receiving from Master)														

The control byte specifies the access address size and writing operations. The received data that follow the control byte should be used as the address and the data to be written according to the access address size.

I²C master read (data transmission to master)

SDA line STA Slv_Addr	0	ACK	0x05	ACK	Addr[31:24]	ACK Ad	dr[23:1	16] ACK	Addr[15:	8] ACK	Trigger to wa r start condi ↓ ACK ☐	
Start condition	Write		2-bit address and data read				A	ccess ad	dress			
Start condition	1 Read	ACK	DA0	ACK		NAK S		n				

Figure 19.9.4 I²C Master Read (Data Transmission to Master)

The master sends the access address following the control byte. Perform data reception for the control byte and address data to determine the address from which transmit data is read. After sending an ACK for Addr 0, set ISTGMOD[2:0]/USI_ISTG*x* register to 0x0 and ISTG/USI_ISTG*x* register to 1 to wait for a start condition that will be sent from the master for reading data (for the slave to sent the read data).

20 I²C Master (I2CM)

20.1 I2CM Module Overview

The S1C17803 incorporates an I²C master (I2CM) module for high-speed synchronized serial communications. The following shows the main features of I2CM:

- Operates as an I²C bus master device (as single master only).
- Supports standard (100 kbps) and fast (400 kbps) modes.
- 7-bit addressing mode (10-bit addressing is possible by software control.)
- Includes one-byte receive data buffer and one-byte transmit buffer.
- Includes a noise filter function to help improve the reliability of data transfers.
- Can generate transmit buffer empty and receive buffer full interrupts.

Figure 20.1.1 shows the I2CM configuration.




Figure 20.1.1 I2CM Configuration

20.2 I2CM Input/Output Pins

Table 20.2.1 lists the I2CM pins.

Table 20.2.1	List of I2CM Pins
--------------	-------------------

Pin name	I/O	Qty	Function
I2CM_SDA	I/O	1	I2CM data input/output pin
			Inputs serial data from the I ² C bus. Also outputs serial data to the I ² C bus.
I2CM_SCL	I/O	1	I2CM SCL input/output pin
			Inputs SCL line status. Also outputs a serial clock.

The I2CM input/output pins (I2CM_SDA, I2CM_SCL) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as I2CM input/output pins.

For detailed information on pin function switching, see the "I/O Ports (GPIO)" chapter.

20.3 I²C Master Clock

The I2CM module uses the I2CM_CLK clock output by CLG_T8I as the synchronization clock. This clock is output from the I2CM_SCL pin to the slave device while also driving the shift register. The clock should be programmed to output a signal matching the transfer rate from CLG_T8I. For more information on CLG_T8I control, see the "Clock Generator (CLG)" chapter.

If the I2C master module communicates with a slave device which has clock stretching, Transfer rates are limited up to 50 kbits/s in the Standard-mode, up to 200 kbits in the Fast-mode.

The I2CM module does not function as a slave device. The I2CM_SCL input pin is used to check the I²C bus SCL signal status. It is not used for synchronization clock input.

20.4 Settings Before Data Transfer

The I2CM module includes an optional noise filter function that can be selected via the application program.

Noise filter function

The I2CM module incorporates a function for filtering noise from the I2CM_SDA and I2CM_SCL pin input signals. This function is enabled by setting NSERM/I2CM_CTL register to 1.

Note that using this function requires setting the I2CM clock (CLG_T8I output clock) frequency to 1/6 or less of PCLK_SOC.

20.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Configure CLG_T8I to output the I2CM_CLK clock. (See the CLG chapter.)
- (2) Select the option function. (See Section 20.4.)
- (3) Set the interrupt conditions to use I2CM interrupts. (See Section 20.6.)
- **Note**: Make sure the I2CM module is halted (I2CMEN/I2CM_EN register = 0) before changing the above settings.

Enabling data transfers

Set I2CMEN/I2CM_EN register to 1 to enable I2CM operations. This enables I2CM transfers and clock input/ output.


Note: Do not set I2CMEN to 0 when the I2CM module is transferring data.

Starting Data transfer

To start data transfers, the I²C master (this module) must generate a start condition. The slave address is then sent to establish communications.

(1) Generating start condition

The start condition applies when the SCL line is maintained at high and the SDA line is pulled down to low.



The start condition is generated by setting STRT/I2CM_CTL register to 1. STRT is automatically reset to 0 once the start condition is generated. The I²C bus is busy from this point on.

(2) Slave address transmission

Once the start condition has been generated, the I²C master (this module) sends a bit indicating the slave address and transfer direction for communications. I²C slave addresses are either 7-bit or 10-bit. This module uses an 8-bit transfer data register to send the slave address and transfer direction bit, enabling single transfers in 7-bit address mode. In 10-bit mode, data is sent twice under software control. Figure 20.5.2 shows the configuration of the address data.

7-bit address	D7 D6 D5 D4 D3 D2 D1 D0 (A6) A5 (A4) A3 (A2) A1 (A0) (DIR)
	Slave address Slave address 0: Master → slave (data transmission) 1: Slave → master (date reception)
10-bit address	D7 D6 D5 D4 D3 D2 D1 D0
First data sent	(1)(1)(1)(1)(0)(A9)(A8)(0)
	Slave address
	first 2 bits
Second data sent	$(\begin{array}{c} D7 \\ A7 \\ A6 \\ A6 \\ A5 \\ A4 \\ A3 \\ A2 \\ A1 \\ A0 \\ A0 \\ A0 \\ A0 \\ A0 \\ A0 \\ A0$
	Slave address last 8 bits
Data reception	
After Second data se	nt, generate repeated START condition and send third data
Third data sent	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
	Slave address first 2 bits
Figure 20	.5.2 Transmit Data Specifying Slave Address and Transfer Direction

The transfer direction bit indicates the data transfer direction after the slave address has been sent. This is set to 0 when sending data from the master to the slave and to 1 when receiving data from the slave. To send a slave address, set the address with the transfer direction bit to RTDT[7:0]/I2CM_DAT register. At the same time, set TXE/I2CM_DAT register transmitting the address to 1.

After the slave address has been output, data can be sent and received as many times as required. Data must be sent or received according to the transfer direction set together with the slave address.

Data transmission control

The procedure for transmitting data is described below. Data transmission is performed by the same procedure as for slave address transmission.

To send byte data, set the transmit data to RTDT[7:0] and set TXE to 1 to transmit 1 byte.

When TXE is set to 1, the I2CM module begins data transmission in sync with the clock. If the previous data is currently being transmitted, data transmission starts after this has been completed. The I2CM module first transfers the data written to the shift register, then starts outputting the clock from the I2CM_SCL pin. TXE is reset to 0 at this point and a cause of interrupt occurs, enabling the subsequent transmission data and TXE to be set.

The data bits in the shift register are shifted in sequence at the clock falling edge and output via the I2CM_SDA pin with the MSB leading. The I2CM module outputs 9 clocks with each data transmission. In the 9th clock cycle, the I2CM module sets the SDA line into high impedance to receive an ACK or NAK sent from the slave device.

The slave device returns ACK (0) to the master if the data is received. If the data is not received, the SDA line is not pulled down, which the I2CM module interprets to mean a NAK (1) (transmission failed).




Figure 20.5.3 ACK and NAK

The I2CM module includes two status bits for transmission control: TBUSY/I2CM_CTL register and RTACK/ I2CM_DAT register.

The TBUSY flag indicates the data transmission status. This flag becomes 1 when transmission starts (including slave address transmission) and reverts to 0 once data transmission ends. Inspect the flag to check whether the I2CM module is currently transmitting or at standby.

The RTACK bit indicates whether or not the slave device returned an ACK for the previous transmission. RT-ACK is 0 if an ACK was returned and 1 if ACK was not returned.

Data reception control

The procedure for receiving data is described below. When receiving data, the slave address must be sent with the transfer direction bit set to 1.

To receive data, set RXE/I2CM_DAT register to 1 for receiving 1 byte. When TXE/I2CM_DAT register is set to 1 for sending the slave address, RXE can also be set to 1 at the same time. If both TXE and RXE are set to 1, TXE takes priority.

When RXE is set to 1, allowing receiving to start, the I2CM module starts outputting the clock from the I2CM_ SCL pin with the SDA line at high impedance. The data is shifted into the shift register with the clock pulses, with the MSB leading.

RXE is reset to 0 when D7 is loaded.

The received data is loaded to RTDT[7:0] once the 8-bit data has been received in the shift register.

The I2CM module includes two status bits for receive control: RBRDY/I2CM_DAT register and RBUSY/ I2CM_CTL register.

The RBRDY flag indicates the received data status. This flag becomes 1 when the data received in the shift register is loaded to RTDT[7:0] and reverts to 0 when the received data is read out from RTDT[7:0]. Interrupts can also be generated once the flag value becomes 1.

The RBUSY flag indicates the receiving operation status. This flag is 1 when receiving starts and reverts to 0 when the data is received. Inspect the flag to determine whether the I2CM module is currently receiving or in standby.


To wait for reception using polling, follow the procedures given below using the RBUSY flag. Interrupts to the CPU are disabled because polling accurately determines the two state transitions 3 and 4.

- 1. Disable interrupts to the CPU using the di instruction.
- 2. Write 1 to RXE to prepare for receiving.
- 3. Wait for RBUSY to become 1 (reception start).
- 4. Wait for RBUSY to become 0 (reception end).
- 5. Read out RTDT (received data).
- 6. Enables interrupts to the CPU using the ei instruction.

The I2CM module outputs 9 clocks with each data reception. In the 9th clock cycle, an ACK or NAK is sent to the slave via the I2CM_SDA pin. The bit state sent can be set in RTACK/I2CM_DAT register. To send ACK, set RTACK to 0. To send NAK, set RTACK to 1.

End of data transfers (Generating stop condition)

To end data transfers after all data has been transferred, the I²C master (this module) must generate a stop condition. The stop condition applies when the SCL line is maintained at high and the SDA line is pulled up from low to high.




The stop condition is generated by setting STP/I2CM_CTL register to 1.

When STP is set to 1, the I2CM module pulls up the I²C bus SDA line from low to high with the SCL line maintained at high to generates a stop condition. The I²C bus subsequently switches to free state.

When transmission or reception ends, TBUSY or RBUSY is cleared. Then, after a period longer than the 1/4 cycle of I²C clock, STP can set to 1. Also, to generate stop condition to the slave device which has clock stretch function, please write 1 to STP after data transfer (including ACK/NAK transfer) and a period until the slave device stops clock stretch.

Continuing data transfer (Generating Repeated start condition)

To make it possible to continue with a different data transfer after data transfer completion, the I²C master (this module) can generate a repeated start condition.



The repeated start condition is generated by setting STRT/I2CM_CTL register to 1 when the I²C bus is busy. STRT is automatically reset to 0 once the repeated start condition is generated. Slave address transmission is subsequently possible with the I²C bus remaining in the busy state.

Disabling data transfer

After STOP condition generation, write 0 to I2CMEN to disable data transfers. For this case, the STP may be polled to determine the end of STOP condition generation when it is cleared.

If I2CEN is set to 0 when I2C bus is busy, SCL0, SDA0 output level nor no information is guaranteed.

Timing chart





Figure 20.5.7 Slave Address Transmission/Data Transmission

20 I²C Master (I2CM)



20.6 I2CM Interrupts

The I2CM module includes a function for generating the following two different types of interrupts.

- Transmit buffer empty interrupt
- Receive buffer full interrupt

The I2CM module outputs one interrupt signal shared by the two above interrupt causes to the interrupt controller (ITC).

Transmit buffer empty interrupt

To use this interrupt, set TINTE/I2CM_ICTL register to 1. If TINTE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If transmit buffer empty interrupts are enabled (TINTE = 1), an interrupt request is output to the ITC as soon as the transmit data set in RTDT[7:0]/I2CM_DAT register is transferred to the shift register.

An interrupt occurs if other interrupt conditions are satisfied.

Receive buffer full interrupt

To use this interrupt, set RINTE/I2CM_ICTL register to 1. If RINTE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If receive buffer full interrupts are enabled (RINTE = 1), an interrupt request is output to the ITC as soon as the data received in the shift register is loaded to RTDT[7:0].

An interrupt occurs if other interrupt conditions are met.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

20.7 Control Register Details

		Table 20.7.1 LIST 01 1201	wi negisters
Address		Register name	Function
0x4340	I2CM_EN	I ² C Master Enable Register	Enables the I ² C master module.
0x4342	I2CM_CTL	I ² C Master Control Register	Controls the I ² C master operation and indicates transfer status.
0x4344	I2CM_DAT	I ² C Master Data Register	Transmit/receive data
0x4346	I2CM_ICTL	I ² C Master Interrupt Control Register	Controls the I ² C master interrupt.

Table 20.7.1 List of I2CM Registers

The I2CM module registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

I²C Master Enable Register (I2CM_EN)

Register name	Address	Bit	Name	Function	Se	etting	Init.	R/W	Remarks
I ² C Master	0x4340	D15–1	-	reserved		-	-	-	0 when being read.
Enable Register	(16 bits)								
(I2CM_EN)		D0	I2CMEN	I ² C master enable	1 Enable	0 Disable	0	R/W	

D[15:1] Reserved

D0 I2CMEN: I²C Master Enable Bit

Enables or disables I2CM module operation. 1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting I2CMEN to 1 starts the I2CM module operation, enabling data transfer. Setting I2CMEN to 0 stops the I2CM module operation.

I²C Master Control Register (I2CM_CTL)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks
I ² C Master	0x4342	D15-10	-	reserved		_		-	-	0 when being read.
Control Register	(16 bits)	D9	RBUSY	Receive busy flag	1	Busy	0 Idle	0	R	
(I2CM_CTL)		D8	TBUSY	Transmit busy flag	1	Busy	0 Idle	0	R	
		D7–5	-	reserved		_		-	-	0 when being read.
		D4	NSERM	Noise remove on/off	1	On	0 Off	0	R/W	
		D3–2	-	reserved		-		-	-	0 when being read.
		D1	STP	Stop control	1	Stop	0 Ignored	0	R/W	
		D0	STRT	Start control	1	Start	0 Ignored	0	R/W	

D[15:10] Reserved

D9 RBUSY: Receive Busy Flag Bit

Indicates the I2CM receiving status.

- 1 (R): Operating
- 0 (R): Standby (default)

RBUSY is set to 1 when the I2CM starts data receiving and is maintained at 1 while receiving is underway. It is cleared to 0 once reception is completed.

D8 TBUSY: Transmit Busy Flag Bit

Indicates the I2CM transmission status.

- 1 (R): Operating
- 0 (R): Standby (default)

TBUSY is set to 1 when the I2CM starts data transmission and is maintained at 1 while transmission is underway. It is cleared to 0 once transmission is completed.

D[7:5] Reserved

D4 NSERM: Noise Remove On/Off Bit

Turns the noise filter function on or off. 1 (R/W): On 0 (R/W): Off (default)

The I2CM module incorporates a function for filtering noise from the I2CM_SDA and I2CM_SCL pin input signals. This function is enabled by setting NSERM to 1. Note that using this function requires setting the I2CM_CLK clock (CLG_T8I output clock) frequency to 1/6 or less of PCLK_SOC.

D[3:2] Reserved

D1 STP: Stop Control Bit

Generates the stop condition.

1 (R/W): Stop condition generated

0 (R/W): Ineffective (default)

By setting STP to 1, the I2CM module generates the stop condition by pulling up the I²C bus SDA line from low to high with the SCL line maintaining at high. The I²C bus subsequently becomes free. Note that the stop condition will be generated only if STP is 1 and TXE/I2CM_DAT register, RXE/I2CM_DAT register, RXE/I2CM_DAT register, and STRT are set to 0 when data transfer is completed (including ACK transfer). STP is automatically reset to 0 if the stop condition is generated.

D0 STRT: Start Control Bit

Generates the start condition.

1 (R/W): Start condition generated

0 (R/W): Ineffective (default)

By setting STRT to 1, the I2CM module generates the start condition by pulling down the I²C bus SDA line to low with SCL line maintaining at high.

The repeated start condition can be generated by setting STRT to 1 when the I²C bus is busy.

STRT is automatically reset to 0 once the start condition or repeated start condition is generated. The I²C bus subsequently becomes busy.

I²C Master Data Register (I2CM_DAT)

Register name	Address	Bit	Name	Function	Setting			3	Init.	R/W	Remarks
I ² C Master	0x4344	D15-12	-	reserved	-				-	-	0 when being read.
Data Register	(16 bits)	D11	RBRDY	Receive buffer ready flag	1	Ready	0	Empty	0	R	
(I2CM_DAT)		D10	RXE	Receive execution	1	Receive	0	Ignored	0	R/W	
		D9	ТХЕ	Transmit execution	1	Transmit	0	Ignored	0	R/W	
		D8	RTACK	Receive/transmit ACK	1	Error	0	ACK	0	R/W	
		D7–0	RTDT[7:0]	Receive/transmit data	0x0 to 0xff		0x0	R/W			
				RTDT7 = MSB							
				RTDT0 = LSB							

D[15:12] Reserved

D11 RBRDY: Receive Buffer Ready Flag Bit

Indicates the receive buffer status.

- 1 (R): Receive data exists
- 0 (R): No receive data (default)

The RBRDY flag becomes 1 when the data received in the shift register is loaded to RTDT[7:0] and reverts to 0 when the receive data is read out from RTDT[7:0]. Interrupts can also be generated once the flag value becomes 1.

Note: Use the RBUSY flag when awaiting reception using polling. The RBRDY flag cannot be used to await reception with polling. For more information on awaiting reception control procedures using polling, refer to "Data reception control" in Section 20.5.

D10 RXE: Receive Execution Bit

Receives 1 byte of data. 1 (R/W): Data reception start 0 (R/W): Ineffective (default)

Setting RXE to 1 and TXE to 0 starts receiving for 1 byte of data. RXE can be set to 1 for subsequent reception, even if the slave address is being sent or data is being received. RXE is reset to 0 as soon as D6 is loaded to the shift register.

D9 TXE: Transmit Execution Bit

Transmits 1 byte of data. 1 (R/W): Data transmission start 0 (R/W): Ineffective (default)

Transmission is started by setting the transmit data to RTDT[7:0] and writing 1 to TXE. TXE can be set to 1 for subsequent transmission, even if the slave address or data is being sent. TXE is reset to 0 as soon as the data set in RTDT[7:0] is transferred to the shift register.

D8 RTACK: Receive/Transmit ACK Bit

When transmitting data Indicates the response bit status. 1 (R/W): Error (NAK) 0 (R/W): ACK (default)

RTACK becomes 0 when ACK is returned from the slave after 1 byte of data is sent, indicating that the slave has received the data correctly. If RTACK is 1, the slave device is not operating or the data was not received correctly.

When receiving data

Sets the response bit sent to the slave.

1 (R/W): Error (NAK) 0 (R/W): ACK (default)

To return an ACK after data has been received, RTACK should be set to 0 before the I2CM module sends the response bit. To return a NAK, set RTACK to 1.

D[7:0] RTDT[7:0]: Receive/Transmit Data Bits

When transmitting data

Sets the transmit data. (Default: 0x0)

Data transmission is started by setting TXE to 1. If a slave address or data is currently being transmitted, transmission begins once the previous transmission is completed. Serial converted data is output from the I2CM_SDA pin with MSB leading and bits set to 0 as low level. A cause of transmit buffer empty interrupt is generated as soon as the data written to this register is transferred to the shift register, after which the subsequent transmission data can be written.

When receiving data

The received data can be read out. (Default: 0x0)

Data reception is started by setting RXE to 1. If a slave address is currently being transmitted or data is currently being received, the new reception starts once the previous data has been transferred. The RBRDY flag is set and a cause of receive buffer full interrupt generated as soon as reception is completed and the shift register data is transferred to this register. Data can then be read until the subsequent data has been received. If the subsequent data is received before this register is read out, the contents are overwritten by the most recent received data. Serial data input from the I2CM_SDA pin with MSB leading is converted to parallel, with the high level bit set to 1 and the low level bit set to 0, then loaded to this register.

I²C Master Interrupt Control Register (I2CM_ICTL)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
I ² C Master	0x4346	D15–2	-	reserved	Γ		-		-	_	0 when being read.
Interrupt	(16 bits)	D1	RINTE	Receive interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D0	TINTE	Transmit interrupt enable	1	Enable	0	Disable	0	R/W	
(I2CM_ICTL)											

D[15:2] Reserved

D1 RINTE: Receive Interrupt Enable Bit

Enables or disables I2CM receive buffer full interrupts.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting RINTE to 1 enables the output of I2CM interrupt requests to the ITC due to a receive data buffer full. These interrupt requests are generated when the data received in the shift register is transferred to RTDT[7:0]/I2CM_DAT register (when reception is completed).

I2CM interrupts are not generated by receive data buffer full if RINTE is set to 0.

D0 TINTE: Transmit Interrupt Enable Bit

Enables or disables I2CM transmit buffer empty interrupts.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting TINTE to 1 enables the output of I2CM interrupt requests to the ITC due to a transmit buffer empty. These interrupt requests are generated when the data written to RTDT[7:0] is transferred to the shift register.

I2CM interrupts are not generated by transmit buffer empty if TINTE is set to 0.

21 I²C Slave (I2CS)

21.1 I2CS Module Overview

The S1C17803 incorporates an I²C slave (I2CS) module for high-speed synchronized serial communications. The following shows the main features of I2CS:

- Operates as an I²C bus slave device.
- Supports standard (100 kbps) and fast (400 kbps) modes.
- Supports 7-bit addressing mode.
- Supports clock stretch function.
- Includes one-byte receive data buffer and one-byte transmit buffer.
- Includes a noise filter function to help improve the reliability of data transfers.
- Can generate transmit buffer empty, receive buffer full, and bus status interrupts.

Figure 21.1.1 shows the I2CS configuration.




Figure 21.1.1 I2CS Configuration

Note: The I2CS module does not support general call address and 10-bit address mode.

21.2 I2CS Input/Output Pins

Table 21.2.1 lists the I2CS pins.

Pin name	I/O	Qty	Function
I2CS_SDA	I/O	1	I2CS data input/output pin
			Inputs serial data from the I ² C bus. Also outputs serial data to the I ² C bus.
I2CS_SCL	I/O	1	I2CS clock input/output pin
			This pin inputs the SCL line status and outputs low level to the I2C bus when
			clock stretch.
#I2CS_BRST	1	1	I ² C bus free request input pin
			A low pulse input to this pin requests the I2CS to release the I2C bus. When the
			bus free request input has been enabled with software, a low pulse initializes the
			communication process of the I2CS module and sets the I2CS_SDA and I2CS_
			SCL pins into high impedance.

Table 21.2.1 List of I2CS Pins

The I2CS input/output pins (I2CS_SDA, I2CS_SCL, #I2CS_BRST) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as I2CS input/output pins. For detailed information on pin function switching, see the "I/O Ports (GPIO)" chapter.

S1C17803 TECHNICAL MANUAL

21.3 I²C Slave Clock

The I2CS module operates with the clock output from the external I²C master device by inputting it from the I2CS_SCL pin.

The I2CS module also uses the system clock (PCLK_SOC) for its operations. The PCLK_SOC frequency must be set eight-times or higher than the I2CS_SCL input clock frequency during data transfer. In standby status, use of the asynchronous address detection function allows the application to lower the PCLK_SOC clock frequency to reduce current consumption. For more information, see "Asynchronous address detection function" in Section 21.4.3.

21.4 Initializing I2CS

21.4.1 Reset

The I2CS module must be reset to initialize the communication process and to set the I^2C bus into free status (high impedance). The following shows two methods for resetting the module:

(1) Software reset

The I2CS module can be reset using SOFTRESET/I2CS_CTL register.

To reset the I2CS module, write 1 to SOFTRESET to place the I2CS module into reset status, then write 0 to SOFTRE-SET to release it from reset status. It is not necessary to insert a waiting time between writing 1 and 0.

The I2CS module initializes the I²C communication process and put the I2CS_SDA and I2CS_SCL pins into high-impedance to be ready to detect a start condition. Furthermore, the I2CS control bits except for SOFTRESET are initialized. Perform the software reset in the initial setting process before staring communication.

(2) Bus free request with an input from the #I2CS_BRST pin

The I2CS module can accept bus free requests via the #I2CS_BRST pin. The bus free request support is disabled by default. To enable this function, set BFREQ_EN/I2CS_CTL register to 1.

When this function is enabled, a low pulse (one system clock (PCLK) cycle is required. Two PCLK cycles or more pulse width is recommended) input to the #I2CS_BRST pin sets BFREQ/I2CS_STAT register to 1. This initializes the I²C communication process and puts the I2CS_SDA and I2CS_SCL pins into high-impedance. The control registers will not be initialized as distinct from the software reset described above.

Note: When BFREQ is set to 1 (an interrupt can be used for checking this status), perform a software reset and set the registers again.

21.4.2 Setting Slave Address

I²C devices have a unique slave address to identify each device.

The I2CS module supports 7-bit address (does not support 10-bit address), and the address of this module must be set to SADRS[6:0]/I2CS_SADRS register.

21.4.3 Optional Functions

The I2CS module has a clock stretch, asynchronous address detection, and noise filter optional functions selectable in the application program.

Clock stretch function

After data and ACK are transmitted or received, the slave device may issue a wait request to the master device until it is ready to transmit/receive by pulling the I²C bus SCL line down to low. The I2CS module supports this clock stretch function. The master device enters a standby state until the wait request is canceled (the SCL line goes high). The clock stretch function in this module is disabled by default. When using the clock stretch function, set CLKSTR_EN/I2CS_CTL register to 1 before starting data communication.

Note: When I2C slave module is slave transceiver mode, the data setup time with clock stretching (= the period from outputting the MSB of SDATA[7:0] on SDA1 pin to ending SCL1 Low hold) depends on the PCLK frequency.

Asynchronous address detection function

The I2CS module operation clock (PCLK_SOC) frequency must be set eight-times or higher than the transfer rate during data transfer. However, the PCLK_SOC frequency can be lowered to reduce current consumption if no other processing is required during standby for data transfer. The asynchronous address detection function is provided to detect the I²C slave address sent from the master in this status.

The asynchronous address detection function in this module is disabled by default. When using the asynchronous address detection function, set ASDET_EN/I2CS_CTL register to 1.

If the slave address sent from the master has matched with one that has been set in this I2CS module when the asynchronous address detection function has been enabled, the I2CS module generates a bus status interrupt and returns NAK to the I²C master to request for resending the slave address.

Set the PCLK_SOC frequency to eight-times or higher than the transfer rate and reset ASDET_EN to 0 in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. After the master generates a stop condition to put the I²C bus into free status, the asynchronous address detection function can be enabled again to lower the operating speed.

- **Notes:** When the asynchronous address detection function is enabled, the I²C bus signals are input without passing through the noise filter. Therefore, the slave address may not be detected in a high-noise environment.
 - When the asynchronous address detection function is enabled, data transfer cannot be performed even if the PCLK_SOC frequency is eight-times or higher than the transfer rate. Be sure to disable the asynchronous address detection function during normal operation.

Noise filter

The I2CS module includes a function to remove noise from the I2CS_SDA and I2CS_SCL input signals. This function is enabled by setting NF_EN/I2CS_CTL register to 1.

21.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Initialize the I2CS module. See Section 21.4.
- (2) Set the interrupt conditions to use I2CS interrupt. See Section 21.6.
- **Note**: Make sure that the I2CS module is disabled (I2CSEN/I2CS_CTL register = 0) before setting the conditions above.

Enabling data transfers

First, set I2CSEN/I2CS_CTL register to 1 to enable I2CS operation. This makes the I2CS in ready-to-transmit/ receive status in which a start condition can be detected.

Note: Do not set the I2CSEN bit to 0 while the I2CS module is transmitting/receiving data.

Starting data transfer

To start data transmission/reception, set COM_MODE/I2CS_CTL register to 1 to enable data communications. When the slave address for this module that has been sent from the master is received after a start condition is detected, the I2CS module returns an ACK (I2CS_SDA = low) and starts operating for data reception or data transmission according to the transfer direction bit that has been received with the slave address.

When COM_MODE is 0 (default), the I2CS module does not send back a response if the master has sent the slave address of this module (it is regarded as that the I2CS module has returned a NAK to the master).




Figure 21.5.1 Receiving Slave Address and Data Direction Bit

When a start condition is detected, BUSY/I2CS_ASTAT register is set to 1 to indicate that the I²C bus is put into busy status. When the slave address of this module is received, SELECTED/I2CS_ASTAT register is set to 1 to indicate that this module has been selected as the I²C slave device. STOP condition detection clears BUSY. STOP or Repeated START condition detection clears SELECTED.

The value of the transfer direction bit is set to R/W/I2CS_ASTAT register, so use R/W to select the transmit- or receive-handling.

If the slave address of this module is detected when the asynchronous address detection function has been enabled, ASDET/I2CS_STAT register is set to 1. The I2CS module generates a bus status interrupt and returns NAK to the I²C master to request for resending the slave address. Set the PCLK_SOC frequency to eight-times or higher than the transfer rate and disable the asynchronous address detection function in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. ASDET can be cleared by writing 1.

Data transmission

The following describes a data transmission procedure.

The I2CS module starts data transmission process when both SELECTED and R/W are set to 1. It sets TXEMP/ I2CS_ASTAT register to 1 to issue a request to the application program to write transmit data. Write transmit data to SDATA[7:0]/I2CS_TRNS register.

When setting the first transmit data after this module has been selected as the slave device, follow the precautions described below.

When the clock stretch function is disabled (default)

Transmit data must be written to SDATA[7:0] within 1 cycle of the I²C clock (I2CS_SCL input clock) after TXEMP has been set to 1. This time is not enough for data preparation, so write transmit data before TX-EMP has been set to 1. If the previous transmit data is still stored in SDATA[7:0], it is overwritten with the new data to be transferred. Therefore, the clear operation (see below) using TBUF_CLR is unnecessary.

When the clock stretch function is enabled

The master device is placed into wait status by the clock stretch function, so transmit data can be written after TXEMP is set. However, if the previous transmit data is still stored in SDATA[7:0], it will be sent immediately after TXEMP has been set. In order to avoid this problem, clear the I2CS_TRNS register using TBUF_CLR/I2CS_CTL register before this module is selected as the slave device. The I2CS_TRNS register is cleared by writing 1 to TBUF_CLR then writing 0 to it.

It is not necessary to clear the I2CS_TRNS register if the first transmit data is written before TXEMP has been set.

For writing transmit data other than the first time, use an interrupt that can be generated when TXEMP is set to 1. TXEMP is also set to 1 when the transmit data written to SDATA[7:0] is loaded to the sift register during transmission. TXEMP is cleared by writing transmit data to SDATA[7:0].

When the clock stretch function is disabled (default)

When the clock stretch function has been disabled, data must be written to the I2CS_TRNS register within 7 cycles of the I²C clock (I2CS_SCL input clock) from TXEMP being set to 1.


If data has not been written in this period, the current register value (previous transmit data) will be sent.

In this case, TXUDF/I2CS_STAT register is set to 1 to indicate that invalid data has been sent. An interrupt can be generated when TXUDF is set to 1, so an error handling should be performed in the interrupt handler routine. TXUDF is cleared by writing 1.

When the clock stretch function is enabled

When the clock stretch function has been enabled, the I2CS module pulls down the I2CS_SCL pin to low to generate a clock stretch (wait) status until transmit data is written to the I2CS_TRNS register.

Transmit data bits are output from the I2CS_SDA pin in sync with the I2CS_SCL input clock sent from the master. The MSB is output first. After the eight bits has been output, the master sends back an ACK or NAK in the ninth clock cycle.



The ACK bit indicates that the master could receive data. It is also a transmit request bit, therefore, the next transmit data must be written in advance. Receiving an ACK generates a clock stretch status when the clock stretch function has been enabled, so data can be written after an ACK is received.

A NAK will be returned from the master if the master could not receive data or when the master terminates data reception. In this case a clock stretch status is not generated even if the clock stretch function has been enabled. Read DA_NAK/I2CS_STAT register to check if an ACK is returned or if a NAK is returned. DA_NAK is set to 0 when an ACK is returned or set to 1 when a NAK is returned. An interrupt can be generated when DA_NAK is set to 1, so an error or termination handling can be performed in the interrupt handler routine. DA_NAK is cleared by writing 1.

The SDA line status during data transmission is input in the module and is compare with the output data. The comparison results are set to DMS/I2CS_STAT register. DMS is set to 0 when data is output correctly. If the SDA line status is different from the output data, DMS is set to 1. This may be caused by a low pull-up resistor value or another device that is controlling the SDA line. An interrupt can be generated when DMS is set to 1, so an error handling can be performed in the interrupt handler routine. DMS is cleared by writing 1.

- Note: When this I2CS responds with NAK to the address the master send out with all of the following three conditions are met, the master must keep at least 33 μs interval before more transmission to the different address. (Except when the transmission is for this I2CS slave address.)
 - 1. Transmission rate is 320kbp or up.
 - 2. Asynchronous address detection is enabled.
 - 3. This I2CS is waiting data with OSC1 selected as the operation clock (PCLK).

Data reception

The following describes a data receive procedure.

The I2CS module starts data receiving process when SELECTED is set to 1 and R/W is set to 0. The received data bits are input from the I2CS_SDA pin in sync with the I2CS_SCL input clock sent from the master. When the eight-bit data (MSB first) is received in the shift register, the received data is loaded to RDATA[7:0]/I2CS_ RECV register.

When the received data is loaded to RDATA[7:0], RXRDY/I2CS_ASTAT register is set to 1 to issue a request to the application program to read RDATA[7:0]. An interrupt can be generated when RXRDY is set to 1, so the received data should be read in the interrupt handler routine. RXRDY is cleared by reading the received data.

When the clock stretch function is disabled (default)

When the clock stretch function has been disabled, data must be read from the I2CS_RECV register within 7 cycles of the I²C clock (I2CS_SCL input clock) from RXRDY being set to 1.

When the clock stretch function is enabled

When the clock stretch function has been enabled, the I2CS module pulls down the I2CS_SCL pin to low to generate a clock stretch (wait) status until the received data is read from the I2CS_RECV register.

If the next data has been received without reading the received data, RDATA[7:0] will be overwritten. In this case, RXOVF/I2CS_STAT register is set to 1 to indicate that the received data has been overwritten. An interrupt can be generated when RXOVF is set to 1, so an error handling should be performed in the interrupt handler routine. RXOVF is cleared by writing 1.

To return NAK during data reception

During data reception (master transmission), the I2CS module sends back an ACK (I2CS_SDA = low) every time an 8-bit data has been received (by default setting). The response code can be changed to NAK (I2CS_SDA = Hi-Z) by setting NAK_ANS/I2CS_CTL register. An ACK will be sent when NAK_ANS is 0 or a NAK will be sent when NAK_ANS is set to 1.

NAK_ANS should be set within 7 cycles of the I²C clock (I2CS_SCL input clock) after RXRDY has been set to 1 by receiving data just prior to one required for returning NAK.






Figure 21.5.3 NAK_ANS Setting and NAK Response Timing

End of data transfer (detecting stop condition)

Data transfers will be terminated when the master generates a stop condition. The stop condition is a state in which the SDA line is pulled up from low to high with the SCL line maintained at high.






If a stop condition is detected while the I2CS module is selected as the slave device (SELECTED = 1), the I2CS module sets DA_STOP/I2CS_STAT register to 1. At the same time, it sets the I2CS_SDA and I2CS_SCL pins into high-impedance and initializes the I²C communication process to enter standby state that is ready to detect the next start condition. Also SELECTED and BUSY are reset to 0.

An interrupt can be generated when DA_STOP is set to 1, so a communication terminating process should be performed in the interrupt handler routine. DA_STOP is cleared by writing 1.

Disabling data transfer

After data transfer has finished, write 0 to the COM_MODE/I2CS_CTL register to disable data transfer. Always make sure that BUSY and SELECTED are 0 before disabling data transfer. To deactivate the I2CS module, set I2CSEN/I2CS_CTL register to 0.

Timing charts





Rece

Interrupt

Re

/e interrup

Bus status interrupt

21.6 I2CS Interrupts

The I2CS module includes a function for generating the following three different types of interrupts.

- Transmit interrupt
- Receive interrupt
- Bus status interrupt

The I2CS module outputs one interrupt signal shared by the three above interrupt causes to the interrupt controller (ITC).

Transmit interrupt

When the transmit data written to SDATA[7:0]/I2CS_TRNS register is sent to the shift register, TXEMP/I2CS_ASTAT register is set to 1 and an interrupt signal is output to the ITC. An interrupt occurs if other interrupt conditions are satisfied. This interrupt can be used to write the next transmit data to SDATA[7:0].

Set TXEMP_IEN/I2CS_ICTL register to 1 when using this interrupt. If TXEMP_IEN is set to 0 (default), interrupt requests by this cause will not be sent to the ITC.

Receive interrupt

When the received data is loaded to RDATA[7:0]/I2CS_RECV register, RXRDY/I2CS_ASTAT register is set to 1 and an interrupt signal is output to the ITC. An interrupt occurs if other interrupt conditions are satisfied. This interrupt can be used to read the received data from RDATA[7:0].

Set RXRDY_IEN/I2CS_ICTL register to 1 when using this interrupt. If RXRDY_IEN is set to 0 (default), interrupt requests by this cause will not be sent to the ITC.

Bus status interrupt

The I2CS module provides the status bits listed below to represent the transmit/receive and I^2C bus statuses (see Section 21.5 for details of each function).

- 1. ASDET/I2CS_STAT register: This bit is set to 1 when the slave address is detected by the asynchronous address detection function.
- 2. TXUDF/I2CS_STAT register: This bit is set to 1 when a transmit operation has started before transmit data is written. (When the clock stretch function is disabled)
- 3. DA_NAK/I2CS_STAT register: This bit is set to 1 when a NAK is returned from the master during transmission.
- DMS/I2CS_STAT register: This bit is set to 1 when the SDA line status is different from transfer data. DMS will also be set to 1 when another slave device issues ACK to this I²C slave address (when ASDET_ EN/I2CS_CTL register = 0).
 - Note: When the master device of the I²C bus, which has multiple slave devices connected including this IC, starts communication with another slave device, the I2CS module issues NAK in response to the sent slave address. On the other hand, the selected slave device issues ACK. Therefore, DMS may be set due to a difference between the output value of this IC and the SDA line status. When SELECTED/I2CS_ASTAT register is set to 0, you can ignore DMS without a problem even if it is set to 1 as there is a difference in the response code (ACK/NAK) from the selected slave device.

When the I2CS module is placed into asynchronous address detection mode, a DMS does not occur as in the condition above.

- 5. RXOVF/I2CS_STAT register: This bit is set to 1 when the next data has been received before the received data is read (the received data is overwritten). (When the clock stretch function is disabled)
- 6. BFREQ/I2CS_STAT register: This bit is set to 1 when a bus free request is accepted.
- 7. DA_STOP/I2CS_STAT register: This bit is set to 1 if a stop condition or a repeated start condition is detected while this module is selected as the slave device.

When one of the bits listed above is set to 1, BSTAT/I2CS_STAT register is set to 1 and an interrupt signal is

output to the ITC. An interrupt occurs if other interrupt conditions are satisfied. This interrupt can be used to perform an error or terminate handling.

Set BSTAT_IEN/I2CS_ICTL register to 1 when using this interrupt. If BSTAT_IEN is set to 0 (default), interrupt requests by this cause will not be sent to the ITC.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

21.7 Control Register Details

Address		Register name	Function									
0x4360	I2CS_TRNS	I ² C Slave Transmit Data Register	I ² C slave transmit data									
0x4362	I2CS_RECV	I ² C Slave Receive Data Register	I ² C slave receive data									
0x4364	I2CS_SADRS	I ² C Slave Address Setup Register	Sets the I ² C slave address.									
0x4366	I2CS_CTL	I ² C Slave Control Register	Controls the I ² C slave module.									
0x4368	I2CS_STAT	I ² C Slave Status Register	Indicates the I ² C bus status.									
0x436a	I2CS_ASTAT	I ² C Slave Access Status Register	Indicates the I ² C slave access status.									
0x436c	I2CS_ICTL	I ² C Slave Interrupt Control Register	Controls the I ² C slave interrupt.									

Table 21.7.1	List of I2CS	Registers
--------------	--------------	-----------

The I2CS module registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

I²C Slave Transmit Data Register (I2CS_TRNS)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I ² C Slave	0x4360	D15–8	-	reserved	_	-	-	0 when being read.
Transmit Data	(16 bits)	D7–0	SDATA[7:0]	I ² C slave transmit data	0–0xff	0x0	R/W	
Register								
(I2CS_TRNS)								

D[15:8] Reserved

D[7:0] SDATA[7:0]: I²C Slave Transmit Data Bits

Sets a transmit data in this register. (Default: 0x0)

The serial-converted data is output from the I2CS_SDA pin beginning with the MSB, in which the bits set to 0 are output as low-level signals. When the data set in this register is sent to the shift register, a transmit interrupt occurs. The next transmit data can be written to the register after that.

If the clock stretch function has been disabled, data must be written to this register within 7 cycles of the I²C clock (I2CS_SCL input clock) after a transmit interrupt has been occurred.

However, when setting the first transmit data after this module has been selected as the slave device, follow the precautions described below.

When the clock stretch function is disabled (default)

Transmit data must be written to SDATA[7:0] within 1 cycle of the I²C clock (I2CS_SCL input clock) after TXEMP has been set to 1. This time is not enough for data preparation, so write transmit data before TXEMP has been set to 1. If the previous transmit data is still stored in SDATA[7:0], it is overwritten with the new data to be transferred. Therefore, the clear operation (see below) using TBUF_CLR is unnecessary.

When the clock stretch function is enabled

The master device is placed into wait status by the clock stretch function, so transmit data can be written after TXEMP is set. However, if the previous transmit data is still stored in SDATA[7:0], it will be sent immediately after TXEMP has been set. In order to avoid this problem, clear the I2CS_TRNS register using TBUF_CLR/I2CS_CTL register before this module is selected as the slave device. The I2CS_TRNS register is cleared by writing 1 to TBUF_CLR then writing 0 to it. It is not necessary to clear the I2CS_TRNS register if the first transmit data is written before TX-EMP has been set.

I²C Slave Receive Data Register (I2CS_RECV)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I ² C Slave	0x4362	D15-8	-	reserved	_	-	-	0 when being read.
Receive Data	(16 bits)	D7–0	RDATA[7:0]	I ² C slave receive data	0–0xff	0x0	R	
Register (I2CS_RECV)								

D[15:8] Reserved

D[7:0] RDATA[7:0]: I²C Slave Receive Data Bits

The received data can be read from this register. (Default: 0x0)

The serial data input from the I2CS_SDA pin beginning with the MSB is converted into parallel data, with the high-level signals changed to 1 and the low-level signals changed to 0. The resulting data is stored in this register.

When a receive operation is completed and the data received in the shift register is loaded to this register, RXRDY/I2CS_ASTAT register is set and a receive interrupt occurs. Thereafter, the data can be read out.

When the clock stretch function has been disabled, data must be read from this register within 7 cycles of the I²C clock (I2CS_SCL input clock) after RXRDY is set to 1. If the next data has been received without reading the received data, this register will be overwritten with the newly received data.

I²C Slave Address Setup Register (I2CS_SADRS)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I ² C Slave	0x4364	D15–7	_	reserved	-	-	-	0 when being read.
Address Setup	(16 bits)	D6–0	SADRS[6:0]	I ² C slave address	0–0x7f	0x0	R/W	
Register								
(I2CS_SADRS)								

D[15:7] Reserved

D[6:0] SADRS[6:0]: I2CS Address Bits

Sets the slave address of the I2CS module to this register. (Default: 0x0)

I²C Slave Control Register (I2CS_CTL)

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
I ² C Slave	0x4366	D15–9	-	reserved		-	-		-	-	0 when being read.
Control Register	(16 bits)	D8	TBUF_CLR	I2CS_TRNS register clear	1	Clear state	0	Normal	0	R/W	
(I2CS_CTL)		D7	I2CSEN	I ² C slave enable	1	Enable	0	Disable	0	R/W	
		D6	SOFTRESET	Software reset	1	Reset	0	Cancel	0	R/W	
		D5	NAK_ANS	NAK answer	1	NAK	0	ACK	0	R/W	
		D4	BFREQ_EN	Bus free request enable	1	Enable	0	Disable	0	R/W	
		D3	CLKSTR_EN	Clock stretch On/Off	1	On	0	Off	0	R/W	
	[D2	NF_EN	Noise filter On/Off	1	On	0	Off	0	R/W	
	[D1	ASDET_EN	Async.address detection On/Off	1	On	0	Off	0	R/W	
		D0	COM_MODE	I ² C slave communication mode	1	Active	0	Standby	0	R/W	

D[15:9] Reserved

D8 TBUF_CLR: I2CS_TRNS Register Clear Bit

Clears the I2CS_TRNS register.

1 (R/W): Clear state

0 (R/W): Normal state (clear state cancellation) (default)

When TBUF_CLR is set to 1, the I2CS_TRNS register enters clear state. After that writing 0 to TBUF_ CLR returns the I2CS_TRNS register to normal state. It is not necessary to insert a waiting time between writing 1 and 0.

If a new transmission is started when the I2CS_TRNS register still stores data for the previous transmission that has already finished, the data will be sent when TXEMP/I2CS_ASTAT register is set. In order to avoid this problem, clear the I2CS_TRNS register using TBUF_CLR before starting transmission (before slave selection). The clear operation is not required if transmit data is written to the I2CS_ TRNS register before TXEMP is set to 1.

Data can be written to the I2CS_TRNS register even if it is placed into clear state (TBUF_CLR = 1).

Seiko Epson Corporation

However, this writing does not reset TXEMP to 0. Note that TXEMP is not reset to 0 when TBUF_CLR is set back to 0. Therefore, data must be written to the I2CS_TRNS register when TBUF_CLR = 0.

D7 I2CSEN: I²C Slave Enable Bit

Enables or disables operations of the I2CS module. 1 (R/W): Enabled 0 (R/W): Disabled (default)

When I2CSEN is set to 1, the I2CS module is activated and data transfer is enabled. When I2CSEN is set to 0, the I2CS module goes off.

D6 SOFTRESET: Software Reset Bit

Resets the I2CS module. 1 (R/W): Reset

0 (R/W): Cancel reset state (default)

To reset the I2CS module, write 1 to SOFTRESET to place the I2CS module into reset status, then write 0 to SOFTRESET to release it from reset status. It is not necessary to insert a waiting time between writing 1 and 0. The I2CS module initializes the I²C communication process and put the I2CS_SDA and I2CS_SCL pins into high-impedance to be ready to detect a start condition. Furthermore, the I2CS control bits except for SOFTRESET are initialized. Perform the software reset in the initial setting process before staring communication.

D5 NAK_ANS: NAK Answer Bit

Specifies the acknowledge bit to be sent after data reception. 1 (R/W): NAK 0 (R/W): ACK (default)

When an eight-bit data is received, the I2CS module sends back an ACK (I2CS_SDA = low) or a NAK (I2CS_SDA = Hi-Z). Either ACK or NAK should be specified using NAK_ANS within 7 cycles of the I²C clock (I2CS_SCL input clock) after RXRDY has been set to 1 by receiving the previous data.

D4 BFREQ_EN: Bus Free Request Enable Bit

Enables or disables I²C bus free requests by inputting a low pulse to the #I2CS_BRST pin. 1 (R/W): Enabled 0 (R/W): Disabled (default)

To accept I²C bus free requests, set BFREQ_EN to 1. When a bus free request is accepted, BFREQ/ I2CS_STAT register is set to 1. This initializes the I²C communication process and puts the I2CS_SDA and I2CS_SCL pins into high-impedance. The control registers will not be initialized in this process. When BFREQ_EN is set to 0, low pulse inputs to the #I2CS_BRST pin are ignored and BFREQ is not set to 1.

D3 CLKSTR_EN: Clock Stretch On/Off Bit

Turns the clock stretch function on or off. 1 (R/W): On 0 (R/W): Off (default)

After data and ACK are transmitted or received, the slave device may issue a wait request to the master device until it is ready to transmit/receive by pulling the I²C bus SCL line down to low. The I2CS module supports this clock stretch function. The master device enters a standby state until the wait request is canceled (the SCL line goes high). When using the clock stretch function, set CLKSTR_EN to 1 before starting data communication.

D2 NF_EN: Noise Filter On/Off Bit

Turns the noise filter on or off. 1 (R/W): On 0 (R/W): Off (default)

The I2CS module contains a function to remove noise from the I2CS_SDA and I2CS_SCL input signals. This function is enabled by setting NF_EN to 1.

D1 ASDET_EN: Async. Address Detection On/Off Bit

Turns the asynchronous address detection function on or off. 1 (R/W): On 0 (R/W): Off (default)

The I2CS module operation clock (PCLK_SOC) frequency must be set eight-times or higher than the transfer rate during data transfer. However, the PCLK_SOC frequency can be lowered to reduce current consumption if no other processing is required during standby for data transfer.

The asynchronous address detection function is provided to detect the I²C slave address sent from the master in this status. This function is enabled by setting ASDET_EN to 1. If the slave address sent from the master has matched with one that has been set in this I2CS module when the asynchronous address detection function has been enabled, the I2CS module generates a bus status interrupt and returns NAK to the I²C master to request for resending the slave address. Set the PCLK_SOC frequency to eight-times or higher than the transfer rate and reset ASDET_EN to 0 in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. After the master generates a stop condition to put the I²C bus into free status, the asynchronous address detection function can be enabled again to lower the operating speed.

- **Notes:** When the asynchronous address detection function is enabled, the I²C bus signals are input without passing through the noise filter. Therefore, the slave address may not be detected in a high-noise environment.
 - When the asynchronous address detection function is enabled, data transfer cannot be performed even if the PCLK_SOC frequency is eight-times or higher than the transfer rate. Be sure to disable the asynchronous address detection function during normal operation.

D0 COM_MODE: I²C Slave Communication Mode Bit

Enables or disables data communication. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Set COM_MODE to 1 to enable data communication after setting I2CSEN to 1 to enable I2CS operation. When COM_MODE is 0 (default), the I2CS module does not send back a response if the master has sent the slave address of this module (it is regarded as that the I2CS module has returned a NAK to the master).

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
I ² C Slave	0x4368	D15-8	-	reserved			-		-	-	0 when being read.
Status Register	(16 bits)	D7	BSTAT	Bus status transition	1	Changed	0	Unchanged	0	R	
(I2CS_STAT)		D6	-	reserved		_		-	-	0 when being read.	
		D5	TXUDF	Transmit data underflow	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
			RXOVF	Receive data overflow	1						
		D4	BFREQ	Bus free request	1	Occurred	0	Not occurred	0	R/W	
		D3	DMS	Output data mismatch	1	Error	0	Normal	0	R/W	
		D2	ASDET	Async. address detection status	1	Detected	0	Not detected	0	R/W	
		D1	DA_NAK	NAK receive status	1	NAK	0	ACK	0	R/W	
		D0	DA_STOP	STOP condition detect	1	Detected	0	Not detected	0	R/W	

I²C Slave Status Register (I2CS_STAT)

D[15:8] Reserved

D7 BSTAT: Bus Status Transition Bit

Indicates transition of the bus status.

- 1 (R): Changed
- 0 (R): Unchanged (default)

When one of the TXUDF/RXOVF, BFREQ, DMS, ASDET, DA_NAK, and DA_STOP bits is set to 1, BSTAT is also set to 1 and an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT_IEN/I2CS_ICTL register. This interrupt can be used to perform an error or terminate handling. BSTAT will be reset to 0 when the TXUDF/RXOVF, BFREQ, DMS, ASDET, DA_NAK, and DA_STOP bits are all reset to 0.

D6 Reserved

D5 TXUDF: Transmit Data Underflow Bit (for transmission) RXOVF: Receive Data Overflow Bit (for reception)

Indicates the transmit/receive data register status.

1 (R/W): Data underflow/overflow has been occurred

0 (R/W): Data underflow/overflow has not been occurred (default)

This bit is effective during transmission/reception when the clock stretch function is disabled. If a data transmission begins before transmit data is written to the I2CS_TRNS register, it is regarded as a transmit data underflow and TXUDF is set to 1. If the next data reception has completed before the received data is read from the I2CS_RECV register and the I2CS_RECV register value is overwritten with the newly received data, it is regarded as a data overflow and RXOVF is set to 1.

At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT_IEN/ I2CS_ICTL register. This interrupt can be used to perform an error handling.

After TXUDF/RXOVF is set to 1, it is reset to 0 by writing 1.

D4 BFREQ: Bus Free Request Bit

Indicates the I²C bus free request input status.

1 (R/W): Request has been issued

0 (R/W): Request has not been issued (default)

If BFREQ_EN/I2CS_CTL register has been set to 1 (bus free request enabled), a low pulse longer than five system clock (PCLK_SOC) cycles input to the #I2CS_BRST pin sets BFREQ to 1 and the bus free request is accepted. When a bus free request is accepted, the I2CS module initializes the I²C communication process and puts the I2CS_SDA and I2CS_SCL pins into high-impedance. The control registers will not be initialized in this process.

At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT_IEN/ I2CS_ICTL register. This interrupt can be used to perform an error handling.

After BFREQ is set to 1, it is reset to 0 by writing 1.

If BFREQ_EN is set to 0, low pulse inputs to the #I2CS_BRST pin are ignored and BFREQ is not set to 1.

D3 DMS: Output Data Mismatch Bit

Represents the results of comparison between output data and SDA line status.

1 (R/W): Error has been occurred

0 (R/W): Error has not been occurred (default)

The I²C bus SDA line status during data transmission is input in the module and is compared with the output data. The comparison results are set to DMS. DMS is set to 0 when data is output correctly. If the SDA line status is different from the output data, DMS is set to 1. This may be caused by a low pull-up resistor value or another device that is controlling the SDA line. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT_IEN/I2CS_ICTL register. This interrupt can be used to perform an error handling.

After DMS is set to 1, it is reset to 0 by writing 1.

Note: When the master device of the I²C bus, which has multiple slave devices connected including this IC, starts communication with another slave device, the I2CS module of this IC issues NAK in response to the sent slave address. On the other hand, the selected slave device issues ACK. Therefore, DMS may be set due to a difference between the output value of this IC and the SDA line status. When SELECTED/I2CS_ASTAT register is set to 0, you can ignore DMS without a problem even if it is set to 1 as there is a difference in the response code (ACK/ NAK) from the selected slave device.

When the I2CS module is placed into asynchronous address detection mode, a DMS does not occur as in the condition above.

D2 ASDET: Async. Address Detection Status Bit

Indicates the asynchronous address detection status.

- 1 (R/W): Detected
- 0 (R/W): Not detected (default)

The I2CS module operation clock (PCLK_SOC) frequency must be set eight-times or higher than the transfer rate during data transfer. However, the PCLK SOC frequency can be lowered to reduce current consumption if no other processing is required during standby for data transfer. The asynchronous address detection function is provided to detect the I²C slave address sent from the master in this status. ASDET is set to 1 if the slave address of the I2CS module is detected when the asynchronous address detection function has been enabled by setting ASDET_EN/I2CS_CTL register.

The I2CS module returns a NAK to the I²C master to request for resending the slave address. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT IEN/I2CS ICTL register. Set the PCLK SOC frequency to eight-times or higher than the transfer rate and reset ASDET_EN to 0 in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. After ASDET is set to 1, it is reset to 0 by writing 1.

D1 **DA NAK: NAK Receive Status Bit**

Indicates the acknowledge bit returned from the master. 1 (R/W): NAK 0 (R/W): ACK (default)

DA_NAK is set to 0 when an ACK is returned from the master after an eight-bit data has been sent. This indicates that the master could receive data. If DA_NAK is 1, it indicates that the master could not receive data or the master terminates data reception. At the same time DA_NAK is set to 1, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT_IEN/I2CS_ICTL register. This interrupt can be used to perform an error handling. After DA NAK is set to 1, it is reset to 0 by writing 1.

D0 DA_STOP: Stop Condition Detect Bit

Indicates that a stop condition or a repeated start condition is detected.

1 (R/W): Detected

0 (R/W): Not detected (default)

If a stop condition or a repeated start condition is detected while the I2CS module is selected as the slave device (SELECTED/I2CS_ASTAT register = 1), the I2CS module sets DA_STOP to 1. At the same time, I²C communication procedure shall be initialized.

When DA_STOP is set to 1, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT_IEN/I2CS_ICTL register. This interrupt can be used to perform a terminate handling. After DA_STOP is set to 1, it is reset to 0 by writing 1.

I²C Slave Access Status Register (I2CS_ASTAT)

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
I ² C Slave	0x436a	D15–5	-	reserved	_		-	-	0 when being read.		
Access Status	(16 bits)	D4	RXRDY	Receive data ready	1	Ready	0	Not ready	0	R	
Register		D3	TXEMP	Transmit data empty	1	Empty	0	Not empty	0	R	
(I2CS_ASTAT)		D2	BUSY	I ² C bus status	1	Busy	0	Free	0	R	
		D1	SELECTED	I ² C slave select status	1	Selected	0	Not selected	0	R	
		D0	R/W	Read/write direction	1	Output	0	Input	0	R	

D[15:5] Reserved

D4 **RXRDY: Receive Data Ready Bit**

Indicates that the received data is ready to read.

- 1 (R): Received data ready
- 0(R): No received data (default)

When the received data is loaded to the I2CS_RECV register, RXRDY is set to 1. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with RXRDY_IEN/I2CS_ICTL register. This interrupt can be used to read the received data from the I2CS_RECV register.

After RXRDY is set to 1, it is reset to 0 when the I2CS_RECV register is read.

D3 TXEMP: Transmit Data Empty Bit

Indicates that transmit data can be written.

- 1 (R): Transmit data empty (data can be written)
- 0 (R): Transmit data still stored (data cannot be written) (default)

When the transmit data written to the I2CS_TRNS register is sent, TXEMP is set to 1. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with TXEMP_IEN/I2CS_ICTL register. This interrupt can be used to write the next transmit data to the I2CS_TRNS register. After TXEMP is set to 1, it is reset to 0 when data is written to the I2CS_TRNS register.

D2 BUSY: I²C Bus Status Bit

Indicates the I²C bus status.

- 1 (R): Bus busy status
- 0 (R): Bus free status (default)

When the I2CS module detects a start condition or detects that the I2CS_SCL or I2CS_SDA signal goes low, BUSY is set to 1 to indicate that the I²C bus enters busy status. The slave select status whether this module is selected as the slave device or not does not affect the BUSY status. After BUSY is set to 1, it is reset to 0 when a STOP condition is detected.

D1 SELECTED: I²C Slave Select Status Bit

Indicates that this module is selected as the I²C slave device.

- 1 (R): Selected
- 0 (R): Not selected (default)

When the slave address that is set in this module is received, SELECTED is set to 1 to indicate that this module is selected as the I^2C slave device. After SELECTED is set to 1, it is reset to 0 when a stop condition or a repeated start condition is detected.

D0 R/W: Read/Write Direction Bit

Represents the transfer direction bit value.

- 1 (R): Output (master read operation)
- 0 (R): Input (master write operation) (default)

The transfer direction bit value that has been received with the slave address is set to R/W. Use R/W to select the transmit- or receive-handling.

I²C Slave Interrupt Control Register (I2CS_ICTL)

Register name	Address	Bit	Name	Function		Set	ing	Init.	R/W	Remarks
I ² C Slave	0x436c	D15–3	-	reserved		-	-	-	-	0 when being read.
Interrupt Control	(16 bits)	D2	BSTAT_IEN	Bus status interrupt enable	1	Enable	0 Disable	0	R/W	
Register		D1	RXRDY_IEN	Receive interrupt enable	1	Enable	0 Disable	0	R/W	
(I2CS_ICTL)		D0	TXEMP_IEN	Transmit interrupt enable	1	Enable	0 Disable	0	R/W	1

D[15:3] Reserved

D2 BSTAT_IEN: Bus Status Interrupt Enable Bit

Enables or disables the bus status interrupt.

1 (R/W): Enabled

0 (R/W): Disabled (default)

When BSTAT_IEN is set to 1, I²C bus status interrupt requests to the ITC are enabled. A bus status interrupt request occurs when BSTAT/I2CS_STAT register is set to 1. (See description of BSTAT.) When BSTAT_IEN is set to 0, a bus status interrupt will not be generated.

D1 RXRDY_IEN: Receive Interrupt Enable Bit

Enables or disables the I2CS receive interrupt. 1 (R/W): Enabled 0 (R/W): Disabled (default) When RXRDY_IEN is set to 1, I2CS receive interrupt requests to the ITC are enabled. A receive interrupt request occurs when the data received in the shift register is loaded to the I2CS_RECV register (receive operation completed). When RXRDY_IEN is set to 0, a receive interrupt will not be generated.

D0 TXEMP_IEN: Transmit Interrupt Enable Bit

Enables or disables the I2CS transmit interrupt. 1 (R/W): Enabled

0 (R/W): Disabled (default)

When TXEMP_IEN is set to 1, I2CS transmit interrupt requests to the ITC are enabled. A transmit interrupt request occurs when the data written to the I2CS_TRNS register is transferred to the shift register. When TXEMP_IEN is set to 0, a transmit interrupt will not be generated.


$22 I^2S$

22.1 I²S Module Overview

The S1C17803 has a built-in I²S module that outputs PCM data in the I²S (Inter-IC Sound) format. An audio output circuit can be simply configured by connecting external devices such as an audio DAC to the I²S bus. The following shows the features of the I²S module:

- Operates as an I²S master device.
- Generates the bit clock, word-select clock, and master clock.
- Supports 16-bit PCM data resolution.
- A 16-byte transmit FIFO (16 bits \times 2 channels \times 4) is included.
- Stereo, mono (L and R), and mute modes are software selectable.
- FIFO data empty (half empty, whole empty, or one empty) can issue an interrupt request.
- FIFO one empty interrupt cause can invoke DMA.
- Clock polarity is software configurable.
- Data shift direction (MSB first/LSB first) is software selectable.
- Supports I²S mode, left justified mode, and right justified mode.

Figure 22.1.1 shows the configuration of the I²S module.



22.2 I²S Output Pins

Table 22.2.1 lists the I²S pins.

Table 22.2.1	List of I ² S	Pins
--------------	--------------------------	------

Pin name	I/O	Qty	Function
I2S_SDO	0	1	I ² S data output pin
			Outputs serial PCM data.
I2S_WS	0	1	I ² S word-select signal (LRCLK) output pin
			Outputs the word-select signal that indicates the channel (L or R) of the data be-
			ing output.
I2S_SCK	0	1	I ² S synchronous clock (bit clock) output pin
			Outputs the synchronous clock (bit clock) for serial data.
I2S_MCLK	0	1	I ² S master clock output pin
			Outputs the I ² S master clock.

The I²S output pins (I2S_SDO, I2S_WS, I2S_SCK, I2S_MCLK) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as I²S output pins.

For detailed information on pin function switching, see the "I/O Ports (GPIO)" chapter.

22.3 I²S Module Operating Clock

The I²S module use PCLK1 (= system clock) generated by the CMU as the operating clock. For more information on the PCLK1 supply control, see the "Clock Management Unit (CMU)" chapter.

22.4 Setting the I²S Module

When performing data transfers via the I²S bus, the following settings must be made before data transfer is actually begun:

- 1. Setting the output pins
- 2. Setting the I²S interface clocks
- 3. Setting the data format and timing
- 4. Setting interrupt or DMA conditions (see Section 22.6.)

The following describes the settings.

Note: Always make sure the I²S module is not started (I2SSTART/I2S_START register = 0) before these settings are made. A change of settings during operation may cause a malfunction.

Setting the output pins

Configure the port function select bits to enable the I²S output functions. For details of pin functions and how to switch over, see the "I/O Ports (GPIO)" chapter.

Setting the I²S interface clocks

The I²S module outputs the following three clocks:

- 1. I2S_MCLK (master clock)
- 2. I2S_SCK (bit clock)
- 3. I2S_WS (word-select clock)




Figure 22.4.1 I²S Interface Clocks

The following shows the configurable clock conditions and their control bits. For more information on clock setting, see Section 22.8, "Setting the I²S Clocks."

Division ratio for I2S_MCLK (master clock)

The I²S module generates I2S_MCLK to be output from the I2S_MCLK pin by dividing the PCLK1 (= system clock) generated by the CMU. Specify the division ratio using MCLKDIV[5:0]/I2S_DV_MCLK register.

	· · · · · ·
MCLKDIV[5:0]	I2S_MCLK
0x3f	PCLK1•1/64
0x3e	PCLK1•1/63
0x3d	PCLK1•1/62
:	:
0x2	PCLK1•1/3
0x1	PCLK1•1/2
0x0	PCLK1•1/1

Table 22.4.1 I2S_MCLK (Master Clock) Settings

(Default: 0x0)

Division ratio for I2S_SCK (bit clock)

The I²S module generates the bit clock to be output from the I2S_SCK pin by dividing PCLK1. Specify the division ratio using BCLKDIV[7:0]/I2S_DV_AUDIO_CLK register.

Bit clock (I2S_SCK)							
PCLK1•1/512							
PCLK1•1/510							
PCLK1•1/508							
:							
PCLK1•1/6							
PCLK1•1/4							
PCLK1•1/2							

Table 22.4.2	Bit Clock Settings
--------------	--------------------

(Default: 0x0)

The I²S bit clock frequency is calculated as below.

 $f_{12S_SCK} = \frac{f_{PCLK1}}{(BCLKDIV + 1) \times 2} [Hz]$ f_{12S_SCK: I²S bit clock frequency [Hz] f_{PCLK1: PCLK1 clock frequency [Hz] BCLKDIV: BCLKDIV[7:0] set value (0x0–0xff)

Sample clock (I2S_WS) period

The I²S generates the sample clock (word-select clock) to be output from the I2S_WS pin by counting the bit clock configured with BCLKDIV[7:0]. Specify the half cycle (a high or low level period) of the I2S_WS clock with the number of bit clock cycles using WSCLKCYC[4:0]/I2S_DV_AUDIO_CLK register.

	Die Clock Period Settings
WSCLKCYC[4:0]	Sample clock period (number of bit clock cycles)
0x1f-0x11	Reserved
0x10	32 clocks
Oxf	31 clocks
0xe	30 clocks
0xd	29 clocks
0xc	28 clocks
0xb	27 clocks
0xa	26 clocks
0x9	25 clocks
0x8	24 clocks
0x7	23 clocks
0x6	22 clocks
0x5	21 clocks
0x4	20 clocks
0x3	19 clocks
0x2	18 clocks
0x1	17 clocks
0x0	16 clocks

Table 22.4.3	Sample	Clock	Period	Settings
10010 22.4.0	Oumpie	01001	i unou	Counigo

(Default: 0x0)


The sampling clock frequency is calculated as below.

$$fs = \frac{f_{12S}SCK}{n \times 2} [Hz]$$

fs: Sampling clock frequency [Hz]

fi2s_sck: Bit clock frequency [Hz] (See Table 22.4.2.)

- n: Number of bit clocks selected by WSCLKCYC[4:0] (See Table 22.4.3.)
- **Note**: The value to be set to the WSCLKCYC[4:0] is not the number of audio data bits, but the number of bit clock cycles that is used to adjust the sample clock period. It must be equal to or greater than the number of audio data bits (16 bits).




(MSB first, I²S mode)

Figure 22.4.2 Sample Clock Period

Selecting the word clock mode

The I2S_WS signal represents the current output channel (L or R) with its level (low or high). Use WCLKMD/I2S_CTL register to select the relationship between the signal level and the L/R channel.



Data is shifted at the rising edge. The external DAC samples the data at the falling edge. Figure 22.4.4 Bit Clock Polarity

Setting the output data format and timing

Data format (MSB first/LSB first)

Use DTFORM/ I2S_CTL register to select either MSB first or LSB first as the data output direction. Setting DTFORM to 0 (default) selects MSB first and setting 1 selects LSB first.





Figure 22.4.5 Output Data

Signed/unsigned format

When right justified mode is selected as the data output timing condition, output data can be configured to the signed or unsigned format using DTSIGN/I2S_CTL register.

Setting DTSIGN to 0 (default) selects the unsigned format. The high-order bits that exceed the valid data size are set to 0. Setting 1 selects the signed format. The high-order bits that exceed the valid data size are set to the sign bit value (D15) of the valid data.

DTSIGN = 0 (default)



This setting is effective only in right justified mode. Set DTSIGN to 0 when another data output timing mode is selected.


Data output timing

Use DTTMG[1:0]/I2S_CTL register to select the data output timing.

Table 22.4.4 Data Output Timing						
DTTMG[1:0]	Data output timing mode					
0x3	Reserved					
0x2	Right justified mode					
0x1	Left justified mode					
0x0	I ² S mode					

(Default: 0x0)

When DTTMG[1:0] is set to 0x0 (default), I²S mode is selected. In this mode, the first bit of each data is output after one I2S_SCK clock delay from the I2S_WS signal edge.



MSB first, number of bit clock cycles = 18)

Figure 22.4.7 Data Output Timing 1 (I²S Mode)

When DTTMG[1:0] is set to 0x1, left justified mode is selected. In this mode, each data output starts at the I2S_WS signal edge.




Figure 22.4.8 Data Output Timing 2 (Left Justified Mode)

When DTTMG[1:0] is set to 0x2, right justified mode is selected. In this mode, output data is right justified to the I2S_WS signal edge.




Figure 22.4.9 Data Output Timing 3 (Right Justified Mode)

Note: When using right justified mode, the number of bit clock cycles (sample clock period) must be equal to or greater than [Data bit size + 2].

22.5 Data Output Control

The following shows audio data output procedure:

- 1. Set up the I^2S conditions as described in the previous section.
- 2. Set up the interrupt or DMA conditions as described in Section 22.6.
- 3. Set the output channel mode using CHMD[1:0]/I2S_CTL register.

CHMD[1:0]	Output channel mode	L channel	R channel
0x3	Mute	0	0
0x2	Mono (L)	Data output	0
0x1	Mono (R)	0	Data output
0x0	Stereo	Data output	Data output
	^		(D - ()) 00

(Default: 0x0)

The output channel mode can be switched even if data is being output. In this case, the mode changes after the current word output has finished.

The 16-bit register I2S_FIFO is used to write the output data to the FIFO. Up to four stereo data (16 bits \times 2 channels (L & R) \times 4) can be written to the FIFO. Before starting audio data output, fill the FIFO with the first four stereo data.

Use a 16-bit memory write (ld [%rb], %rs) instruction for writing data. Note that 8-bit and 24/32-bit memory write instructions cannot be used. When the DMAC is used for writing, 16-bit or 32-bit access can be specified.

First write L-channel data, then R-channel data. Both channel data must be written as a pair even if "mono" is selected as the output channel mode.

When four stereo data is written to the FIFO, the FIFO becomes full and I2SFIFOFF/I2S_FIFO_STAT register is set to 1. Note that the newest data of the FIFO is overwritten if data is written to I2S_FIFO in this status.

- 5. Write 1 to I2SOUTEN/I2S_CTL register to enable I²S output. When I2SOUTEN = 0, the I2S_MCLK and I2S_WS pins are fixed at 0. The I2S_SDO pin is left unchanged. The I2S_SCK pin is fixed at 0 (when BCLKPOL/I2S_CTL register = 0) or 1 (when BCLKPOL = 1). When I2SOUTEN is set to 1, all output pins enter standby status.
- 6. Write 1 to I2SSTART/I2S_START register to start output.

When I2SSTART is 0, the bit clock is stopped with pulled down to low. The word select clock is also stopped with pulled up to high if WCLKMD = 0 or pulled down to low if WCLKMD = 1.

When I2SSTART is set to 1, the I²S module loads one data (L & R) in the FIFO to the shift register and it starts serial output in sync with the I2S_WS signal.

The data in the shift register is shifted at the I2S_SCK clock edge and is output from the L channel first. When an output of one data (L & R) has finished, the next data is read out from the FIFO and the same operation repeats.


When the number of data according to the interrupt conditions has been read out from the FIFO, an interrupt can be generated.

When half empty interrupts are enabled, the I²S module generates an interrupt after two stereo data has been read out from the FIFO. In this case, write the next two stereo data (16 bits \times 2 channels (L & R) \times 2) to the FIFO.

When whole empty interrupts are enabled, the I²S module generates an interrupt after all data (four stereo data) has been read out from the FIFO. In this case, write the next four stereo data (16 bits \times 2 channels (L & R) \times 4) to the FIFO.

When one empty interrupts are enabled, the I²S module generates an interrupt after one stereo data has been read out from the FIFO. In this case, write the next one stereo data (16 bits \times 2 channels (L & R) \times 1) to the FIFO. This interrupt cause can also be used to invoke a DMA transfer.

Half empty interrupt



Whole empty interru	upt
I2SSTART	Start
I2SBUSY	
	Write 4 L & R data (1–4) Write 4 L & R data (5, 6, 7, 8) ↓ 5, 6, 7, 8
FIFO	Empty (1, 2, 3, 4) (2, 3, 4) (3, 4) (4) (E) (7, 8) (7, 8)
I2S_WS pin	1L 1R 2L 2R 3L 3R 4L 4R 5L 5R 6L 6R
FIFOSTAT[2:0]	0 1 2 3 4 2 3
I2SFIFOFF	
I2SFIFOEF	
Interrupt	↑ ↑
One empty interrup	t
I2SSTART	Start
I2SBUSY	Write 1 L & R data (5)
	Write 4 L & R data (1–4) Write 1 L & R data (6) \downarrow \downarrow \downarrow 2, 3, 4, 5 \downarrow 3, 4, 5, 6
FIFO	Empty (1, 2, 3, 4) (2, 3, 4) (3, 4, 5) (7) (4, 5, 6) (5, 6) (6) (Empty)
I2S_WS pin	1L 1R 2L 2R 3L 3R 4L 4R 5L 5R 6L 6R
FIFOSTAT[2:0]	0 1 2 3 2 3 2 3 4
I2SFIFOFF	
I2SFIFOEF	
Interrupt	Figure 22.5.1 FIFO Data and Interrupts

When the FIFO becomes empty, I2SFIFOEF/I2S_FIFO_STAT register is set to 1.

When data is written to the FIFO, I2SFIFOEF is reset to 0 and the data output continues.

Furthermore, the I^2S provides the status bits FIFOSTAT[2:0]/I2S_FIFO_STAT register that indicate the FIFO state machine.


FIFOSTAT[2:0]	State			
0x7–0x6	Reserved			
0x5	FLUSH: FIFO is flushing the remained audio data before it stops.			
0x4	EMPTY: FIFO is empty.			
0x3	LACK: FIFO is not full and not empty.			
0x2	FULL: FIFO is full.			
0x1	INIT: Initialize all four entries of FIFO.			
0x0	STOP: FIFO is idle.			

Table 22.5.2 Monitoring the FIFO State Machine

(Default: 0x0)

I2SBUSY/I2S_START register is set to 1 while data is being output. This flag can be used to check the output status.

- To stop output, write 0 to I2SSTART/I2S_START register. When I2SSTART is set to 0, the I²S module will stop data output after the remaining data stored in the FIFO are all output. When the I²S stops, I2SBUSY is reset to 0.
- To disable output, write 0 to I2SOUTEN/I2S_CTL register after writing 0 to I2SSTART to stop the current output.



* Output when mute or mono mode is selected

When mute mode is selected using CHMD[1:0]/I2S_CTL register, the I2S_SDO pin is fixed at 0. However, the FIFO and shift register run the same as stereo mode and three clock signals are output normally. Also in mono mode, the I2S_SDO pin is fixed at 0 during the output period for the unselected channel. The FIFO data is read out normally, therefore an interrupt caused by a FIFO empty occurs. If CHMD[1:0] is changed when data is being output, the mode changes after the current L & R data output has finished.

22.6 I²S Interrupt and DMA

This section describes the I2S interrupts and invoking DMA.

For more information on interrupt processing and DMA transfer, see the "Interrupt Controller (ITC)" chapter and the "DMA Controller (DMAC)" chapter, respectively.

22.6.1 Interrupts

The I²S module includes a function for generating the following three different types of interrupts.

- I²S FIFO whole empty interrupt
- I²S FIFO half empty interrupt
- I²S FIFO one empty interrupt

The I²S module outputs one interrupt signal shared by the three above interrupt causes to the interrupt controller (ITC). Inspect the interrupt flags to determine the interrupt cause occurred.

I²S FIFO whole empty interrupt

To use this interrupt, set WEIE/I2S_INT register to 1. If WEIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When all data (four stereo data) has been read from the FIFO to output, the I²S module sets WEIF/I2S_INT register to 1, indicating that the FIFO is empty. If whole empty interrupts are enabled (WEIE = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met. If WEIF is 1, the application program can fill the FIFO with four stereo data (16 bits \times 2 channels (L & R) \times 4).

I²S FIFO half empty interrupt

To use this interrupt, set HEIE/I2S_INT register to 1. If HEIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When a free space for two stereo data becomes available in the FIFO, the I²S module sets HEIF/I2S_INT register to 1. If half empty interrupts are enabled (HEIE = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met. If HEIF is 1, the application program can fill the FIFO with two stereo data (16 bits \times 2 channels (L & R) \times 2).

I²S FIFO one empty interrupt

To use this interrupt, set OEIE/I2S_INT register to 1. If OEIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When a free space for one stereo data becomes available in the FIFO, the I²S module sets OEIF/I2S_INT register to 1. If one empty interrupts are enabled (OEIE = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met. If OEIF is 1, the application program can fill the FIFO with one stereo data (16 bits \times 2 channels (L & R) \times 1).

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Note**: Fill the FIFO with four stereo data (16 bits \times 2 channels (L & R) \times 4) at the beginning of transfer via I²S (at the time of start by setting I2SSTART to 1) regardless of the interrupt condition.
 - When filling the FIFO before enabling the interrupt Write four stereo data to the FIFO, then enable the interrupt. When a FIFO empty interrupt occurs, the interrupt handler routine must write one, two or four stereo data to the FIFO according to the interrupt used.
 - When filling the FIFO after enabling the interrupt Just write one, two or four stereo data to the FIFO according to the interrupt used.

22.6.2 DMA Transfer

The cause of one empty interrupt can invoke a DMA. This allows continuous data output through DMA transfer between memory and the FIFO. The interrupt signal is output to both the ITC and DMAC. Therefore, DMA transfer can be performed without generating any I^2S interrupt.

The following lists the DMA channels that allow selection of the I²S one-empty interrupt cause as the trigger.

DMAC Ch.0: Used for L and R data transfer with single DMA, or L data transfer with dual DMA. DMAC Ch.1: Used for L and R data transfer with single DMA, or R data transfer with dual DMA. DMAC Ch.3: Used for L and R data transfer with single DMA.

Use one or two DMAC channels according to the audio data storing method.

When L-channel and R-channel audio data are sequentially stored in a memory area, use a DMAC channel and perform 32-bit data transfer to write both L (low-order 16 bits) and R (high-order 16 bits) data to the FIFO (fixed address 0x81510) for each DMA request. Note that 16-bit and 8-bit data transfer cannot be specified.

When L-channel and R-channel audio data are stored in different locations, use DMAC Ch.0 and Ch.1. In this case, perform 16-bit data transfer to write L-channel data to the FIFO (fixed address 0x81510) using DMAC Ch.0 and to write R-channel data to the FIFO (fixed address 0x81512) using Ch.1. The I²S one-empty DMA request is sent to DMAC Ch.0 and Ch.1 simultaneously. However, DMAC Ch.0 starts a DMA transfer first as it priority over Ch.1. Therefore, DMAC Ch.0 must be used for L-channel data transfer. Note that 8-bit and 32-bit data transfer cannot be specified when dual DMA channels are used.

For more information on DMA transfer, see the "DMA Controller (DMAC)" chapter.

22.7 Control Register Details

Address	Register name		Function			
0x81500	I2S_CTL	I ² S Control Register	Sets the I ² S output conditions.			
0x81504	I2S_DV_MCLK	I ² S Master Clock Division ratio Register	Configures the master clock.			
0x81506	I2S_DV_AUDIO_CLK	I ² S Audio Clock Division ratio Register	Configures the audio clock.			
0x81508	I2S_START	I ² S Start/Stop Register	Controls/indicates I ² S start/stop status.			
0x8150a	I2S_FIFO_STAT	I ² S FIFO Status Register	Indicates the FIFO status.			
0x8150c	I2S_INT	I ² S Interrupt Control Register	Controls I ² S interrupts.			
0x81510	I2S_FIFO	I ² S FIFO Register	L-channel output data			
0x81512			R-channel output data			

Table 22.7.1 List of I²S Registers

The following describes each I2S register. These are all 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

I²S Control Register (I2S_CTL)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
I ² S Control	0x81500	D15–9	-	reserved	_			-	-	0 when being read.	
Register (I2S_CTL)	(16 bits)	D8	DTSIGN	I ² S signed/unsigned data format select	1	Signed	0	Unsigned	0	R/W	
		D7	WCLKMD	I ² S output word clock mode select	1	L: High R: Low	0	L: Low R: High	0	R/W	
		D6	BCLKPOL	I ² S output bit clock polarity select	1	Negative	0	Positive	0	R/W	
		D5	DTFORM	I ² S output data format select	1	LSB first	0	MSB first	0	R/W	
		D4	12SOUTEN	I ² S output enable	1	Enable	0	Disable	0	R/W	
		D3–2	DTTMG[1:0]	I ² S output data timing select	_ C	DTTMG[1:0]	Т	iming mode	0x0	R/W	
						0x3		reserved			
						0x2	R	ight justified			
						0x1	ן ו	_eft justified			
						0x0		I ² S			
		D1–0	CHMD[1:0]	I ² S output channel mode select	(CHMD[1:0]	C	hannel mode	0x0	R/W	
						0x3		Mute			
						0x2		Mono left			
						0x1		Mono right			
						0x0		Stereo			

Note: All the data transfer conditions must be set using this register before setting I2SSTART/I2S_ START register to start data output from the I²S module.

D[15:9] Reserved

D8 DTSIGN: I²S Signed/Unsigned Data Format Select Bit


Selects the data format in right justified mode.

1 (R/W): Signed

0 (R/W): Unsigned (default)

Setting DTSIGN to 0 (default) selects the unsigned format. The high-order bits that exceed the valid data size are set to 0. Setting 1 selects the signed format. The high-order bits that exceed the valid data size are set to the sign bit value (D15) of the valid data.

This setting is effective only in right justified mode. Set DTSIGN to 0 when another data output timing mode is selected.



WCLKMD: I ² S Output Word Clock Mode Select Bit
Selects the I2S_WS output signal level for indicating a channel.
1 (R/W): High = L channel, Low = R channel 0 (R/W): High = R channel, Low = L channel (default)
WCLKMD = 0 (default)
I2S_WS0 (L channel) (R channel)
WCLKMD = 1
I2S_WS0 (L channel) (R channel)
Figure 22.7.2 Word Clock Mode
BCLKPOL: I ² S Output Bit Clock Polarity Select Bit
Selects the bit clock polarity.
1 (R/W): Negative
0 (R/W): Positive (default)
When BCLKPOL is 0, the I2S_SDO output changes at the falling edge of the I2S_SCK clock (clock) and the external DAC samples the data bit at the rising edge of I2S_SCK.
When BCLKPOL is set to 1, the I2S_SDO output changes at the rising edge of I2S_SCK and the ext
nal DAC samples the data bit at the falling edge of I2S_SCK.
BCLKPOL = 0 (default)
Data is shifted at the falling edge. The external DAC samples the data at the rising edge.
BCLKPOL = 1
I2S_SDO <u> </u>
Data is shifted at the rising edge. The external DAC samples the data at the falling edge. Figure 22.7.3 Bit Clock Polarity
DTFORM: I ² S Output Data Format Select Bit
Selects either MSB first or LSB first as the data output direction.
1 (R/W): LSB first
0 (R/W): MSB first (default)
I2S_SDO (D0 \ D15 \ D14 \ \ D2 \ D1 \ D0 \ D15 \ D14 \ \ D2 \ D1 \ D0
DTFORM = 1
I2S_WS
I2S_SDO (D15) D0) D1)) (D13) D14) D15) D0) D1) (D13) D14) D15
Figure 22.7.4 Output Data Format
I2SOUTEN: I ² S Output Enable Bit
Enables/disables output of the I ² S signals.
1 (P/W): Enable (on)

- 1 (R/W): Enable (on)
- 0 (R/W): Disable (off) (default)

When I2SOUTEN = 0, the I2S_MCLK and I2S_WS pins are fixed at 0. The I2S_SDO pin is left unchanged. The I2S_SCK pin is fixed at 0 (when BCLKPOL/I2S_CTL register = 0) or 1 (when BCLKPOL = 1).

When I2SOUTEN is set to 1, all output pins enter standby status.

D[3:2] DTTMG[1:0]: I²S Output Data Timing Select Bits


Selects the data bit output timing.

DTTMG[1:0]	Data output timing mode					
0x3	Reserved					
0x2	Right justified mode					
0x1	Left justified mode					
0x0	I ² S mode					
	(D - ()) 0 - 0)					

Table 22.7.2	Data	Output	Timina

(Default: 0x0)


When DTTMG[1:0] is set to 0x0 (default), I²S mode is selected. In this mode, the first bit of each data is output after one I2S_SCK clock delay from the I2S_WS signal edge.



(MSB first, number of bit clock cycles = 18)

Figure 22.7.5 Data Output Timing 1 (I²S Mode)

When DTTMG[1:0] is set to 0x1, left justified mode is selected. In this mode, each data output will start at the I2S_WS signal edge.



(MSB first, number of bit clock cycles = 18)

Figure 22.7.6 Data Output Timing 2 (Left Justified Mode)

When DTTMG[1:0] is set to 0x2, right justified mode is selected. In this mode, output data will be right justified to the I2S_WS signal edge.




Figure 22.7.7 Data Output Timing 3 (Right Justified Mode)

Note: When using right justified mode, the number of bit clock cycles (sample clock period) must be equal to or greater than [Data bit size + 2].

D[1:0] CHMD[1:0]: I²S Output Channel Mode Select Bits Selects the I²S output channel mode.

CHMD[1:0]	Output channel mode	L channel	R channel
0x3	Mute	0	0
0x2	Mono (L)	Data output	0
0x1	Mono (R)	0	Data output
0x0	Stereo	Data output	Data output
			(Default: 0x0

Table 22.7.3 Output Channel Mode Selection

The output channel mode can be switched even if data is being output. In this case, the mode changes after the current word output has finished.

When mute mode is selected, the I2S_SDO pin is fixed at 0. However, the FIFO and shift register run the same as stereo mode and three clock signals are output normally. Also in mono mode, the I2S_SDO pin is fixed at 0 during the output period for the unselected channel.

The FIFO data is read out normally, therefore an interrupt occurs.

I²S Master Clock Division Ratio Register (I2S_DV_MCLK)

Register name	Address	Bit	Name	Function	Sett	ing	Init.	R/W	Remarks
I ² S Master	0x81504	D15-6	-	reserved	-	-	-	-	0 when being read.
Clock Division	(16 bits)	D5–0	MCLKDIV	I2S_MCLK division ratio select	MCLKDIV[5:0]	I2S_MCLK	0x0	R/W	
Ratio Register			[5:0]		0x3f	PCLK1•1/64			
(I2S_DV_MCLK)					0x3e	PCLK1•1/63			
					0x3d	PCLK1•1/62			
					:	:			
					0x2	PCLK1•1/3			
					0x1	PCLK1•1/2			
					0x0	PCLK1•1/1			

D[15:6] Reserved

D[5:0] MCLKDIV[5:0]: I2S_MCLK Division Ratio Select Bits

Configures the I²S master clock (I2S_MCLK) to be output from the I2S_MCLK pin. The I²S module generates the I2S_MCLK by dividing the operating clock (PCLK1 generated by the CMU). Specify the division ratio using MCLKDIV[5:0].

I2S_MCLK							
PCLK1•1/64							
PCLK1•1/63							
PCLK1•1/62							
:							
PCLK1•1/3							
PCLK1•1/2							
PCLK1•1/1							

Table 22.7.4 I2S_MCLK	(Master Clock) Settings
-----------------------	-------------------------

(Default: 0x0)

I²S Audio Clock Division Ratio Register (I2S_DV_AUDIO_CLK)

Register name	Address	Bit	Name	Function	Sett	ing	Init.	R/W	Remarks
I ² S Audio Clock	0x81506	D15–13	-	reserved	-	-	-	-	0 when being read.
Division Ratio	(16 bits)	D12-8	WSCLKCYC	I ² S WS clock cycle setup	WSCLKCYC[4:0]	Clock period	0x0	R/W	-
Register			[4:0]		0x1f-0x11	reserved			
(I2S_DV_AUDIO					0x10	32 clocks			
CLK)					0xf	31 clocks			
_ ,					0xe	30 clocks			
					0xd	29 clocks			
					0xc	28 clocks			
					0xb	27 clocks			
					0xa	26 clocks			
					0x9	25 clocks			
					0x8	24 clocks			
					0x7	23 clocks			
					0x6	22 clocks			
					0x5	21 clocks			
					0x4	20 clocks			
					0x3	19 clocks			
					0x2	18 clocks			
					0x1	17 clocks			
					0x0	16 clocks			

I ² S Audio Clock	0x81506	D7–0	BCLKDIV	I ² S bit clock division ratio select	BCLKDIV[7:0]	Bit clock	0x0	R/W	
Division Ratio	(16 bits)		[7:0]		0xff	PCLK1•1/512			
Register					0xfe	PCLK1•1/510			
(I2S_DV_AUDIO					0xfd	PCLK1•1/508			
_CLK)					:	:			
					0x2	PCLK1•1/6			
			[0x1	PCLK1•1/4			
					0x0	PCLK1•1/2			

D[15:13] Reserved

D[12:8] WSCLKCYC[4:0]: I²S WS Clock Cycle Setup Bits

Specifies the sample clock (I2S_WS signal) period.

The I²S generates the sample clock to be output from the I2S_WS pin by counting the bit clock configured with BCLKDIV[7:0]. Specify the half cycle (a high or low level period) of the I2S_WS clock with the number of bit clock cycles using WSCLKCYC[4:0].

r of bit clock cycles) Reserved 32 clocks 31 clocks 30 clocks 29 clocks
32 clocks 31 clocks 30 clocks 29 clocks
31 clocks30 clocks29 clocks
30 clocks 29 clocks
29 clocks
00 als also
28 clocks
27 clocks
26 clocks
25 clocks
24 clocks
23 clocks
22 clocks
21 clocks
20 clocks
19 clocks
18 clocks
17 clocks

Table 22.7.5 Sample Clock Settings

(Default: 0x0)


The sampling clock frequency is calculated as below.

$$fs = \frac{f_{12}s_{SCK}}{n \times 2}$$
 [Hz]

fs: Sampling clock frequency [Hz]

fi2s_sck: Bit clock frequency [Hz] (See Table 22.7.6.)

- n: Number of bit clocks selected by WSCLKCYC[4:0] (See Table 22.7.5.)
- Note: The value to be set to the WSCLKCYC[4:0] is not the number of audio data bits, but the number of bit clock cycles that is used to adjust the sample clock period. It must be equal to or greater than the number of audio data bits (16 bits).



(MSB first, I²S mode)



D[7:0] BCLKDIV[7:0]: I²S Bit Clock Division ratio Select Bits

Configures the bit clock to be output.

The I²S module generates the bit clock to be output from the I2S_SCK pin of the I²S by dividing PCLK1. Specify the division ratio using BCLKDIV[7:0].

BCLKDIV[7:0]	Bit clock (I2S_SCK)
Oxff	PCLK1•1/512
Oxfe	PCLK1•1/510
0xfd	PCLK1•1/508
:	:
0x2	PCLK1•1/6
0x1	PCLK1•1/4
0x0	PCLK1•1/2

Table 22.7.6	Setting	Output	Bit Clock
		0	

(Default: 0x0)

The I²S bit clock frequency is calculated as below.

 $f_{12S_SCK} = \frac{f_{PCLK1}}{(BCLKDIV + 1) \times 2} [Hz]$

fı2s_sck: I²S bit clock frequency [Hz]

fPCLK1: PCLK1clock frequency [Hz]

BCLKDIV: BCLKDIV[7:0] set value (0x0–0xff)

I²S Start/Stop Register (I2S_START)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I ² S Start/Stop	0x81508	D15-8	-	reserved	-	-	-	0 when being read.
Register	(16 bits)	D7	I2SBUSY	I ² S busy flag	1 Busy 0 Idle	0	R	
(I2S_START)		D6–1	-	reserved	_	-	-	0 when being read.
		D0	I2SSTART	I ² S start/stop control	1 Start (run) 0 Stop	0	R/W	

D[15:8] Reserved

D7 I2SBUSY: I²S Busy Flag Bit

Indicates the data output status of the I²S module.

1 (R): Busy

0 (R): Idle (default)

I2SBUSY is set to 1 when the I²S starts data output and stays 1 while data is being output. This flag is cleared to 0 upon completion of the output operation.

D[6:1] Reserved

D0 I2SSTART: I2S Start/Stop Control Bit

Starts/stops data output of the I^2S .

1 (R/W): Start

0 (R/W): Stop (default)

Writing 1 to I2SSTART starts serial data transmission through the I2S_SDO pin.

Writing 0 to I2SSTART stops data transmission. Note, however, that the data currently stored in the FIFO will be continuously transmitted through the I2S_SDO pin until the FIFO becomes empty. After I2SSTART is set to 0, new transmit data cannot be written to the FIFO.

Note: Be sure to avoid altering the I2S_DV_MCLK and I2S_DV_AUDIO_CLK registers when I2SSTART is 1.

I²S FIFO Status Register (I2S_FIFO_STAT)

Register name	Address	Bit	Name	Function	Setting			R/W	Remarks
I ² S FIFO Status	0x8150a	D15–5	-	reserved	-	_			0 when being read.
Register (I2S_	(16 bits)	D4–2	FIFOSTAT	I ² S FIFO state machine	FIFOSTAT[2:0]	FIFOSTAT[2:0] State		R	
FIFO_STAT)			[2:0]		0x7–0x6	0x7–0x6 reserved			
					0x5	0x5 FLUSH			
					0x4	0x4 EMPTY			
					0x3	LACK			
					0x2	FULL			
					0x1	INIT			
					0x0	STOP			
		D1	I2SFIFOFF	I ² S FIFO full flag	1 Full	0 Not full	0	R	
		D0	I2SFIFOEF	I ² S FIFO empty flag	1 Empty	0 Not empty	1	R	

D[15:5] Reserved

D[4:2] FIFOSTAT[2:0]: I²S FIFO State Machine Bits

Indicates the transmit FIFO status.

Table 22.7.7	Monitoring the	e FIFO State Machine
	morning the	

FIFOSTAT[2:0]	State
0x7–0x6	Reserved
0x5	FLUSH: FIFO is flushing the remained audio data before it stops.
0x4	EMPTY: FIFO is empty.
0x3	LACK: FIFO is not full and not empty.
0x2	FULL: FIFO is full.
0x1	INIT: Initialize all four entries of FIFO.
0x0	STOP: FIFO is idle.

(Default: 0x0)

D1 I2SFIFOFF: I²S FIFO Full Flag Bit

Indicates whether the transmit FIFO is full or not.

- 1 (R): Full
- 0 (R): Not full (default)

I2SFIFOFF is set to 1 when the FIFO becomes full of the written data (16 bits \times 2 channels (L & R) \times 4) to indicate that no more data can be written.

I2SFIFOFF is reset to 0 when the stored data is read out to transmit.

D0 I2SFIFOEF: I²S FIFO Empty Flag Bit

Indicates whether the transmit FIFO is empty or not.

- 1 (R): Empty (default)
- 0 (R): Not empty

I2SFIFOEF is reset to 0 when a transmit data is written to the FIFO and is set to 1 when all the stored data have been transmitted.

I²S Interrupt Control Register (I2S_INT)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks			
I ² S Interrupt	0x8150c	D15-11	-	reserved		-		-	-	0 when being read.			
Control Register	(16 bits)	D10	WEIF	I2S FIFO whole empty int. flag	1	Cause of		Cause of	0	R/W	Reset by writing 1.		
(I2S_INT)		D9	HEIF	I ² S FIFO half empty interrupt flag			0 interrupt no		0	R/W			
		D8	OEIF	I ² S FIFO one empty interrupt flag	1	occurred	0	occurred	0	R/W			
		D7–3	-	reserved		-			_		-	-	0 when being read.
		D2	WEIE	I ² S FIFO whole empty int. enable	1	Enable 0		Disable	0	R/W			
		D1	HEIE	I ² S FIFO half empty int. enable	1	Enable	0	Disable	0	R/W			
		D0	OEIE	I ² S FIFO one empty int. enable	1	Enable	0	Disable	0	R/W			

D[15:11] Reserved

D10 WEIF: I²S FIFO Whole Empty Interrupt Flag Bit

Indicates whether the cause of I2S FIFO whole empty interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

When all data (four stereo data) has been read from the FIFO to transmit, the I²S module sets WEIF to 1, indicating that the FIFO is empty. If I²S FIFO whole empty interrupts are enabled (WEIE = 1), an interrupt request is sent simultaneously to the ITC. If WEIF is 1, the application program can fill the FIFO with four stereo data (16 bits \times 2 channels (L & R) \times 4). WEIF is reset by writing 1.

D9 HEIF: I²S FIFO Half Empty Interrupt Flag Bit

Indicates whether the cause of I²S FIFO half empty interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

When a free space for two stereo data becomes available in the FIFO, the I²S module sets HEIF to 1. If I²S FIFO half empty interrupts are enabled (HEIE = 1), an interrupt request is sent simultaneously to the ITC. If HEIF is 1, the application program can fill the FIFO with two stereo data (16 bits \times 2 channels (L & R) \times 2). HEIF is reset by writing 1.

D8 OEIF: I²S FIFO One Empty Interrupt Flag Bit

Indicates whether the cause of I²S FIFO one empty interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

When a free space for one stereo data becomes available in the FIFO, the I²S module sets OEIF to 1. If I²S FIFO one empty interrupts are enabled (OEIE = 1), an interrupt request is sent simultaneously to the ITC. If OEIF is 1, the application program can fill the FIFO with one stereo data (16 bits \times 2 channels (L & R) \times 1). OEIF is reset by writing 1.

D[7:3] Reserved

D2 WEIE: I²S FIFO Whole Empty Interrupt Enable Bit

Enables or disables I2S FIFO whole empty interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting WEIE to 1 enables I²S FIFO whole empty interrupt requests to the ITC. Setting it to 0 disables interrupts.

D1 HEIE: I²S FIFO Half Empty Interrupt Enable Bit

Enables or disables I²S FIFO half empty interrupts. 1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting HEIE to 1 enables I²S FIFO half empty interrupt requests to the ITC. Setting it to 0 disables interrupts.

D0 OEIE: I²S FIFO One Empty Interrupt Enable Bit

Enables or disables I2S FIFO one empty interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting OEIE to 1 enables I²S FIFO one empty interrupt requests to the ITC. Setting it to 0 disables interrupts.

I²S FIFO Register (I2S_FIFO)

Register name	Address	Bit	Name	Function	Setting		Setting Init. F		R/W	Remarks
I ² S FIFO	0x81510	D15-0	I2SFIFO	I ² S FIFO (L-channel output data)	0 to 0xffff	0x0	W	0 when being read.		
Register	(16 bits)		[15:0]					-		
(I2S_FIFO)	0x81512	D15–0		I ² S FIFO (R-channel output data)						
	(16 bits)									

D[15:0] I2SFIFO[15:0]: I2S FIFO (Output Data) Bits

Write output data to the FIFO through this address.

Up to four stereo data (16 bits \times 2 channels (L & R) \times 4) can be written to the FIFO. Before starting audio data output, fill the FIFO with the first four stereo data.

When writing data in the interrupt handler routine

When writing data in the interrupt handler routine, use a 16-bit memory write (ld [%rb], %rs) instruction. Note that 8-bit and 24/32-bit memory write instructions cannot be used.

First write L-channel data to address 0x81510, then R-channel data to address 0x81512. Both channel data must be written as a pair even if "mono" is selected as the output channel mode.

Write the first to fourth data to the same addresses (0x81510, 0x81512) without changing.

When writing data via DMAC

When L-channel and R-channel audio data are sequentially stored in a memory area, use a DMAC channel (Ch.0, Ch.1, or Ch.3) and perform 32-bit data transfer to write both L (low-order 16 bits) and R (high-order 16 bits) data to address 0x81510 (fixed) for each DMA request. Note that 16-bit and 8-bit data transfer cannot be specified.

When L-channel and R-channel audio data are stored in different locations, use DMAC Ch.0 and Ch.1. In this case, perform 16-bit data transfer to write L-channel data to address 0x81510 (fixed) using DMAC Ch.0 and to write R-channel data to address 0x81512 (fixed) using Ch.1. The I²S oneempty DMA request is sent to DMAC Ch.0 and Ch.1 simultaneously. However, DMAC Ch.0 starts a DMA transfer first as it priority over Ch.1. Therefore, DMAC Ch.0 must be used for L-channel data transfer. Note that 8-bit and 32-bit data transfer cannot be specified when dual DMA channels are used.

22.8 Setting the I²S Clocks

This section explains how to configure the I2S_MCLK, I2S_WS, and I2S_SCK clocks.

The following shows how to determine the clock setting values from the sampling rate. The example below assumes that the system clock frequency is 33 MHz and the sampling rate of audio data is 44.1 kHz.

The sample clock (I2S_WS) is in sync with the master clock (I2S_MCLK), so the following equation is formulated:

$$\frac{f_{12S}MCLK}{f_{12S}WS} = Integer$$

where fi2s_MCLK is the output master clock (I2S_MCLK) frequency and fi2s_ws is the sample clock (I2S_WS) frequency.

$$f_{125_MCLK} = \frac{33 \text{ MHz}}{\text{MCLKDIV}[5:0] + 1}$$
(eq1)
$$f_{12s_WS} = \frac{33 \text{ MHz}}{(\text{BCLKDIV}[7:0] + 1) \times 2 \times (\text{WSCLKCYC}[4:0] + 16) \times 2}$$
(eq2)
$$\frac{(\text{BCLKDIV}[7:0] + 1) \times 2 \times (\text{WSCLKCYC}[4:0] + 16) \times 2}{\text{MCLKDIV}[5:0] + 1} = \text{Integer}$$
(eq3)

MCLKDIV[5:0]	I2S_MCLK							
0x3f	PCLK1•1/64							
0x3e	PCLK1•1/63							
0x3d	PCLK1•1/62							
:	:							
0x2	PCLK1•1/3							
0x1	PCLK1•1/2							
0x0	PCLK1•1/1							
010								

Table 22.8.1 I2S_MCLK (Master Clock) Settings

Table 22.8.2 Bit Clock Settings

5
Bit clock (I2S_SCK)
PCLK1•1/512
PCLK1•1/510
PCLK1•1/508
:
PCLK1•1/6
PCLK1•1/4
PCLK1•1/2

Sample clock period				
(number of bit clock cycles)				
Reserved				
32 clocks				
31 clocks				
30 clocks				
29 clocks				
28 clocks				
27 clocks				
26 clocks				
25 clocks				
24 clocks				
23 clocks				
22 clocks				
21 clocks				
20 clocks				
19 clocks				
18 clocks				
17 clocks				
16 clocks				

The table below is made from Equitation 2 (eq2) using Excel.

	Table 22.8.4 List of Sample Clock Frequencies																		
	Α	В	С	D	E	F	G	Н	1	J	K	L	М	Ν	0	Р	Q	R	S
1	SysClk		WSCLKCYC[4:0]																
2	[kHz]	BCLKDIV[7:0]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
3	33000	0	515.63	485.29	458.33	434.21	412.50	392.86	375.00	358.70	343.75	330.00	317.31	305.56	294.64	284.48	275.00	266.13	257.81
4		1	257.81	242.65	229.17	217.11	206.25	196.43	187.50	179.35	171.88	165.00	158.65	152.78	147.32	142.24	137.50	133.06	128.91
5		2	171.88	161.76	152.78	144.74	137.50	130.95	125.00	119.57	114.58	110.00	105.77	101.85	98.21	94.83	91.67	88.71	85.94
6		3	128.91	121.32	114.58	108.55	103.13	98.21	93.75	89.67	85.94	82.50	79.33	76.39	73.66	71.12	68.75	66.53	64.45
7		4	103.13	97.06	91.67	86.84	82.50	78.57	75.00	71.74	68.75	66.00	63.46	61.11	58.93	56.90	55.00	53.23	51.56
8		5	85.94	80.88	76.39	72.37	68.75	65.48	62.50	59.78	57.29	55.00	52.88	50.93	49.11	47.41	45.83	44.35	42.97
9		6	73.66	69.33	65.48	62.03	58.93	56.12	53.57	51.24	49.11	47.14	45.33	43.65	42.09	40.64	39.29	38.02	36.83
10		7	64.45	60.66	57.29	54.28	51.56	49.11	46.88	44.84	42.97	41.25	39.66	38.19	36.83	35.56	34.38	33.27	32.23
11		8	57.29	53.92	50.93	48.25	45.83	43.65	41.67	39.86	38.19	36.67	35.26	33.95	32.74	31.61	30.56	29.57	28.65
12		9	51.56	48.53	45.83	43.42	41.25	39.29	37.50	35.87	34.38	33.00	31.73	30.56	29.46	28.45	27.50	26.61	25.78
13		10	46.88	44.12	41.67	39.47	37.50	35.71	34.09	32.61	31.25	30.00	28.85	27.78	26.79	25.86	25.00	24.19	23.44
14		11	42.97	40.44	38.19	36.18	34.38	32.74	31.25	29.89	28.65	27.50	26.44	25.46	24.55	23.71	22.92	22.18	21.48
15		12	39.66	37.33	35.26	33.40	31.73	30.22	28.85	27.59	26.44	25.38	24.41	23.50	22.66	21.88	21.15	20.47	19.83
16		13	36.83	34.66	32.74	31.02	29.46	28.06	26.79	25.62	24.55	23.57	22.66	21.83	21.05	20.32	19.64	19.01	18.42
17		14	34.38	32.35	30.56	28.95	27.50	26.19	25.00	23.91	22.92	22.00	21.15	20.37	19.64	18.97	18.33	17.74	17.19
18		15	32.23	30.33	28.65	27.14	25.78	24.55	23.44	22.42	21.48	20.63	19.83	19.10	18.42	17.78	17.19	16.63	16.11
:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
257		254	2.02	1.90	1.80	1.70	1.62	1.54	1.47	1.41	1.35	1.29	1.24	1.20	1.16	1.12	1.08	1.04	1.01
258		255	2.01	1.90	1.79	1.70	1.61	1.53	1.46	1.40	1.34	1.29	1.24	1.19	1.15	1.11	1.07	1.04	1.01

Table 22.8.4. List of Sample Clock Frequencies

Cell [A3]: System clock frequency (33000 kHz)

Cells [B3:B258]: BCLKDIV[7:0] settings (0 to 255)

Cells [C2:S2]: WSCLKCYC[4:0] settings (0 to 16)

Cells [C3:S258]: fi25_ws calculated by Equation 2 (eq2) according to the BCLKDIV[7:0] and WSCLKCYC[4:0] settings Cell [C3] = \$A\$3/((\$B3+1)*2*(C\$2+16)*2) Cell [S3] = \$A\$3/((\$B3+1)*2*(S\$2+16)*2)

Cell [C258] = \$A\$3/((\$B258+1)*2*(C\$2+16)*2) Cell [S258] = \$A\$3/((\$B258+1)*2*(S\$2+16)*2)

•

If you use another system clock frequency, enter the frequency in kHz to Cell [A3]. Cells [C3:S258] will be corrected according to the entered value.

Find "44.1 (kHz)" or an approximate value from the table. You may choose "44.12" in Cell [D13]. You may get the BCLKDIV[7:0] and WSCLKCYC[4:0] values as 10 and 1, respectively.

Substituting these values in Equation 3 (eq3) yields the MCLKDIV[5:0] values.

 $\frac{(10+1) \times 2 \times (1+16) \times 2}{\text{MCLKDIV}[5:0]+1} = \text{Integer}$

The table below is made from Equitation 3 (eq3) using Excel.

Table 22.8.5 MCLKDIV[5:0] Valid Values

	U	V									
1	BCLKDIV[7:0]	WSCLKCYC[4:0]									
2	10	1									
3											
4	MCLKDIV[5:0]	Results									
5	0	Integer									
6	1	Integer									
7	2	-									
8	3	Integer									
9	4	-									
:	:	-									
15	10	Integer									
:	:	-									
21	16	Integer									
:	:	-									
26	21	Integer									
:	:	-									
38	33	Integer									
:	:	-									
48	43	Integer									
:	:	-									
68	63										

22 I²S

```
Cell [U2]: BCLKDIV[7:0] setting (10)
Cell [V2]: WSCLKCYC[4:0] setting (1)
Cells [V5:V68]: Results of Equation 3 (eq3)
Cell [V5] = IF(MOD(($U$2+1)*2*($V$2+16)*2, (U5+1))=0, "Integer", "-")
```

```
Cell [V68] = IF(MOD(($U$2+1)*2*($V$2+16)*2, (U68+1))=0, "Integer", "-")
```

Enter the selected BCLKDIV[7:0] and WSCLKCYC[4:0] values to Cells U2 and V2, respectively. "Integer" appears in the cell corresponding to the MCLKDIV[5:0] value that can be set.

MCLKDIV[5:0] = 0, 1, 3, 10, 16, 21, 33, 43

Table 22.0.0 Master Clock Frequency								
fi2s_MCLK								
33 MHz	(748 fs)							
16.5 MHz	(374 fs)							
8.25 MHz	(187 fs)							
3 MHz	(68 fs)							
1.941 MHz	(44 fs)							
1.5 MHz	(34 fs)							
970.588 kHz	(22 fs)							
750 kHz	(17 fs)							
	<u>fizs_мсL</u> 33 MHz 16.5 MHz 8.25 MHz 3 MHz 1.941 MHz 1.5 MHz 970.588 kHz							

Select an appropriate MCLKDIV[5:0] value according to the value listed in the above table.

23 Remote Controller (REMC)


23.1 REMC Module Overview

The S1C17803 incorporates a remote controller (REMC) module for generating infrared remote control communication signals.

The following shows the features of the REMC module:

- Supports input and output infrared remote control communication signals.
- · Incorporates a carrier generator for generating a carrier signal using the prescaler output clock.
- Incorporates an 8-bit down-counter for counting the transfer data length.
- Incorporates a modulator for generating transmission data of the specified carrier length.
- Incorporates an edge detector for detecting input signal rising and falling edges.
- Can generate counter underflow interrupts indicating that the specified data length has been transmitted and input rising/falling edge detection interrupts for data receive processing.

Figure 23.1.1 shows the configuration of the REMC module.



23.2 REMC Input/Output Pins

Table 23.2.1 lists the REMC input/output pins.

Pin name	I/O	Qty	Function
REMC_IN	I	1	Remote control receive data input pin
			Inputs receive data.
REMC_OUT	0	1	Remote control transmit data output pin
			Outputs modulated remote control transmit data.

The REMC input/output pins (REMC_IN, REMC_OUT) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as REMC input/output pins. For detailed information on pin function switching, see the "I/O Ports (GPIO)" chapter.

23.3 Carrier Generation

The REMC module incorporates a carrier generator that generates a carrier signal for transmission in accordance with the clock set by software and carrier H and L section lengths.

The prescaler (PSC Ch.2) output clock is used for the carrier signal generation clock. The prescaler generates 15 different clocks, dividing the PCLK2 clock by 1 to 16K. One of these clocks is selected by CGCLK[3:0]/REMC_CFG register.

S1C17803 TECHNICAL MANUAL

CGCLK[3:0]	Prescaler output clock	CGCLK[3:0]	Prescaler output clock
0xf	Reserved	0x7	PCLK2•1/128
0xe	PCLK2•1/16384	0x6	PCLK2•1/64
0xd	PCLK2•1/8192	0x5	PCLK2•1/32
0xc	PCLK2•1/4096	0x4	PCLK2•1/16
0xb	PCLK2•1/2048	0x3	PCLK2•1/8
0xa	PCLK2•1/1024	0x2	PCLK2•1/4
0x9	PCLK2•1/512	0x1	PCLK2•1/2
0x8	PCLK2•1/256	0x0	PCLK2•1/1

Table 23.3.1	Corrier	Concretion	Cleak	Coloction
1aule 23.3.1	Carrier	Generation	CIUCK	Selection

(Default: 0x0)

For more information on prescaler control, see the "Prescaler (PSC)" chapter.

Note: The prescaler must be run before the REMC module can operate.

The carrier H and L section lengths are set by REMCH[5:0]/REMC_CAR register and REMCL[5:0]/REMC_CAR register, respectively. Set a value corresponding to the number of clock (selected as above) cycles + 1 to these registers.

The carrier H and L section lengths can be calculated as follows:


Carrier H section length =
$$\frac{\text{REMCH} + 1}{\text{clk}_{in}}$$
 [s]
Carrier L section length = $\frac{\text{REMCL} + 1}{\text{clk}_{in}}$ [s]

REMCH: Carrier H section length data value

REMCL: Carrier L section length data value

clk_in: Prescaler (PSC Ch.2) output clock frequency

The carrier signal is generated from these settings as shown in Figure 23.3.1.



23.4 Data Length Counter Clock Settings

The data length counter is an 8-bit counter for setting data lengths when transmitting data.

When a value corresponding to the data pulse width is written during data transmission, the data length counter begins counting down from that value and stops after generating an underflow interrupt cause when the counter reaches 0. The subsequent transmit data is set using this interrupt.

This counter is also used for data receiving, enabling measurement of the received data length. Interrupts can be generated at the input signal rising or falling edges when receiving data. The data pulse length can be obtained from the difference between data pulse edges by setting the data length counter to 0xff using the interrupt when the input changes and by reading out the count value when a subsequent interrupt occurs due to input changes.

This data length counter count clock also uses a prescaler output clock and can select one of 15 different types. The prescaler output clock is selected by LCCLK[3:0]/REMC_CFG register provided separately to the carrier generation clock select bits.

LCCLK[3:0]	Prescaler output clock	LCCLK[3:0]	Prescaler output clock
Oxf	Reserved	0x7	PCLK2•1/128
0xe	PCLK2•1/16384	0x6	PCLK2•1/64
0xd	PCLK2•1/8192	0x5	PCLK2•1/32
Охс	PCLK2•1/4096	0x4	PCLK2•1/16
0xb	PCLK2•1/2048	0x3	PCLK2•1/8
0xa	PCLK2•1/1024	0x2	PCLK2•1/4
0x9	PCLK2•1/512	0x1	PCLK2•1/2
0x8	PCLK2•1/256	0x0	PCLK2•1/1

Table 23.4.1 Data Length Counter Clock Selection

(Default: 0x0)

The data length counter can count up to 256. The count clock should be selected to ensure that the data length fits within this range.

23.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Configure the carrier signal. (See Section 23.3.)
- (2) Select the data length counter clock. (See Section 23.4.)
- (3) Set the interrupt conditions. (See Section 23.6.)
- **Note**: Make sure the REMC module is halted (REMEN/REMC_CFG register = 0) before changing the above settings.

Data transmission control

REM_OUT pin output
REMDT
Figure 23.5.1 Data Transmission
PSC Ch.2 output clock (Data length counter clock)
REMLEN[7:0] <u>4</u> <u>3</u> <u>2</u> <u>1</u> <u>0</u>
Interrupt signal
Figure 23.5.2 Underflow Interrupt Generation Timing
(1) Data transmit mode setting Set REMC to transmit mode by writing 0 to REMMD/REMC_CFG register.
(2) Enabling data transmission Enable REMC operation by setting REMEN/REMC_CFG register to 1. This initiates REMC transmission.

Set REMDT/REMC_LCNT register to 0 and REMLEN[7:0]/REMC_LCNT register to 0x0 before setting RE-MEN to 1 to prevent unnecessary data transmission.

(3) Transmission data setting

Set the data to be transmitted (High or Low) to REMDT/REMC_LCNT register. Setting REMDT to 1 outputs High; setting it to 0 outputs Low from the REMC_OUT pin after being modulated by the carrier signal.

23 Remote Controller (REMC)

(4) Data pulse length setting

Set the value corresponding to the data pulse length (High or Low section) to REMLEN[7:0]/REMC_LCNT register to set to the data length counter.

Given below is the value to which the data length counter is set:

Setting value = Data pulse length (seconds) × Prescaler output clock frequency (Hz)

The data length counter starts counting down from the value written using the prescaler output clock selected. A cause of underflow interrupt occurs when the data length counter value reaches 0. If the interrupt is enabled, an REMC interrupt request is output to the interrupt controller (ITC). The data length counter stops counting at the same time with the counter value 0 maintained.


(5) Interrupt handling

To transmit the subsequent data, set the subsequent data (Step 3) and set the data pulse length (Step 4) in the interrupt handler routine executed by the data length counter underflow.

(6) Terminating data transmission

To terminate data transmission, set REMEN to 0 after the final data transmission has completed (after an underflow interrupt has occurred).

Data reception control



(1) Data receive mode setting

Set REMC to receive mode by writing 1 to REMMD/REMC_CFG register.

(2) Enabling data reception

Enable REMC operation by setting REMEN/REMC_CFG register to 1. This initiates REMC reception (input edge detection).

REMC detects an input transition (signal rising or falling edges) by sampling the input signal from the REMC_ IN pin using the prescaler output clock selected for carrier generation. If a signal edge is detected, a cause of rising or falling edge interrupt is generated. An REMC interrupt request is output to the ITC if the interrupt is enabled. Rising edge and falling edge interrupts can be individually enabled or disabled.

Note that if the signal level after the input has changed is not detected for at least two continuous sampling clock cycles, the input signal transition is interpreted as noise, and no rising or falling edge interrupt is generated.

(3) Interrupt handling

When a rising edge or falling edge interrupt occurs, write 0xff to REMLEN[7:0]/REMC_LCNT register in the interrupt handler routine to set the value to the data length counter.

The data length counter starts counting down using the selected prescaler output clock from the value written.

The data received can be read out from REMDT/REMC_LCNT register.

The subsequent falling or rising edge interrupt is generated at the termination of the data pulse. Read the data length counter at that point. The data length can be calculated from the difference between 0xff and the value read. To receive the subsequent data, set the data length counter to 0xff once again, then wait for the subsequent interrupt.

If the data length counter becomes 0 after being set to 0xff without the occurrence of an edge interrupt, either no more data is left or a receive error has occurred. Data length counter underflow interrupts are generated even when receiving data and should be used for terminate/error handling.

(4) Terminating data reception

To terminate data reception, write 0 to REMEN after the final data has been received.

23.6 REMC Interrupts

The REMC module includes a function for generating the following three different types of interrupts.

- Underflow interrupt
- Rising edge interrupt
- Falling edge interrupt

The REMC module outputs one interrupt signal shared by the three interrupt causes above to the interrupt controller (ITC). To identify the cause of interrupt occurred, check the interrupt flag status in the REMC module.

Underflow interrupt

Generated when the data length counter has counted down to 0, this interrupt cause sets the interrupt flag RE-MUIF/REMC_INT register inside the REMC to 1.

When data is being transmitted, the underflow interrupt indicates that the specified data length has been transmitted. When receiving data, the underflow interrupt indicates that data has been received or a receive error has occurred.

To use this interrupt, set REMUIE/REMC_INT register to 1. If REMUIE is set to 0 (default), the interrupt request attributable to this cause will not be sent to the ITC.

When REMUIF is set to 1, REMC outputs an interrupt request to the ITC. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met.

REMUIF should be inspected in the REMC interrupt handler routine to determine whether the REMC interrupt is attributable to data length counter underflow.

The interrupt cause should be cleared in the interrupt handler routine by resetting (writing 1 to) REMUIF.

Rising edge interrupt

Generated when the REMC_IN pin input signal changes from Low to High, this interrupt cause sets the interrupt flag REMRIF/REMC_INT register to 1 within the REMC.

By running the data length counter between this interrupt and a falling edge interrupt when data is being received, the received data pulse width can be calculated from that count value.

To use this interrupt, set REMRIE/REMC_INT register to 1. If REMRIE is set to 0 (default), the interrupt request attributable to this cause will not be sent to the ITC.

When REMRIF is set to 1, REMC outputs an interrupt request to the ITC. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met.

REMRIF should be inspected in the REMC interrupt handler routine to determine whether the REMC interrupt is attributable to input signal rising edge.

The interrupt cause should be cleared in the interrupt handler routine by resetting (writing 1 to) REMRIF.

Falling edge interrupt

Generated when the REMC_IN pin input signal changes from High to Low, this interrupt cause sets the interrupt flag REMFIF/REMC_INT register to 1 within the REMC.

By running the data length counter between this interrupt and a rising edge interrupt when data is being received, the received data pulse width can be calculated from that count value. To use this interrupt, set REMFIE/REMC_INT register to 1. If REMFIE is set to 0 (default), the interrupt request attributable to this cause will not be sent to the ITC.

When REMFIF is set to 1, REMC outputs an interrupt request to the ITC. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met.

REMFIF should be inspected in the REMC interrupt handler routine to determine whether the REMC interrupt is attributable to input signal falling edge.

The interrupt cause should be cleared in the interrupt handler routine by resetting (writing 1 to) REMFIF.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

23.7 Control Register Details

Table 23.7.1	List of REMC Registe	rs

Address		Register name	Function
0x81200	REMC_CFG	REMC Configuration Register	Controls the clock and data transfer.
0x81202	REMC_CAR	REMC Carrier Length Setup Register	Sets the carrier H/L section lengths.
0x81204	REMC_LCNT	REMC Length Counter Register	Sets the transmit/receive data length.
0x81206	REMC_INT	REMC Interrupt Control Register	Controls interrupts.

The REMC registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

REMC Configuration Register (REMC_CFG)

Register name	Address	Bit	Name	Function	Se	tting	Init.	R/W	Remarks
Register name REMC Configuration Register (REMC_CFG)		D15–12	CGCLK[3:0]	Function Carrier generator clock select (Prescaler output clock) Length counter clock select (Prescaler output clock)	Sec CGCLK[3:0] LCCLK[3:0] 0xf 0xc 0xd 0xc 0xb 0xa 0xb 0xa 0x9 0x8 0x7 0x6 0x5	tting Clock PCLK2+1/16384 PCLK2+1/16384 PCLK2+1/8192 PCLK2+1/4096 PCLK2+1/2048 PCLK2+1/2048 PCLK2+1/254 PCLK2+1/254 PCLK2+1/254 PCLK2+1/254	0x0	R/W R/W	Remarks
					0x4 0x3 0x2 0x1 0x0	PCLK2•1/16 PCLK2•1/8 PCLK2•1/4 PCLK2•1/2 PCLK2•1/1			
		D7–2	-	reserved		-	-	-	0 when being read.
		D1	REMMD	REMC mode select	1 Receive	0 Transmit	0	R/W	
		D0	REMEN	REMC enable	1 Enable	0 Disable	0	R/W	

D[15:12] CGCLK[3:0]: Carrier Generator Clock Select Bits

Selects a carrier generation clock from the 15 prescaler (PSC Ch.2) output clocks.

Table 23.7.2 Carrier Generation Clock Selection

CGCLK[3:0]	Prescaler output clock	CGCLK[3:0]	Prescaler output clock
Oxf	Reserved	0x7	PCLK2•1/128
0xe	PCLK2•1/16384	0x6	PCLK2•1/64
0xd	PCLK2•1/8192	0x5	PCLK2•1/32
0xc	PCLK2•1/4096	0x4	PCLK2•1/16
0xb	PCLK2•1/2048	0x3	PCLK2•1/8
0xa	PCLK2•1/1024	0x2	PCLK2•1/4
0x9	PCLK2•1/512	0x1	PCLK2•1/2
0x8	PCLK2•1/256	0x0	PCLK2•1/1

(Default: 0x0)

D[11:8] LCCLK[3:0]: Length Counter Clock Select Bits

Selects a data length counter clock from the 15 prescaler (PSC Ch.2) output clocks.

LCCLK[3:0]	Prescaler output clock	LCCLK[3:0]	Prescaler output clock
Oxf	Reserved	0x7	PCLK2•1/128
0xe	PCLK2•1/16384	0x6	PCLK2•1/64
0xd	PCLK2•1/8192	0x5	PCLK2•1/32
0xc	PCLK2•1/4096	0x4	PCLK2•1/16
0xb	PCLK2•1/2048	0x3	PCLK2•1/8
0xa	PCLK2•1/1024	0x2	PCLK2•1/4
0x9	PCLK2•1/512	0x1	PCLK2•1/2
0x8	PCLK2•1/256	0x0	PCLK2•1/1

Table 23.7.3 Data Length Counter Clock Selection

(Default: 0x0)

Note: The clock should be set only while the REMC module is stopped (REMEN = 0).

D[7:2] Reserved

D0

D1 REMMD: REMC Mode Select Bit

Selects the transfer direction. 1 (R/W): Reception 0 (R/W): Transmission (default)

REMEN: REMC Enable Bit

Enables or disables data transfer by the REMC module. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting REMEN to 1 starts transmission or receiving in accordance with REMMD settings. Setting REMEN to 0 disables REMC module operations.

REMC Carrier Length Setup Register (REMC_CAR)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
REMC Carrier	0x81202	D15–14	-	reserved	-	-	-	0 when being read.
Length Setup	(16 bits)	D13-8	REMCL[5:0]	Carrier L length setup	0x0 to 0x3f	0x0	R/W	
Register		D7–6	-	reserved	-	-	-	0 when being read.
(REMC_CAR)		D5–0	REMCH[5:0]	Carrier H length setup	0x0 to 0x3f	0x0	R/W	

D[15:14] Reserved

D[13:8] REMCL[5:0]: Carrier L Length Setup Bits

Sets the carrier signal L section length. (Default: 0x0)

Specify a value corresponding to the number of carrier generation clock cycles selected by CGCLK[3:0]/ REMC_CFG register + 1. Calculate carrier L section length as follows:

Carrier L section length = $\frac{\text{REMCL} + 1}{\text{clk in}} [s]$

REMCL: REMCL[5:0] setting

clk_in: Prescaler (PSC Ch.2) output clock frequency

The H section length is specified by REMCH[5:0]. The carrier signal is generated from these settings as shown in Figure 23.7.1.

D[7:6] Reserved

D[5:0] REMCH[5:0]: Carrier H Length Setup Bits

Sets the carrier signal H section length. (Default: 0x0)

Specify a value corresponding to the number of carrier generation clock cycles selected by CGCLK[3:0]/ REMC_CFG register + 1. Calculate carrier H section length as follows:

Carrier H section length = $\frac{\text{REMCH} + 1}{\text{clk in}}$ [s]

```
REMCH: REMCH[5:0] setting
```

clk_in: Prescaler (PSC Ch.2) output clock frequency

The L section length is specified by REMCL[5:0]. The carrier signal is generated from these settings as shown in Figure 23.7.1.




Figure 23.7.1 Carrier Signal Generation

REMC Length Counter Register (REMC_LCNT)

	-							
Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
REMC Length	0x81204	D15–8	REMLEN[7:0]	Transmit/receive data length count	0x0 to 0xff	0x0	R/W	
Counter Register	(16 bits)			(down counter)				
(REMC_LCNT)		D7–1	-	reserved	-	-	-	0 when being read.
		D0	REMDT	Transmit/receive data	1 1 (H) 0 0 (L)	0	R/W	

D[15:8] REMLEN[7:0]: Transmit/Receive Data Length Count Bits

Sets the data length counter value and starts counting. (Default: 0x0)

The counter stops when it reaches 0 and generates a cause of underflow interrupt.

For data transmission

Set the transmit data length for data transmission.

When a value corresponding to the data pulse width is written, the data length counter starts counting down from that value. The counter stops counting and generates a cause of underflow interrupt when it reaches 0. Set the subsequent transmit data using this interrupt.

For data receiving

Interrupts can be generated at the input signal rising or falling edges when receiving data. The data pulse length can be obtained from the difference between 0xff set to the data length counter using the interrupt when the input changes and the count value read out when the next interrupt occurs due to an input change.

D[7:1] Reserved

D0 REMDT: Transmit/Receive Data Bit

Sets the transmit data for data transmission. Receive data can be read when receiving data.

1 (R/W): 1 (H)

0 (R/W): 0 (L) (default)

If REMEN/REMC_CFG register is set to 1, the REMDT setting is modulated by the carrier signal for data transmission and output from the REMC_OUT pin. For data receiving, this bit is set to the value corresponding to the signal level of the data pulse input.

REMC Interrupt Control Register (REMC_INT)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
REMC Interrupt	0x81206	D15-11	-	reserved		-		-	-	0 when being read.	
Control Register	(16 bits)	D10	REMFIF	Falling edge interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
(REMC_INT)		D9	REMRIF	Rising edge interrupt flag	1	interrupt		interrupt not	0	R/W	
		D8	REMUIF	Underflow interrupt flag	1	occurred		occurred	0	R/W	
		D7–3	-	reserved		-	-		-	-	0 when being read.
		D2	REMFIE	Falling edge interrupt enable	1	Enable	0	Disable	0	R/W	
		D1	REMRIE	Rising edge interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	REMUIE	Underflow interrupt enable	1	Enable	0	Disable	0	R/W	

This register controls the data length counter underflow, input signal rising edge, and input signal falling edge interrupts. The interrupt flag is set to 1 when the data length counter underflows, or when an input signal rising edge or falling edge is detected. If the corresponding interrupt enable bit has been set to 1, the REMC outputs an interrupt request signal to the ITC at the same time. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met. When an REMC interrupt occurs, check the interrupt flag status in this register to identify the cause of interrupt occurred. If the interrupt enable bit is set to 0, the interrupt is disabled.

- **Notes:** To prevent interrupt recurrences, the REMC module interrupt flag must be reset in the interrupt handler routine after an REMC interrupt has occurred.
 - To prevent generating unnecessary interrupts, reset the interrupt flag before enabling interrupts by the interrupt enable bit.

D[15:11] Reserved

D10 REMFIF: Falling Edge Interrupt Flag Bit

Indicates the falling edge interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

REMFIF is set to 1 at the input signal falling edge. REMFIF is reset to 0 by writing 1.

D9 REMRIF: Rising Edge Interrupt Flag Bit

Indicates the rising edge interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

REMRIF is set to 1 at the input signal rising edge. REMRIF is reset to 0 by writing 1.

D8 REMUIF: Underflow Interrupt Flag Bit

Indicates the underflow interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

REMUIF is set to 1 when a data length counter underflow occurs. REMUIF is reset to 0 by writing 1.

D[7:3] Reserved

D2 REMFIE: Falling Edge Interrupt Enable Bit

Enables or disables input signal falling edge interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

D1 REMRIE: Rising Edge Interrupt Enable Bit

Enables or disables input signal rising edge interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

D0 REMUIE: Underflow Interrupt Enable Bit

Enables or disables data length counter underflow interrupts.

- 1 (R/W): Interrupt enabled
- 0 (R/W): Interrupt disabled (default)

24 Card Interface (CARD)

24.1 CARD Module Overview

The card interface (CARD) module to connect a NAND Flash or SmartMedia cards. The following shows the features of the CARD module:

- Generates the #SMRD and #SMWR signals. (Use general-purpose input/output ports to control the signals specific to NAND Flash or SmartMedia card.)
- Supports 8-bit and 16-bit NAND Flash devices and SmartMedia cards.
- A NAND Flash or SmartMedia cards can be connected to the #CE2 area (0x700000–0xefffff, 8MB).
- The data and address signals of the device can be connected directly to the external bus of the SRAMC.

24.2 CARD Output Pins

Table 24.2.1 lists the card interface output pins.

Pin name	I/O	Qty	Function	
#SMRD	0	1	SmartMedia read signal output pin	
			This pin outputs the read signal for NAND Flash and SmartMedia card.	
#SMWR	0	1	SmartMedia write signal output pin	
			This pin outputs the write signal for NAND Flash and SmartMedia card.	

Table 24.2.1 List of Card Interface Pins

The CARD output pins (#SMRD, #SMWR) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as CARD output pins. For detailed information on pin function switching, see the "I/O Ports (GPIO)" chapter.

24.3 Card Interface Control Signals

Figure 24.3.1 shows the logic used to generate SmartMedia interface signals. Figure 24.3.2 shows an example of connecting the S1C17803 and a SmartMedia card (NAND Flash).




Figure 24.3.1 SmartMedia Interface Signal Generation Circuit




Figure 24.3.2 Example of Connecting a SmartMedia Card

25 I/O Ports (GPIO)

25.1 GPIO Module Overview

The S1C17803 includes general-purpose I/O ports that allow software to switch input/output direction. These share internal peripheral module input/output pins, but pins not used for peripheral modules can be used as general-purpose I/O ports.

The following shows the features of the GPIO module:

• Maximum 93 I/O ports (P1[7:0], P2[7:0], P3[7:0], P4[5:0], P5[7:0], P6[7:0], P7[7:0], P8[6:0], P9[7:0], PA[7:0], PB[7:0], PC[7:0]) and four input ports (P0[3:0]) are available in the 128-pin package model.

Maximum 66 I/O ports (P2[5:0], P3[7:6], P3[3:0], P4[4:0], P5[7:4], P5[2:0], P6[7:0], P7[7:0], P8[4:0], P9[7:0], PA7, PA[5:4], PA2, PA0, PC[7:0]) and three input ports (P0[2:0]) are available in the 100-pin package model.

- * The GPIO ports are shared with other peripheral function pins (UART, PWM etc.). Therefore, the number of GPIO ports depends on the peripheral functions used.
- Can generate input interrupts from the ports (P2/P8 and PA/P4) selected with software.
- Interrupt input signal conditions (level or edge trigger, and polarity) can be specified.
- P2/P8 and PA/P4 ports include a chattering filter.
- All port provide a port function select bit to configure the pin function (for GPIO or peripheral functions).

Figure 25.1.1 shows the I/O port configuration.




Figure 25.1.1 I/O Port Configuration

- **Notes:** The PCLK2 clock must be supplied from the CMU to access the I/O port. The prescaler (PSC Ch.2) output clock is also needed to operate the P2/P8 and PA/P4 chattering filters. Turn on the prescaler when using this function.
 - The "xy" in the register and bit names refers to the port number (Pxy, x = 0 to C, y = 0 to 7). Example: PxINy/Px_IN register
 P00: P0IN0/P0_IN register
 P17: P1IN7/P1 IN register

25.2 Input/Output Pin Function Selection (Port MUX)

The I/O port pins share peripheral module input/output pins. Each pin can be configured for use as an I/O port or for a peripheral module function via the corresponding port function select bits. Pins not used for peripheral modules can be used as general-purpose I/O ports.

O All O All O All N/A All N/A All N/A All N/A P11 N/A P12 N/A P13 N/A P14 N/A P17 N/A P17 N/A P17 N/A P17 N/A P17 O P22 O P23 O P33 O P33 O P33 N/A P34 O P35 O P34 O P34 O P34	IN1 IN2 IN3 10 11 12 13 14 15 16 17 20 21 22 23 24 25 26 27 30 31 32 33 34 35 SIO	P00 P01 P02 P03 I2S_SDO I2S_WS I2S_SCK I2S_SCK I2S_MCLK CMU_CLK #ADTRG REMC_IN REMC_OUT I2CM_SDA I2CS_SDA I2CS_SDA I2CS_SDA I2CS_SCL ATMA ATMB #SMRD #SMRD #SMRD #SMRD SOUT #SCLK TMH TL/	US_SDI0 US_SDO0 US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDI1 US_SDO1 US_SCK1 #US_SSI1	EXCL0 TMH #SMRD #SMWR EXCL1	Analog (AVDD) IO1 (IO1_VDD)	CFP00[1:0]/P0_03_CFP register CFP01[1:0]/P0_03_CFP register CFP02[1:0]/P0_03_CFP register CFP03[1:0]/P0_03_CFP register CFP10[1:0]/P1_03_CFP register CFP11[1:0]/P1_03_CFP register CFP13[1:0]/P1_03_CFP register CFP13[1:0]/P1_03_CFP register CFP14[1:0]/P1_47_CFP register CFP15[1:0]/P1_47_CFP register CFP16[1:0]/P1_47_CFP register CFP20[1:0]/P2_03_CFP register CFP21[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP27[1:0]/P3_03_CFP register CFP30[1:0]/P3_03_CFP register
O All N/A All N/A P11 N/A P12 N/A P13 N/A P14 N/A P14 N/A P14 N/A P14 N/A P14 N/A P14 N/A P17 O P22 O P22 O P22 N/A P14 N/A P21 N/A P22 N/A P23 O P23 N/A P24 N/A P23 O P33 O P35 O P34 O P44 O P44 O P44	IN1 IN2 IN3 10 11 12 13 14 15 16 17 20 21 22 23 24 25 26 27 30 31 32 33 34 35 SIO	P01 P02 P03 I2S_SDO I2S_WS I2S_SCK I2S_MCLK CMU_CLK #ADTRG REMC_IN REMC_OUT I2CM_SDA I2CM_SCL I2CS_SDA I2CS_SCL ATMA ATMB #SMRD #SMRD #SMWR WDT_CLK SIN SOUT #SCLK TMH	US_SDO0 US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1	TMH #SMRD #SMWR	Analog (AVDD) Analog (AVDD) Analog (AVDD) Analog (AVDD) IO1 (IO1_VDD)	CFP01[1:0]/P0_03_CFP register CFP02[1:0]/P0_03_CFP register CFP03[1:0]/P0_03_CFP register CFP10[1:0]/P1_03_CFP register CFP11[1:0]/P1_03_CFP register CFP12[1:0]/P1_03_CFP register CFP13[1:0]/P1_03_CFP register CFP14[1:0]/P1_47_CFP register CFP15[1:0]/P1_47_CFP register CFP16[1:0]/P1_47_CFP register CFP20[1:0]/P2_03_CFP register CFP21[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP24[1:0]/P2_47_CFP register CFP24[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP27[1:0]/P3_03_CFP register CFP30[1:0]/P3_03_CFP register
N/A All N/A P11 N/A P12 N/A P13 N/A P14 N/A P14 N/A P14 N/A P14 N/A P14 N/A P14 N/A P17 O P24 O P22 N/A P24 N/A P23 O P23 N/A P23 N/A P33 O P34 O P44 O P44 O P44	IN3 10 11 12 13 14 15 16 17 20 21 22 23 24 25 26 27 30 31 32 33 34 35 SIO	P03 I2S_SDO I2S_WS I2S_SCK I2S_MCLK CMU_CLK #ADTRG REMC_IN REMC_OUT I2CM_SDA I2CM_SCL I2CS_SCL ATMA ATMB #SMRD #SMRD #SMRD WDT_CLK SIN SOUT #SCLK TMH	US_SDO0 US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1	TMH #SMRD #SMWR	Analog (AVDD) IO1 (IO1_VDD)	CFP03[1:0]/P0_03_CFP register CFP10[1:0]/P1_03_CFP register CFP11[1:0]/P1_03_CFP register CFP12[1:0]/P1_03_CFP register CFP13[1:0]/P1_03_CFP register CFP14[1:0]/P1_47_CFP register CFP15[1:0]/P1_47_CFP register CFP16[1:0]/P1_47_CFP register CFP20[1:0]/P2_03_CFP register CFP21[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP25[1:0]/P3_03_CFP register
N/A P11 N/A P12 N/A P13 N/A P14 O P24 O P22 N/A P24 N/A P33 O P33 O P33 O P33 O P33 N/A P34 O DS O DS O P34 O P34 O P44 O P44 N/A P44 O P44 O P56	10 11 12 13 14 15 16 17 20 21 22 23 24 25 26 27 30 31 32 33 34 35 SIO	I2S_SDO I2S_WS I2S_SCK I2S_MCLK CMU_CLK #ADTRG REMC_IN REMC_OUT I2CM_SDA I2CS_SDA I2CS_SCL ATMA ATMB #SMRD #SMWR WDT_CLK SIN SOUT #SCLK	US_SDO0 US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1	TMH #SMRD #SMWR	IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP10[1:0]/P1_03_CFP register CFP11[1:0]/P1_03_CFP register CFP12[1:0]/P1_03_CFP register CFP13[1:0]/P1_03_CFP register CFP14[1:0]/P1_47_CFP register CFP15[1:0]/P1_47_CFP register CFP16[1:0]/P1_47_CFP register CFP20[1:0]/P2_03_CFP register CFP21[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP24[1:0]/P2_47_CFP register CFP24[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP27[1:0]/P3_03_CFP register
N/A P1 O P2 O P2 O P2 N/A P2 N/A P2 N/A P3 O P4 O P4 O P4 O P4 <td>11 12 13 14 15 16 17 20 21 22 23 24 25 26 27 30 31 32 33 34 35 SIO</td> <td>I2S_WS I2S_SCK I2S_MCLK CMU_CLK #ADTRG REMC_IN REMC_OUT I2CM_SDA I2CS_SDA I2CS_SCL ATMA #SMRD #SMRD #SMWR WDT_CLK SOUT #SCLK</td> <td>US_SDO0 US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1</td> <td>TMH #SMRD #SMWR</td> <td>IO1 (IO1_VDD) IO1 (I</td> <td>CFP11[1:0]/P1_03_CFP register CFP12[1:0]/P1_03_CFP register CFP13[1:0]/P1_03_CFP register CFP14[1:0]/P1_47_CFP register CFP15[1:0]/P1_47_CFP register CFP16[1:0]/P1_47_CFP register CFP20[1:0]/P2_03_CFP register CFP21[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP27[1:0]/P3_03_CFP register</td>	11 12 13 14 15 16 17 20 21 22 23 24 25 26 27 30 31 32 33 34 35 SIO	I2S_WS I2S_SCK I2S_MCLK CMU_CLK #ADTRG REMC_IN REMC_OUT I2CM_SDA I2CS_SDA I2CS_SCL ATMA #SMRD #SMRD #SMWR WDT_CLK SOUT #SCLK	US_SDO0 US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1	TMH #SMRD #SMWR	IO1 (IO1_VDD) IO1 (I	CFP11[1:0]/P1_03_CFP register CFP12[1:0]/P1_03_CFP register CFP13[1:0]/P1_03_CFP register CFP14[1:0]/P1_47_CFP register CFP15[1:0]/P1_47_CFP register CFP16[1:0]/P1_47_CFP register CFP20[1:0]/P2_03_CFP register CFP21[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP27[1:0]/P3_03_CFP register
N/A P1: O P2: O P2: O P2: N/A P2: N/A P2: N/A P2: N/A P2: N/A P3: O P4: O P4: O P4: O P4:	12 13 14 15 16 17 20 21 22 23 24 25 26 27 30 31 32 33 32 33 34 35 SIO	I2S_SCK I2S_MCLK CMU_CLK #ADTRG REMC_IN REMC_OUT I2CM_SDA I2CM_SCL I2CS_SDA I2CS_SCL ATMA ATMB #SMRD #SMRD #SMRD WDT_CLK SIN SOUT #SCLK TMH	US_SDO0 US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1	TMH #SMRD #SMWR	IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP12[1:0]/P1_03_CFP register CFP13[1:0]/P1_03_CFP register CFP14[1:0]/P1_47_CFP register CFP15[1:0]/P1_47_CFP register CFP16[1:0]/P1_47_CFP register CFP20[1:0]/P2_03_CFP register CFP21[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP30[1:0]/P3_03_CFP register
N/A P1: N/A P14 N/A P11 N/A P12 O P22 O P22 O P22 N/A P12 O P22 N/A P23 O P33 O P33 O P33 N/A P33 N/A P33 N/A P33 N/A P33 O P33 O P33 O P33 O P34 O P35 O DS O DS O P44 O P44 N/A P44 O P56 O P51 O P51 O P51 O P51 O P51	13 14 15 16 17 20 21 22 23 24 25 26 27 30 31 32 33 34 35 SIO	I2S_MCLK CMU_CLK #ADTRG REMC_IN REMC_OUT I2CM_SDA I2CM_SCL I2CS_SDA I2CS_SCL ATMA ATMB #SMRD #SMRD #SMRD WDT_CLK SIN SOUT #SCLK TMH	US_SDO0 US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1	TMH #SMRD #SMWR	IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP13[1:0]/P1_03_CFP register CFP14[1:0]/P1_47_CFP register CFP15[1:0]/P1_47_CFP register CFP16[1:0]/P1_47_CFP register CFP20[1:0]/P2_03_CFP register CFP21[1:0]/P2_03_CFP register CFP22[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP30[1:0]/P3_03_CFP register
N/A P14 N/A P11 N/A P12 O P22 O P22 O P22 O P22 N/A P32 O P33 O P34 O P35 O P35 O P35 O P35 O P44 O P44 O P44 N/A P44 O P56 O P51	14 15 16 17 20 21 22 23 24 25 26 27 30 31 32 33 34 35 SIO	I2S_MCLK CMU_CLK #ADTRG REMC_IN REMC_OUT I2CM_SDA I2CM_SCL I2CS_SDA I2CS_SCL ATMA ATMB #SMRD #SMRD #SMRD WDT_CLK SIN SOUT #SCLK TMH	US_SDO0 US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1	TMH #SMRD #SMWR	IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP13[1:0]/P1_03_CFP register CFP14[1:0]/P1_47_CFP register CFP15[1:0]/P1_47_CFP register CFP16[1:0]/P1_47_CFP register CFP20[1:0]/P2_03_CFP register CFP21[1:0]/P2_03_CFP register CFP22[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP30[1:0]/P3_03_CFP register
N/A P1 N/A P1 N/A P1 O P2 O P2 O P2 O P2 N/A P1 N/A P2 N/A P3 O P4 O P4 O P4 O P5	15 16 17 20 21 22 23 24 25 26 27 30 31 32 33 34 35 SIO	CMU_CLK #ADTRG REMC_IN REMC_OUT I2CM_SDA I2CM_SCL I2CS_SDA I2CS_SCL ATMA ATMB #SMRD #SMRD #SMWR WDT_CLK SIN SOUT #SCLK TMH	US_SDO0 US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1	TMH #SMRD #SMWR	IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP14[1:0]/P1_47_CFP register CFP15[1:0]/P1_47_CFP register CFP16[1:0]/P1_47_CFP register CFP20[1:0]/P2_03_CFP register CFP21[1:0]/P2_03_CFP register CFP22[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP30[1:0]/P3_03_CFP register
N/A P11 N/A P12 O P22 O P22 O P23 O P24 N/A P24 N/A P23 O P33 O P33 O P33 N/A P34 O P35 O P35 O P34 N/A P34 O P34 O P34 O P44 O P44 N/A P44 O P56 O P51 O P51	16 17 20 21 22 23 24 25 26 27 30 31 32 33 34 35 SIO	#ADTRG REMC_IN REMC_OUT I2CM_SDA I2CM_SCL I2CS_SDA I2CS_SCL ATMA ATMB #SMRD #SMRD #SMWR WDT_CLK SIN SOUT #SCLK TMH	US_SDO0 US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1	TMH #SMRD #SMWR	IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP15[1:0]/P1_47_CFP register CFP16[1:0]/P1_47_CFP register CFP17[1:0]/P1_47_CFP register CFP20[1:0]/P2_03_CFP register CFP21[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP24[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP30[1:0]/P3_03_CFP register
N/A P11 N/A P12 O P22 O P22 O P22 O P22 N/A P24 N/A P23 O P33 O P33 O P33 N/A P33 N/A P33 N/A P33 N/A P33 N/A P33 O P33 N/A P34 O P35 O P35 O P34 N/A P34 O P34 O P34 O P44 O P44 N/A P44 O P56 O P51 O P51	17 20 21 22 23 24 25 26 27 30 31 32 33 34 35 SIO	REMC_OUT I2CM_SDA I2CM_SCL I2CS_SDA I2CS_SCL ATMA ATMB #SMRD #SMRD #SMWR WDT_CLK SIN SOUT #SCLK TMH	US_SDO0 US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1	TMH #SMRD #SMWR	IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP16[1:0]/P1_47_CFP register CFP17[1:0]/P1_47_CFP register CFP20[1:0]/P2_03_CFP register CFP21[1:0]/P2_03_CFP register CFP22[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP24[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP30[1:0]/P3_03_CFP register
N/A P1 O P2 O P2 O P2 N/A P2 N/A P3 O P3 O P3 O P3 O P3 O P3 N/A P3 N/A P3 N/A P3 N/A P3 N/A P3 O P4 O P4 N/A P4 O P4 N/A P4	17 20 21 22 23 24 25 26 27 30 31 32 33 34 35 SIO	REMC_OUT I2CM_SDA I2CM_SCL I2CS_SDA I2CS_SCL ATMA ATMB #SMRD #SMRD #SMWR WDT_CLK SIN SOUT #SCLK TMH	US_SDO0 US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1	TMH #SMRD #SMWR	IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP17[1:0]/P1_47_CFP register CFP20[1:0]/P2_03_CFP register CFP21[1:0]/P2_03_CFP register CFP22[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP24[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP30[1:0]/P3_03_CFP register
O P2/ O P2: O P2: O P2: N/A P2: N/A P3: O P3: O P3: O P3: N/A P3: N/A P3: N/A P3: O P3: N/A P3: O DS O P4: O P4: O P4: N/A P4: O P5: O P5:	20 21 22 23 24 25 26 27 30 31 32 33 34 35 SIO	I2CM_SDA I2CM_SCL I2CS_SDA I2CS_SCL ATMA ATMB #SMRD #SMRD #SMWR WDT_CLK SIN SOUT #SCLK TMH	US_SDO0 US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1	TMH #SMRD #SMWR	IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP20[1:0]/P2_03_CFP register CFP21[1:0]/P2_03_CFP register CFP22[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP24[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP30[1:0]/P3_03_CFP register
O P2: O P2: O P2: N/A P2: N/A P3: O P3: O P3: N/A P3: O P3: N/A P3: O P3: N/A P3: O P3: N/A P3: O DS O P4: O P5: O P5:	21 22 23 24 25 26 27 30 31 32 33 32 33 34 35 SIO	I2CM_SCL I2CS_SDA I2CS_SCL ATMA ATMB #SMRD #SMRD WDT_CLK SIN SOUT #SCLK TMH	US_SDO0 US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1	TMH #SMRD #SMWR	IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP21[1:0]/P2_03_CFP register CFP22[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP24[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP30[1:0]/P3_03_CFP register
O P2: O P2: N/A P2: N/A P3: O P3: O P3: O P3: O P3: O P3: N/A P3: O P3: N/A P3: O P4: O P5: O P5:	22 23 24 25 26 27 30 31 31 32 33 34 35 SIO	I2CS_SDA I2CS_SCL ATMA ATMB #SMRD #SMWR WDT_CLK SIN SOUT #SCLK TMH	US_SCK0 #US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SD01 US_SCK1	#SMRD #SMWR	IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP22[1:0]/P2_03_CFP register CFP23[1:0]/P2_03_CFP register CFP24[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP30[1:0]/P3_03_CFP register
O P2: O P2: N/A P2: N/A P3: O P3: O P3: N/A P3: N/A P3: N/A P3: N/A P3: N/A P3: O DS O P4: O P4: O P4: O P4: N/A P4: O P5: O P5: O P5:	23 24 25 26 27 30 31 32 33 34 35 SIO	I2CS_SCL ATMA ATMB #SMRD #SMWR WDT_CLK SIN SOUT #SCLK TMH	#US_SSI0 #ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1	#SMWR	IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP23[1:0]/P2_03_CFP register CFP24[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP30[1:0]/P3_03_CFP register
O P2: N/A P2: N/A P2: O P3: O P3: O P3: O P3: O P3: N/A P3: N/A P3: N/A P3: O DS O DS O P4: O P5: O P5:	24 25 26 27 30 31 32 33 33 34 35 SIO	ATMA ATMB #SMRD #SMWR WDT_CLK SIN SOUT #SCLK TMH	#ADTRG #I2CS_BRST US_SDI1 US_SDO1 US_SCK1		IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP24[1:0]/P2_47_CFP register CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP30[1:0]/P3_03_CFP register
O P2: N/A P2: N/A P2: O P3: O P3: O P3: O P3: O P3: O P3: N/A P3: N/A P3: O DS O DS O P4: O P5: O P5:	25 26 27 30 31 32 33 34 35 SIO	ATMB #SMRD #SMWR WDT_CLK SIN SOUT #SCLK TMH	#I2CS_BRST US_SDI1 US_SDO1 US_SCK1	EXCL1	IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP25[1:0]/P2_47_CFP register CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP30[1:0]/P3_03_CFP register
N/A P2 N/A P2: O P3: O P3: N/A P3: N/A P3: N/A P3: N/A P3: N/A P3: N/A P3: O DS O P4: O P4: O P4: N/A P4: O P5: O P5:	26 27 30 31 32 33 34 35 SIO	#SMRD #SMWR WDT_CLK SIN SOUT #SCLK TMH	US_SDI1 US_SDO1 US_SCK1	EXCL1	IO1 (IO1_VDD) IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP26[1:0]/P2_47_CFP register CFP27[1:0]/P2_47_CFP register CFP30[1:0]/P3_03_CFP register
N/A P2 O P3 O P3 O P3 N/A P3 N/A P3 O DS O DS O DS O P4 O P44 O P45 O P56 O P56 O P56	27 30 31 32 33 34 35 SIO	#SMWR WDT_CLK SIN SOUT #SCLK TMH	US_SDO1 US_SCK1	EXCL1	IO1 (IO1_VDD) IO1 (IO1_VDD)	CFP27[1:0]/P2_47_CFP register CFP30[1:0]/P3_03_CFP register
O P3 O P3: O P3: O P3: N/A P3: N/A P3: O DS O DS O P4: O P5: O P5: O P5:	30 31 32 33 34 35 SIO	WDT_CLK SIN SOUT #SCLK TMH	US_SDO1 US_SCK1	EXCL1	IO1 (IO1_VDD)	CFP30[1:0]/P3_03_CFP register
O P3; O P3; N/A P3; N/A P3; O DS O DS O DS O P4; O P5; O P5;	31 32 33 34 35 SIO	SIN SOUT #SCLK TMH	US_SDO1 US_SCK1		· = /	
O P3; O P3; N/A P3; N/A P3; O DS O DS O P4; O P5; O P5;	32 33 34 35 SIO	SOUT #SCLK TMH	US_SCK1			ILLEP'S ILL'UN/P'S DIS L'ED register
O P3: N/A P3: N/A P3: O DS O DS O P4: O P5: O P5: O P5:	33 34 35 SIO	#SCLK TMH			IO1 (IO1_VDD)	CFP31[1:0]/P3_03_CFP register CFP32[1:0]/P3_03_CFP register
N/A P3 N/A P3 O DS O DS O P4 O P50 O P50	34 35 SIO	ТМН			IO1 (IO1_VDD)	
N/A P3: O DS O DS O P4: O P4: O P4: O P4: O P4: N/A P4: N/A P4: O P5: O P5:	35 SIO				· - /	CFP33[1:0]/P3_03_CFP register
O DS O DS O P44 O P44 O P44 O P44 N/A P44 O P56 O P57	SIO				IO1 (IO1_VDD)	CFP34[1:0]/P3_47_CFP register
O DS O P44 O P42 O P43 O P43 O P56 O P57		TML			IO1 (IO1_VDD)	CFP35[1:0]/P3_47_CFP register
O P4 O P43 O P43 O P44 O P54 O P54	512	P36			IO1 (IO1_VDD)	CFP36[1:0]/P3_47_CFP register
O P4: O P5: O P5:	40	P37	100,000		IO1 (IO1_VDD)	CFP37[1:0]/P3_47_CFP register
O P4/3 O P4/4 O P4/4 N/A P4/4 O P4/4 N/A P4/4 O P5/5 O P5/5	-	US_SDI0	I2S_SDO	I2CM_SDA	IO2 (IO2_VDD)	CFP40[1:0]/P4_03_CFP register
O P4: O P4: N/A P4: O P5: O P5:		US_SDO0	I2S_WS	I2CM_SCL	IO2 (IO2_VDD)	CFP41[1:0]/P4_03_CFP register
O P44 N/A P44 O P50 O P50 O P50		US_SCK0	I2S_SCK	ATMA	IO2 (IO2_VDD)	CFP42[1:0]/P4_03_CFP register
N/A P45 O P56 O P56	-	#US_SSI0	I2S_MCLK	TML	IO2 (IO2_VDD)	CFP43[1:0]/P4_03_CFP register
O P50 O P50		EXCL1	ТМН	I2CS_SDA	IO2 (IO2_VDD)	CFP44[1:0]/P4_45_CFP register
O P5	-	ATMA	TML	#I2CS_BRST	IO2 (IO2_VDD)	CFP45[1:0]/P4_45_CFP register
-		US_SDI1	CMU_CLK	REMC_IN	IO2 (IO2_VDD)	CFP50[1:0]/P5_03_CFP register
O IP5:		US_SDO1	#WDT_NMI	REMC_OUT	IO2 (IO2_VDD)	CFP51[1:0]/P5_03_CFP register
		US_SCK1	WDT_CLK	I2CS_SCL	IO2 (IO2_VDD)	CFP52[1:0]/P5_03_CFP register
N/A P5		#US_SSI1	#ADTRG	EXCL0	IO2 (IO2_VDD)	CFP53[1:0]/P5_03_CFP register
O P54		#SMRD	FPFRAME		IO2 (IO2_VDD)	CFP54[1:0]/P5_47_CFP register
O P5		#SMWR	FPLINE		IO2 (IO2_VDD)	CFP55[1:0]/P5_47_CFP register
O P5		REMC_IN	FPSHIFT		IO2 (IO2_VDD)	CFP56[1:0]/P5_47_CFP register
O P5		REMC_OUT	FPDRDY		IO2 (IO2_VDD)	CFP57[1:0]/P5_47_CFP register
O P6	60	A0/#BSL			Bus (BUSIO_VDD)	CFP60[1:0]/P6_03_CFP register
O P6 [.]		A1			Bus (BUSIO_VDD)	CFP61[1:0]/P6_03_CFP register
O P63	62	A2			Bus (BUSIO_VDD)	CFP62[1:0]/P6_03_CFP register
O P6	63	A3			Bus (BUSIO_VDD)	CFP63[1:0]/P6_03_CFP register
O P64	64	A4			Bus (BUSIO_VDD)	CFP64[1:0]/P6_47_CFP register
O P6	65	A5			Bus (BUSIO_VDD)	CFP65[1:0]/P6_47_CFP register
O P6	66	A6			Bus (BUSIO_VDD)	CFP66[1:0]/P6_47_CFP register
O P6	67	A7			Bus (BUSIO_VDD)	CFP67[1:0]/P6_47_CFP register
O P7	70	A8			Bus (BUSIO_VDD)	CFP70[1:0]/P7_03_CFP register
O P7 [.]	71	A9			Bus (BUSIO_VDD)	CFP71[1:0]/P7_03_CFP register
O P7		A10			Bus (BUSIO_VDD)	CFP72[1:0]/P7_03_CFP register
O P7;		A11			Bus (BUSIO_VDD)	CFP73[1:0]/P7_03_CFP register
O P74		A12			Bus (BUSIO_VDD)	CFP74[1:0]/P7_47_CFP register
0 P7		A13			Bus (BUSIO_VDD)	CFP75[1:0]/P7_47_CFP register
0 P7		A14			Bus (BUSIO_VDD)	CFP76[1:0]/P7_47_CFP register
0 P7		A15			Bus (BUSIO_VDD)	CFP77[1:0]/P7_47_CFP register
O P8		A16			Bus (BUSIO_VDD)	CFP80[1:0]/P8_03_CFP register
0 P8		A17			Bus (BUSIO_VDD)	CFP81[1:0]/P8_03_CFP register
0 P8		A17 A18			Bus (BUSIO_VDD)	CFP82[1:0]/P8_03_CFP register
O P8		A10 A19			Bus (BUSIO_VDD)	CFP83[1:0]/P8_03_CFP register

Table 25.2.1 Input/Output Pin Function Selection

S1C17803 TECHNICAL MANUAL

100pin package	Pin function 1 CFP <i>xx</i> = 0x0 (default)	Pin function 2 CFP <i>xx</i> = 0x1	Pin function 3 CFP <i>xx</i> = 0x2	Pin function 4 CFP <i>xx</i> = 0x3	I/O group (voltage)	Port function select bit
0	P84	A20	#CE1		Bus (BUSIO_VDD)	CFP84[1:0]/P8_46_CFP register
N/A	P85	A21			Bus (BUSIO_VDD)	CFP85[1:0]/P8_46_CFP register
N/A	P86	A22			Bus (BUSIO_VDD)	CFP86[1:0]/P8_46_CFP register
0	P90	D0			Bus (BUSIO_VDD)	CFP90[1:0]/P9_03_CFP register
0	P91	D1			Bus (BUSIO_VDD)	CFP91[1:0]/P9_03_CFP register
0	P92	D2			Bus (BUSIO_VDD)	CFP92[1:0]/P9_03_CFP register
0	P93	D3			Bus (BUSIO_VDD)	CFP93[1:0]/P9_03_CFP register
0	P94	D4			Bus (BUSIO_VDD)	CFP94[1:0]/P9_47_CFP register
0	P95	D5			Bus (BUSIO_VDD)	CFP95[1:0]/P9_47_CFP register
0	P96	D6			Bus (BUSIO_VDD)	CFP96[1:0]/P9_47_CFP register
0	P97	D7			Bus (BUSIO_VDD)	CFP97[1:0]/P9_47_CFP register
0	PA0	#CE0			Bus (BUSIO_VDD)	CFPA0[1:0]/PA_03_CFP register
N/A	PA1	#CE1			Bus (BUSIO_VDD)	CFPA1[1:0]/PA_03_CFP register
0	PA2	#CE2			Bus (BUSIO_VDD)	CFPA2[1:0]/PA_03_CFP register
N/A	PA3	#CE3			Bus (BUSIO_VDD)	CFPA3[1:0]/PA_03_CFP register
0	PA4	#RD			Bus (BUSIO_VDD)	CFPA4[1:0]/PA_47_CFP register
0	PA5	#WRL			Bus (BUSIO_VDD)	CFPA5[1:0]/PA_47_CFP register
N/A	PA6	#WRH/#BSH			Bus (BUSIO_VDD)	CFPA6[1:0]/PA_47_CFP register
0	PA7	#WAIT			Bus (BUSIO_VDD)	CFPA7[1:0]/PA_47_CFP register
N/A	PB0	D8			Bus (BUSIO_VDD)	CFPB0[1:0]/PB_03_CFP register
N/A	PB1	D9			Bus (BUSIO_VDD)	CFPB1[1:0]/PB_03_CFP register
N/A	PB2	D10			Bus (BUSIO_VDD)	CFPB2[1:0]/PB_03_CFP register
N/A	PB3	D11			Bus (BUSIO_VDD)	CFPB3[1:0]/PB_03_CFP register
N/A	PB4	D12			Bus (BUSIO_VDD)	CFPB4[1:0]/PB_47_CFP register
N/A	PB5	D13			Bus (BUSIO_VDD)	CFPB5[1:0]/PB_47_CFP register
N/A	PB6	D14			Bus (BUSIO_VDD)	CFPB6[1:0]/PB_47_CFP register
N/A	PB7	D15			Bus (BUSIO_VDD)	CFPB7[1:0]/PB_47_CFP register
0	PC0	I2S_SDO	FPDAT0		IO2 (IO2_VDD)	CFPC0[1:0]/PC_03_CFP register
0	PC1	I2S_WS	FPDAT1		IO2 (IO2_VDD)	CFPC1[1:0]/PC_03_CFP register
0	PC2	I2S_SCK	FPDAT2		IO2 (IO2_VDD)	CFPC2[1:0]/PC_03_CFP register
0	PC3	I2S_MCLK	FPDAT3		IO2 (IO2_VDD)	CFPC3[1:0]/PC_03_CFP register
0	PC4	ТМН	FPDAT4		IO2 (IO2_VDD)	CFPC4[1:0]/PC_47_CFP register
0	PC5	TML	FPDAT5		IO2 (IO2_VDD)	CFPC5[1:0]/PC_47_CFP register
0	PC6	EXCL0	FPDAT6		IO2 (IO2_VDD)	CFPC6[1:0]/PC_47_CFP register
0	PC7	АТМВ	FPDAT7		IO2 (IO2_VDD)	CFPC7[1:0]/PC_47_CFP register

At initial reset, each I/O port pin (Pxy) is initialized for the default function ("Pin function 1" in Table 25.2.1).

For information on functions other than the I/O ports, see "Pin Descriptions" in the "Overview" chapter or the descriptions of peripheral modules.

The sections below describe port functions with the pins set as general-purpose I/O ports.

Note: The port function select registers (P*x*_03_CFP and P*x*_47_CFP) are write-protected. Before these registers can be rewritten, the write protection must be removed by writing data 0x96 to PFWEN[7:0]/PF_WREN register. Note that since unnecessary rewrites to the port function select registers could lead to erratic system operation, PFWEN[7:0] should be set to other than 0x96 unless the port function select registers must be rewritten.

25.3 Data Input/Output

Data input/output control

The I/O ports allow selection of the data input/output direction for each bit using PxIOy/Px_IO register. Set PxIOy to 0 (default) to configure an I/O port for input; set PxIOy to 1 to configure an I/O port for output.

The input/output direction of ports with a peripheral module function selected is controlled by the peripheral module. PxIOy settings are ignored.

25 I/O Ports (GPIO)

Data input

To input an external signal and read out the value, set PxIOy to 0 (input mode, default). The I/O port is placed into high-impedance status and it functions as an input port.

In input mode, the external signal level can be read out directly from $PxINy/Px_IN$ register. The value read will be 1 when the input pin is at high level and 0 when it is at low level.

The port pin status can also be read in output mode (PxIOy = 1). In this case, the value actually output the port can be read out from PxINy.

Data output

To output data from the port pin, set PxIOy to 1 (output mode). The I/O port then functions as an output port, and the value set in the $PxOUTy/Px_OUT$ register is output from the port pin. The port pin outputs High level when PxOUTy is set to 1 and Low level when set to 0. Writing to PxOUTy is possible without affecting pin status, even in input mode.

25.4 Port Interrupt

The GPIO module has two interrupt systems (port interrupts 0 and 1) and the ports can be selected for generating each cause of interrupt.

The interrupt trigger conditions can also be selected from between input signal edge (rising edge or falling edge) and input signal level (high level or low level).

Figure 25.4.1 shows the configuration of the port interrupt circuit.




Figure 25.4.1 Port Interrupt Circuit Configuration

Interrupt port selection

The port interrupt 0 system uses the eight ports selected from among P2[7:0] and P8[6:0] to generate interrupts. Select the ports using PSEL0[6:0]/PP_SEL0 register.

Setting	0	1	2	3	4	5	6	7
Setting	PSEL00	PSEL01	PSEL02	PSEL03	PSEL04	PSEL05	PSEL06	PSEL07
0 (default)	P20	P21	P22	P23	P24	P25	P26	P27
1	P80	P81	P82	P83	P84	P85	P86	– (P27)

Table 25.4.1 Selecting Port Used For Port Interrupt 0

The port interrupt 1 system uses the eight ports selected from among PA[7:0] and P4[5:0] to generate interrupts. Select the ports using PSEL1[5:0]/PP_SEL1 register.

Catting	0	1	2	3	4	5	6	7
Setting	PSEL10	PSEL11	PSEL12	PSEL13	PSEL14	PSEL15	PSEL16	PSEL17
0 (default)	PA0	PA1	PA2	PA3	PA4	PA5	PA6	PA7
1	P40	P41	P42	P43	P44	P45	- (PA6)	- (PA7)

Table 25.4.2 Selecting Port Used For Port Interrupt 1

The P2/P8 and PA/P4 ports include chattering filters that can be enabled/disabled via software. The chattering filter is effective for generating interrupts. See Section 25.5 for the chattering filter.

Trigger mode and polarity selection

The GPIO module provides two trigger modes to set the interrupt flags: edge trigger mode and level trigger mode. The trigger mode for each port can be selected using PEDGE0[7:0]/PP_EDGE0 register for port interrupt 0 and PEDGE1[7:0]/PP_EDGE1 register for port interrupt 1.

When a PEDGE bit is set to 0 (default), the corresponding port is set to edge trigger mode. In edge trigger mode, the interrupt flag is set at the active edge of the input signal and it retains 1 until reset via software.

When a PEDGE bit is set to 1, the corresponding port is set to level trigger mode. In level trigger mode, the interrupt flag is set when the input signal goes the active level and it retains 1 until reset via software.

In SLEEP mode, the CMU senses the port interrupt signal level to cancel SLEEP mode. Therefore, the GPIO module sends a level signal to the CMU in SLEEP mode even if edge trigger mode is selected.

The active level/edge of the input signal can be selected using PPOL0[7:0]/PP_POL0 register for port interrupt 0 and PPOL1[7:0]/PP_POL1 register for port interrupt 1.

When a PPOL bit is set to 0 (default), high level (in level trigger mode) or rising edge (in edge trigger mode) is selected.

When a PPOL bit is set to 1, low level (in level trigger mode) or falling edge (in edge trigger mode) is selected.

PEDGE	PPOL	Port input interrupt condition				
1	1	Low level input				
1	0	High level input				
0	1	Falling edge input				
0	0	Rising edge input				

Table 25.4.3 Port Interrupt Conditions

Interrupt flags

The port interrupt 0 system provides eight interrupt flags (PFLAG0[7:0]/PP_FLAG0 register) corresponding to the interrupt input ports. The port interrupt 1 system provides eight interrupt flags (PFLAG1[7:0]/PP_FLAG1 register).

In level trigger mode, the interrupt flag is set according to the input signal level.

In edge trigger mode, the interrupt flag is set at the active edge of the input signal. In this mode, the interrupt flag must be reset by writing 1 after an interrupt occurs.

Interrupt enable bits

Each port in the port interrupt system can be enabled or disabled to generate interrupts using the corresponding interrupt enable bit (PIE0[7:0]/PP_IE0 register and PIE1[7:0]/PP_IE1 register).

To enable interrupts, set the PIE bit to 1. To disable interrupts, set the PIE bit to 0.

When a PFLAG bit is set to 1 while the corresponding PIE bit is set to 1, an interrupt request signal is output to the ITC. An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

25.5 Chattering Filters (P2/P8 and PA/P4 Ports)

The P2/P8 and PA/P4 ports include a chattering filter circuit for key entry that can be disabled or enabled with a sampling clock specified individually for the four Px[3:0] and Px[7:4] ports using $PxCHAT1[2:0]/Px_CHAT$ register and $PxCHAT2[2:0]/Px_CHAT$ register, respectively. (x = 2 or A)

When the chattering filter is enabled, pulses shorter than the filter time shown in the table below will be filtered as noise.

	lening Filler Sellings
PxCHAT1[2:0]/PxCHAT2[2:0]	Filter time
0x7	64/fpclk2
0x6	32/fpclk2
0x5	16/fpclk2
0x4	8/fpclk2
0x3	4/fpclk2
0x2	2/fpclk2
0x1	1/fpclk2
0x0	Not filtered
	(Default: 0x0)

Tabla 25 5 1	Chattering Filter S	ottinge

- **Notes:** The prescaler (PSC Ch.2) output is used as the filter clock. Therefore, The prescaler (PSC Ch.2) must be run to use the chattering filter.
 - Input interrupts will not be accepted when the CPU enters SLEEP mode with the chattering filter left on. The chattering filter should be bypassed (Not filtered) before executing the slp instruction.
 - The port interrupt must be disabled before setting the Px_CHAT register. Setting the register while the interrupt is enabled may generate inadvertent port interrupt.

25.6 Input Port Noise Filters

The S1C17803 provides noise filters to remove noise on the signals input from the ports shown below.

UART: SIN, #SCLK
US_SDI0, US_SDI1, US_SCK0, US_SCK1, #US_SSI0, #US_SSI1
SRAMC: #WAIT
I2CM: I2CM_SDA, I2CM_SCL
I2CS: I2CS_SDA, I2CS_SCL, #I2CS_BRST
REMC: REMC_IN
T16P: EXCL0
T16A: EXCL1, ATMA, ATMB
ADC10: #ADTRG

When using these noise filters, set ANFEN/PP_NFC register to 1. When ANFEN is set to 0 (default), the input signals bypass the noise filters.

Notes: • These noise filters cannot be enabled individually.

• The noise filters are not effective if these ports are used as general-purpose input port.

25.7 Control Register Details

r	1	Table 25.7.1 List of GPIO and	
Address		Register name	Function
0x80100	P0_IN	P0 Port Input Data Register	P0 port input data
0x80110	P1_IN	P1 Port Input Data Register	P1 port input data
0x80111	P1_OUT	P1 Port Output Data Register	P1 port output data
0x80112	P1_IO	P1 Port I/O Direction Register	Controls P1 port input/output directions.
0x80120	P2_IN	P2 Port Input Data Register	P2 port input data
0x80121	P2_OUT	P2 Port Output Data Register	P2 port output data
0x80122	P2_10	P2 Port I/O Direction Register	Controls P2 port input/output directions.
0x80124	PP_EDGE0	Port Interrupt 0 Trigger Mode Select Register	Selects the port interrupt 0 trigger mode.
0x80125	PP_IE0	Port Interrupt 0 Enable Register	Enables port interrupt 0.
0x80126	PP_POL0	Port Interrupt 0 Polarity Control Register	Selects the signal polarity for generating port interrupt 0.
0x80127	PP_FLAG0	Port Interrupt 0 Flag Register	Indicates/resets the port interrupt 0 occurrence status.
0x80128	P2_CHAT	P2 Port Chattering Filter Control Register	Controls the P2/P8 port chattering filters.
0x80130	P3_IN	P3 Port Input Data Register	P3 port input data
0x80131	P3_OUT	P3 Port Output Data Register	P3 port output data
0x80132	P3_10	P3 Port I/O Direction Register	Controls P3 port input/output directions.
0x80140	P4_IN	P4 Port Input Data Register	P4 port input data
0x80141	P4_OUT	P4 Port Output Data Register	P4 port output data
0x80142	P4 IO	P4 Port I/O Direction Register	Controls P4 port input/output directions.
0x80145	PP_SEL1	Port Interrupt 1 Port Select Register	Selects ports used for port interrupt 1.
0x80150	P5 IN	P5 Port Input Data Register	P5 port input data
0x80150	P5_OUT	P5 Port Output Data Register	P5 port output data
0x80152	P5_IO	P5 Port I/O Direction Register	Controls P5 port input/output directions.
0x80160	P6_IN	P6 Port Input Data Register	P6 port input data
0x80161	P6 OUT	P6 Port Output Data Register	P6 port output data
0x80162	P6_IO	P6 Port I/O Direction Register	Controls P6 port input/output directions.
0x80102 0x80170	P7_IN	P7 Port Input Data Register	P7 port input data
0x80170		· · · ·	
0x80171 0x80172	P7_OUT	P7 Port Output Data Register	P7 port output data
	P7_IO	P7 Port I/O Direction Register	Controls P7 port input/output directions.
0x80180	P8_IN	P8 Port Input Data Register	P8 port input data
0x80181	P8_OUT	P8 Port Output Data Register	P8 port output data
0x80182	P8_IO	P8 Port I/O Direction Register	Controls P8 port input/output directions.
0x80185	PP_SEL0	Port Interrupt 0 Port Select Register	Selects ports used for port interrupt 0.
0x80190	P9_IN	P9 Port Input Data Register	P9 port input data
0x80191	P9_OUT	P9 Port Output Data Register	P9 port output data
0x80192	P9_IO	P9 Port I/O Direction Register	Controls P9 port input/output directions.
0x801a0	PA_IN	PA Port Input Data Register	PA port input data
0x801a1	PA_OUT	PA Port Output Data Register	PA port output data
0x801a2	PA_IO	PA Port I/O Direction Register	Controls PA port input/output directions.
0x801a4	PP_EDGE1	Port Interrupt 1 Trigger Mode Select Register	Selects the port interrupt 1 trigger mode.
0x801a5	PP_IE1	Port Interrupt 1 Enable Register	Enables port interrupt 1.
0x801a6	PP_POL1	Port Interrupt 1 Polarity Control Register	Selects the signal polarity for generating port interrupt 1.
0x801a7	PP_FLAG1	Port Interrupt 1 Flag Register	Indicates/resets the port interrupt 1 occurrence status.
0x801a8	PA_CHAT	PA Port Chattering Filter Control Register	Controls the PA/P4 port chattering filters.
0x801b0	PB_IN	PB Port Input Data Register	PB port input data
0x801b1	PB_OUT	PB Port Output Data Register	PB port output data
0x801b2	PB_IO	PB Port I/O Direction Register	Controls PB port input/output directions.
0x801c0	PC_IN	PC Port Input Data Register	PC port input data
0x801c1	PC_OUT	PC Port Output Data Register	PC port output data
0x801c2	PC_IO	PC Port I/O Direction Register	Controls PC port input/output directions.
0x80200	P0_03CFP	P0[3:0] Port Function Select Register	Selects the P0[3:0] port functions.
0x80202	P1_03CFP	P1[3:0] Port Function Select Register	Selects the P1[3:0] port functions.
0x80203	P1_47CFP	P1[7:4] Port Function Select Register	Selects the P1[7:4] port functions.
0x80204	P2_03CFP	P2[3:0] Port Function Select Register	Selects the P2[3:0] port functions.
0x80205	P2_47CFP	P2[7:4] Port Function Select Register	Selects the P2[7:4] port functions.
0x80206	P3_03CFP	P3[3:0] Port Function Select Register	Selects the P3[3:0] port functions.
0x80207	P3_47CFP	P3[7:4] Port Function Select Register	Selects the P3[7:4] port functions.
0x80208	P4_03CFP	P4[3:0] Port Function Select Register	Selects the P4[3:0] port functions.
0x80209	P4_45CFP	P4[5:4] Port Function Select Register	Selects the P4[5:4] port functions.
0x8020a	P5_03CFP	P5[3:0] Port Function Select Register	Selects the P5[3:0] port functions.
0x8020b	P5_47CFP	P5[7:4] Port Function Select Register	Selects the P5[7:4] port functions.
0x8020c	P6_03CFP	P6[3:0] Port Function Select Register	Selects the P6[3:0] port functions.
0x80200	P6_47CFP	P6[7:4] Port Function Select Register	Selects the P6[7:4] port functions.
0x80200 0x8020e	P7_03CFP	P7[3:0] Port Function Select Register	Selects the P7[3:0] port functions.
0x8020e 0x8020f	P7_03CFP	P7[7:4] Port Function Select Register	Selects the P7[3:0] port functions.
0100201			

Table 25.7.1 List of GPIO and Port MUX Registers

Address		Register name	Function
0x80210	P8_03CFP	P8[3:0] Port Function Select Register	Selects the P8[3:0] port functions.
0x80211	P8_46CFP	P8[6:4] Port Function Select Register	Selects the P8[6:4] port functions.
0x80212	P9_03CFP	P9[3:0] Port Function Select Register	Selects the P9[3:0] port functions.
0x80213	P9_47CFP	P9[7:4] Port Function Select Register	Selects the P9[7:4] port functions.
0x80214	PA_03CFP	PA[3:0] Port Function Select Register	Selects the PA[3:0] port functions.
0x80215	PA_47CFP	PA[7:4] Port Function Select Register	Selects the PA[7:4] port functions.
0x80216	PB_03CFP	PB[3:0] Port Function Select Register	Selects the PB[3:0] port functions.
0x80217	PB_47CFP	PB[7:4] Port Function Select Register	Selects the PB[7:4] port functions.
0x80218	PC_03CFP	PC[3:0] Port Function Select Register	Selects the PC[3:0] port functions.
0x80219	PC_47CFP	PC[7:4] Port Function Select Register	Selects the PC[7:4] port functions.
0x8023e	PP_NFC	P Port Noise Filter Control Register	Controls the noise filters for P ports.
0x8023f	PF_WREN	Port Function Protect Register	Enables writing to the port function select registers.

The I/O port registers are described in detail below. These are 8-bit registers.

Notes: • When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

The port function select registers (Px_03_CFP and Px_47_CFP) are write-protected. Before
these registers can be rewritten, the write protection must be removed by writing data 0x96 to
PFWEN[7:0]/PF_WREN register. Note that since unnecessary rewrites to the port function select registers could lead to erratic system operation, PFWEN[7:0] should be set to other than
0x96 unless the port function select registers must be rewritten.

Px Port Input Data Registers (Px_IN)

	•							
Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Px Port Input	0x80100	D7–0	P <i>x</i> IN[7:0]	Px[7:0] port input data	1 1 (H) 0 0 (L)	×	R	
Data Register	0x80110							
(P <i>x</i> _IN)	I							
	0x801c0							
	(8 bits)							

Note: P0IN[3:0], P4IN[5:0], and P8IN[6:0] only are available for P0, P4, and P8 ports, respectively. Other bits are reserved and always read as 0.

D[7:0] PxIN[7:0]: Px[7:0] Port Input Data Bits

The port pin status can be read out. (Default: external input status)

1 (R): High level

0 (R): Low level

PxINy corresponds directly to the Pxy pin. The pin voltage level can be read out (even if the port is set to output mode ($PxIOy/Px_IO$ register = 1). The value read out will be 1 when the pin voltage is high and 0 when low. Writing operations to the read-only PxINy is disabled.

Px Port Output Data Registers (Px_OUT)

Register name	Address	Bit	Name	Function	Sett	ing	Init.	R/W	Remarks
Px Port Output	0x80111	D7–0	PxOUT[7:0]	Px[7:0] port output data	1 1 (H)	0 0 (L)	0	R/W	
Data Register	0x80121								
(P <i>x</i> _OUT)	I								
	0x801c1								
	(8 bits)								

Note: P4OUT[5:0] and P8OUT[6:0] only are available for P4 and P8 ports, respectively. Other bits are reserved and always read as 0. The P0 port does not have an output data register.

D[7:0] PxOUT[7:0]: Px[7:0] Port Output Data Bits

Sets the data to be output from the port pin.

1 (R/W): High level

0 (R/W): Low level (default)

PxOUTy corresponds directly to the Pxy pins. The data written will be output unchanged from the port pins when the port is set to output mode ($PxIOy/Px_IO$ register = 1). The port pin will be high when the data bit is set to 1 and low when set to 0.

Port data can also be written in input mode (PxIOy = 0) (the pin status is unaffected).

Px Port I/O Direction Registers (Px_IO)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Px Port	0x80112	D7–0	PxIO[7:0]	Px[7:0] port I/O direction control	1 Output 0 Input	0	R/W	
I/O Direction	0x80122							
Register	I							
(P <i>x</i> _OEN)	0x801c2							
	(8 bits)							

Note: P4IO[5:0] and P8IO[6:0] only are available for P4 and P8 ports, respectively. Other bits are reserved and always read as 0. The P0 port does not have an I/O direction register.

D[7:0] PxIO[7:0]: Px[7:0] Port I/O Direction Control Bits

Sets the port to input or output mode.

1 (R/W): Output mode

0 (R/W): Input mode (default)

PxIOy is the I/O direction control bit that corresponds directly to Pxy port. Setting to 1 enables output and the data set in PxOUTy is output from the port pin. Output is disabled when PxIOy is set to 0, and the port pin is set into high-impedance status for inputting an external signal. The peripheral module determines whether output is enabled or disabled when the port is used for a peripheral module function.

Port Interrupt 0 Port Select Register (PP_SEL0)

Register name	Address	Bit	Name	Function	Setting			g	Init.	R/W	Remarks
Port Interrupt 0	0x80185	D7	PSEL07	Port interrupt 07 port select		P2	7		0	R	
Port Select	(8 bits)	D6	PSEL06	Port interrupt 06 port select	1	P86	0	P26	0	R/W	
Register	Í	D5	PSEL05	Port interrupt 05 port select	1	P85	0	P25	0	R/W	
(PP_SEL0)		D4	PSEL04	Port interrupt 04 port select	1	P84	0	P24	0	R/W	
		D3	PSEL03	Port interrupt 03 port select	1	P83	0	P23	0	R/W	
	Í	D2	PSEL02	Port interrupt 02 port select	1	P82	0	P22	0	R/W	
		D1	PSEL01	Port interrupt 01 port select	1	P81	0	P21	0	R/W	
		D0	PSEL00	Port interrupt 00 port select	1	P80	0	P20	0	R/W	

D[7:0] PSEL0[7:0]: Port Interrupt 0[7:0] Port Select Bits

Selects the ports used for generating port interrupt 0.

1 (R/W): P8y port

0 (R/W): P2y port (default)

PSEL07 is a read only bit that is fixed at 0 (always P27 is selected).

Port Interrupt 1 Port Select Register (PP_SEL1)

Register name	Address	Bit	Name	Function	Setting			9	Init.	R/W	Remarks
Port Interrupt 1	0x80145	D7	PSEL17	Port interrupt 17 port select	PA7				0	R	
Port Select	(8 bits)	D6	PSEL16	Port interrupt 16 port select	PA6			0	R		
Register		D5	PSEL15	Port interrupt 15 port select	1	P45	0	PA5	0	R/W	
(PP_SEL1)		D4	PSEL14	Port interrupt 14 port select	1	P44	0	PA4	0	R/W	
		D3	PSEL13	Port interrupt 13 port select	1	P43	0	PA3	0	R/W	
		D2	PSEL12	Port interrupt 12 port select	1	P42	0	PA2	0	R/W	
		D1	PSEL11	Port interrupt 11 port select	1	P41	0	PA1	0	R/W	
		D0	PSEL10	Port interrupt 10 port select	1	P40	0	PA0	0	R/W	

D[7:0] PSEL1[7:0]: Port Interrupt 1[7:0] Port Select Bits

Selects the ports used for generating port interrupt 1.

1 (R/W): P4y port

0 (R/W): PAy port (default)

PSEL16 and PSEL17 are read only bits that are fixed at 0 (always PA6 and PA7 are selected).

			55	J		· -	_		,		
Register name	Address	Bit	Name	Function		Sett	in	g	Init.	R/W	Remarks
Port Interrupt 0	0x80124	D7	PEDGE07	Port int. 07 trigger mode select	1	Level trigger	0	Edge trigger	0	R/W	
Trigger Mode	(8 bits)	D6	PEDGE06	Port int. 06 trigger mode select	1	Level trigger	0	Edge trigger	0	R/W	
Select Register		D5	PEDGE05	Port int. 05 trigger mode select	1	Level trigger	0	Edge trigger	0	R/W	
(PP_EDGE0)		D4	PEDGE04	Port int. 04 trigger mode select	1	Level trigger	0	Edge trigger	0	R/W	
		D3	PEDGE03	Port int. 03 trigger mode select	1	Level trigger	0	Edge trigger	0	R/W	
		D2	PEDGE02	Port int. 02 trigger mode select	1	Level trigger	0	Edge trigger	0	R/W	
		D1	PEDGE01	Port int. 01 trigger mode select	1	Level trigger	0	Edge trigger	0	R/W	
		D0	PEDGE00	Port int. 00 trigger mode select	1	Level trigger	0	Edge trigger	0	R/W	

Port Interrupt 0 Trigger Mode Select Register (PP_EDGE0)

D[7:0] PEDGE0[7:0]: Port Interrupt 0[7:0] Trigger Mode Select Bits

Selects trigger modes of the ports used for port interrupt 0.

1 (R/W): Level trigger mode

0 (R/W): Edge trigger mode (default)

When a PEDGE bit is set to 0 (default), the corresponding port is set to edge trigger mode. In edge trigger mode, the interrupt flag is set at the active edge of the input signal and it retains 1 until reset via software.

When a PEDGE bit is set to 1, the corresponding port is set to level trigger mode. In level trigger mode, the interrupt flag is set when the input signal goes the active level and it retains 1 until reset via software. In SLEEP mode, the CMU senses the port interrupt signal level to cancel SLEEP mode. Therefore, the GPIO module sends a level signal to the CMU in SLEEP mode even if edge trigger mode is selected.

Port Interrupt 1 Trigger Mode Select Register (PP_EDGE1)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks
Port Interrupt 1	0x801a4	D7	PEDGE17	Port int. 17 trigger mode select	1	Level trigger 0	Edge trigger	0	R/W	
Trigger Mode	(8 bits)	D6	PEDGE16	Port int. 16 trigger mode select	1	Level trigger 0	Edge trigger	0	R/W	
Select Register		D5	PEDGE15	Port int. 15 trigger mode select	1	Level trigger 0	Edge trigger	0	R/W	
(PP_EDGE1)		D4	PEDGE14	Port int. 14 trigger mode select	1	Level trigger 0	Edge trigger	0	R/W	
		D3	PEDGE13	Port int. 13 trigger mode select	1	Level trigger 0	Edge trigger	0	R/W	
		D2	PEDGE12	Port int. 12 trigger mode select	1	Level trigger 0	Edge trigger	0	R/W	
		D1	PEDGE11	Port int. 11 trigger mode select	1	Level trigger 0	Edge trigger	0	R/W	
		D0	PEDGE10	Port int. 10 trigger mode select	1	Level trigger 0	Edge trigger	0	R/W	

D[7:0] PEDGE1[7:0]: Port Interrupt 1[7:0] Trigger Mode Select Bits

Selects trigger modes of the ports used for port interrupt 1.

1 (R/W): Level trigger mode

0 (R/W): Edge trigger mode (default)

See the descriptions of PEDGE0[7:0]/PP_EDGE0 register.

Port Interrupt 0 Enable Register (PP_IE0)

Register name	Address	Bit	Name	Function	Setting				Init.	R/W	Remarks
Port Interrupt 0	0x80125	D7	PIE07	Port interrupt 07 enable	1	Enable	0	Disable	0	R/W	
Enable Register	(8 bits)	D6	PIE06	Port interrupt 06 enable	1	Enable	0	Disable	0	R/W	
(PP_IE0)		D5	PIE05	Port interrupt 05 enable	1	Enable	0	Disable	0	R/W	
		D4	PIE04	Port interrupt 04 enable	1	Enable	0	Disable	0	R/W	
		D3	PIE03	Port interrupt 03 enable	1	Enable	0	Disable	0	R/W	
		D2	PIE02	Port interrupt 02 enable	1	Enable	0	Disable	0	R/W	
		D1	PIE01	Port interrupt 01 enable	1	Enable	0	Disable	0	R/W	
		D0	PIE00	Port interrupt 00 enable	1	Enable	0	Disable	0	R/W	

D[7:0] PIE0[7:0]: Port Interrupt 0[7:0] Enable Bits

Enables or disables the ports to generate port interrupt 0.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Port Interrupt 1 Enable Register (PP_IE1)

Register name	Address	Bit	Name	Function	Setting			J	Init.	R/W	Remarks
Port Interrupt 1	0x801a5	D7	PIE17	Port interrupt 17 enable	1	Enable	0	Disable	0	R/W	
Enable Register	(8 bits)	D6	PIE16	Port interrupt 16 enable	1	Enable	0	Disable	0	R/W	
(PP_IE1)		D5	PIE15	Port interrupt 15 enable	1	Enable	0	Disable	0	R/W	
		D4	PIE14	Port interrupt 14 enable	1	Enable	0	Disable	0	R/W	
		D3	PIE13	Port interrupt 13 enable	1	Enable	0	Disable	0	R/W	
		D2	PIE12	Port interrupt 12 enable	1	Enable	0	Disable	0	R/W	
		D1	PIE11	Port interrupt 11 enable	1	Enable	0	Disable	0	R/W	
		D0	PIE10	Port interrupt 10 enable	1	Enable	0	Disable	0	R/W	

D[7:0] PIE1[7:0]: Port Interrupt 1[7:0] Enable Bits

Enables or disables the ports to generate port interrupt 1.

- 1 (R/W): Interrupt enabled
- 0 (R/W): Interrupt disabled (default)

Port Interrupt 0 Polarity Control Register (PP_POL0)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Port Interrupt 0	0x80126	D7	PPOL07	Port int. 07 signal polarity select	1 Low / ↓ 0 High / ↑	0	R/W	
Polarity Control	(8 bits)	D6	PPOL06	Port int. 06 signal polarity select	1 Low / ↓ 0 High / ↑	0	R/W	
Register		D5	PPOL05	Port int. 05 signal polarity select	1 Low / ↓ 0 High / ↑	0	R/W	
(PP_POL0)		D4	PPOL04	Port int. 04 signal polarity select	1 Low / ↓ 0 High / ↑	0	R/W	
		D3	PPOL03	Port int. 03 signal polarity select	1 Low / ↓ 0 High / ↑	0	R/W	
		D2	PPOL02	Port int. 02 signal polarity select	1 Low / ↓ 0 High / ↑	0	R/W	
		D1	PPOL01	Port int. 01 signal polarity select	1 Low / ↓ 0 High / ↑	0	R/W	
		D0	PPOL00	Port int. 00 signal polarity select	1 Low / ↓ 0 High / ↑	0	R/W	

D[7:0] PPOL0[7:0]: Port Interrupt 0[7:0] Signal Polarity Select Bits

Selects the interrupt trigger level or edge for the ports used for port interrupt 0.

1 (R/W): Low level/Falling edge

0 (R/W): High level/Rising edge (default)

When a PPOL bit is set to 0 (default), high level (in level trigger mode) or rising edge (in edge trigger mode) is selected as the interrupt generating condition of the corresponding port.

When a PPOL bit is set to 1, low level (in level trigger mode) or falling edge (in edge trigger mode) is selected.

				•	•	_	,			
Register name	Address	Bit	Name	Function		Set	tting	Init.	R/W	Remarks
Port Interrupt 1	0x801a6	D7	PPOL17	Port int. 17 signal polarity select	1	Low /↓	0 High / ↑	0	R/W	
Polarity Control	(8 bits)	D6	PPOL16	Port int. 16 signal polarity select	1	Low /↓	0 High / ↑	0	R/W	
Register		D5	PPOL15	Port int. 15 signal polarity select	1	Low /↓	0 High / ↑	0	R/W	
(PP_POL1)		D4	PPOL14	Port int. 14 signal polarity select	1	Low /↓	0 High / ↑	0	R/W	
		D3	PPOL13	Port int. 13 signal polarity select	1	Low /↓	0 High / ↑	0	R/W	
		D2	PPOL12	Port int. 12 signal polarity select	1	Low /↓	0 High / ↑	0	R/W	
		D1	PPOL11	Port int. 11 signal polarity select	1	Low /↓	0 High / ↑	0	R/W	
		D0	PPOL10	Port int. 10 signal polarity select	1	Low /↓	0 High / ↑	0	R/W	

Port Interrupt 1 Polarity Control Register (PP_POL1)

D[7:0] PPOL1[7:0]: Port Interrupt 1[7:0] Signal Polarity Select Bits

Selects the interrupt trigger level or edge for the ports used for port interrupt 1.

1 (R/W): Low level/Falling edge

0 (R/W): High level/Rising edge (default)

When a PPOL bit is set to 0 (default), high level (in level trigger mode) or rising edge (in edge trigger mode) is selected as the interrupt generating condition of the corresponding port.

When a PPOL bit is set to 1, low level (in level trigger mode) or falling edge (in edge trigger mode) is selected.

			5 5	· · -	/						
Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
Port Interrupt 0	0x80127	D7	PFLAG07	Port interrupt 07 flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1 in
Flag Register	(8 bits)	D6	PFLAG06	Port interrupt 06 flag	1	interrupt		interrupt not	0	R/W	edge trigger mode.
(PP_FLAG0)		D5	PFLAG05	Port interrupt 05 flag	1	occurred		occurred	0	R/W	
		D4	PFLAG04	Port interrupt 04 flag]				0	R/W	
		D3	PFLAG03	Port interrupt 03 flag	1				0	R/W	
		D2	PFLAG02	Port interrupt 02 flag	1				0	R/W	
		D1	PFLAG01	Port interrupt 01 flag]				0	R/W	
		D0	PFLAG00	Port interrupt 00 flag					0	R/W	

Port Interrupt 0 Flag Register (PP_FLAG0)

D[7:0] PFLAG0[7:0]: Port Interrupt 0[7:0] Flag Bits

These are interrupt flags indicating the interrupt cause occurrence status.

- 1 (R): Interrupt cause occurred
- 0 (R): No interrupt cause occurred (default)
- 1 (W): Reset flag
- 0 (W): Ignored

PFLAG is the interrupt flag corresponding to the individual ports for port interrupts and is set to 1 at the specified edge (rising or falling edge) or level (high or low) of the input signal. When the corresponding PIE bit has been set to 1, a port interrupt 0 request signal is also output to the ITC at the same time. An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

In edge trigger mode, the PFLAG bit is reset by writing 1. In level trigger mode, the PFLAG bit is reset by writing 1.

Port Interrupt 1 Flag Register (PP_FLAG1)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
Port Interrupt 1	0x801a7	D7	PFLAG17	Port interrupt 17 flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1 in
Flag Register	(8 bits)	D6	PFLAG16	Port interrupt 16 flag	1	interrupt		interrupt not	0	R/W	edge trigger mode.
(PP_FLAG1)		D5	PFLAG15	Port interrupt 15 flag	1	occurred		occurred	0	R/W	
		D4	PFLAG14	Port interrupt 14 flag					0	R/W]
		D3	PFLAG13	Port interrupt 13 flag					0	R/W]
		D2	PFLAG12	Port interrupt 12 flag]				0	R/W	
		D1	PFLAG11	Port interrupt 11 flag					0	R/W]]
		D0	PFLAG10	Port interrupt 10 flag					0	R/W	

D[7:0] PFLAG1[7:0]: Port Interrupt 1[7:0] Flag Bits

These are interrupt flags indicating the interrupt cause occurrence status.

- 1 (R): Interrupt cause occurred
- 0 (R): No interrupt cause occurred (default)
- 1 (W): Reset flag
- 0 (W): Ignored

PFLAG is the interrupt flag corresponding to the individual ports for port interrupts and is set to 1 at the specified edge (rising or falling edge) or level (high or low) of the input signal. When the corresponding PIE bit has been set to 1, a port interrupt 1 request signal is also output to the ITC at the same time. An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

In edge trigger mode, the PFLAG bit is reset by writing 1. In level trigger mode, the PFLAG bit is reset by writing 1.

Register name	Address	Bit	Name	Function	Sett	ing	Init.	R/W	Remarks
P2 Port	0x80128	D7	-	reserved	-	-	-	-	0 when being read.
Chattering	(8 bits)	D6-4	P2CHAT1	P2[7:4]/P8[6:4] chattering filter	P2CHAT1[2:0]	Filter time	0x0	R/W	-
Filter Control			[2:0]	time select	0x7	64/fpclk2	1		
Register					0x6	32/fpclk2			
(P2_CHAT)					0x5	16/fpclk2			
					0x4	8/fpclk2			
					0x3	4/fpclk2			
					0x2	2/fpclk2			
					0x1	1/fpclk2			
					0x0	None			
		D3	-	reserved	-	-	-	-	0 when being read.
		D2–0	P2CHAT0	P2[3:0]/P8[3:0] chattering filter	P2CHAT0[2:0]	Filter time	0x0	R/W	
			[2:0]	time select	0x7	64/fpclk2			
					0x6	32/fpclk2			
					0x5	16/fpclk2			
					0x4	8/fpclk2			
			[0x3	4/fpclk2			
			[0x2	2/fpclk2			
			[0x1	1/fpclk2			
					0x0	None			

P2 Port Chattering Filter Control Register (P2_CHAT)

D7 Reserved

D[6:4] P2CHAT1[2:0]: P2[7:4]/P8[6:4] Chattering Filter Time Select Bits

Configures the chattering filter circuit for the P2[7:4]/P8[6:4] ports.

D3 Reserved

D[2:0] P2CHAT0[2:0]: P2[3:0]/P8[3:0] Chattering Filter Time Select Bits

Configures the chattering filter circuit for the P2[3:0]/P8[3:0] ports.

The P2 and P8 (PA and P4) ports include a chattering filter circuit for key entry that can be disabled or enabled with a filter time specified individually for the four P2[3:0]/P8[3:0] (PA[3:0]/P4[3:0]) and P2[7:4]/P8[6:4] (PA[7:4]/P4[5:4]) ports using P2CHAT0[2:0] (PACHAT0[2:0]) and P2CHAT1[2:0] (PACHAT1[2:0]), respectively.

PxCHAT1[2:0]/PxCHAT0[2:0]	Filter time
0x7	64/fpclk2
0x6	32/fpclk2
0x5	16/fpclk2
0x4	8/fpclk2
0x3	4/fpclk2
0x2	2/fpclk2
0x1	1/fpclk2
0x0	Not filtered

Table 25.7.2 Cha	attering Filter Settings
------------------	--------------------------

(Default: 0x0)

- Notes: The prescaler (PSC Ch.2) output is used as the filter clock. Therefore, The prescaler (PSC Ch.2) must be run to use the chattering filter.
 - Input interrupts will not be accepted when the CPU enters SLEEP mode with the chattering filter left on. The chattering filter should be bypassed (Not filtered) before executing the slp instruction.
 - The port interrupt must be disabled before setting the Px_CHAT register. Setting the register while the interrupt is enabled may generate inadvertent port interrupt.

Register name	Address	Bit	Name	Function	Sett	ing	Init.	R/W	Remarks
PA Port	0x801a8	D7	-	reserved	_	-	-	-	0 when being read.
Chattering	(8 bits)	D6-4	PACHAT1	PA[7:4]/P4[5:4] chattering filter	PACHAT1[2:0]	Filter time	0x0	R/W	
Filter Control			[2:0]	time select	0x7	64/fpclk2	1		
Register					0x6	32/fpclk2			
(PA_CHAT)					0x5	16/fpclk2			
					0x4	8/fpclk2			
					0x3	4/fpclk2			
					0x2	2/fpclk2			
					0x1	1/fpclk2			
					0x0	None			
		D3	-	reserved	-	-	-	-	0 when being read.
		D2-0	PACHAT0	PA[3:0]/P4[3:0] chattering filter	PACHAT0[2:0]	Filter time	0x0	R/W	
			[2:0]	time select	0x7	64/fpclk2]		
					0x6	32/fpclk2			
					0x5	16/fpclk2			
					0x4	8/fpclk2			
					0x3	4/fpclk2			
					0x2	2/fpclk2			
					0x1	1/fpclk2			
					0x0	None			

PA Port Chattering Filter Control Register (PA_CHAT)

D7 Reserved

D[6:4] PACHAT1[2:0]: PA[7:4]/P4[5:4] Chattering Filter Time Select Bits

Configures the chattering filter circuit for the PA[7:4]/P4[5:4] ports.

D3 Reserved

D[2:0] PACHAT0[2:0]: PA[3:0]/P4[3:0] Chattering Filter Time Select Bits

Configures the chattering filter circuit for the PA[3:0]/P4[3:0] ports.

See the descriptions of P2CHAT0[2:0]/P2_CHAT register.

P0[3:0] Port Function Select Register (P0_03_CFP)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P0[3:0] Port	0x80200	D7–6	CFP03[1:0]	P03 port function select	CFP03[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved			
Register					0x2	reserved			
(P0_03_CFP)					0x1	P03			
					0x0	AIN3			
		D5–4	CFP02[1:0]	P02 port function select	CFP02[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	P02			
					0x0	AIN2			
		D3–2	CFP01[1:0]	P01 port function select	CFP01[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	P01			
					0x0	AIN1			
		D1–0	CFP00[1:0]	P00 port function select	CFP00[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	P00			
					0x0	AIN0			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP03[1:0]: P03 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): P03 port (GPIO) 0x0 (R/W): AIN3 (ADC) (default)

D[5:4] CFP02[1:0]: P02 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): P02 port (GPIO) 0x0 (R/W): AIN2 (ADC) (default) D[3:2] CFP01[1:0]: P01 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): P01 port (GPIO) 0x0 (R/W): AIN1 (ADC) (default)

D[1:0] CFP00[1:0]: P00 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): P00 port (GPIO)

0x0 (R/W): AIN0 (ADC) (default)

P1[3:0] Port Function Select Register (P1_03_CFP)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P1[3:0] Port	0x80202	D7–6	CFP13[1:0]	P13 port function select	CFP13[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved]		
Register					0x2	reserved			
(P1_03_CFP)					0x1	I2S_MCLK			
					0x0	P13			
		D5–4	CFP12[1:0]	P12 port function select	CFP12[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	I2S_SCK			
					0x0	P12			
		D3–2	CFP11[1:0]	P11 port function select	CFP11[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	I2S_WS			
					0x0	P11			
		D1–0	CFP10[1:0]	P10 port function select	CFP10[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	I2S_SDO			
					0x0	P10			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP13[1:0]: P13 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): I2S_MCLK (I2S) 0x0 (R/W): P13 port (GPIO) (default)

- D[5:4] CFP12[1:0]: P12 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): I2S_SCK (I2S) 0x0 (R/W): P12 port (GPIO) (default)
- D[3:2] CFP11[1:0]: P11 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): I2S_WS (I2S) 0x0 (R/W): P11 port (GPIO) (default)

D[1:0] CFP10[1:0]: P10 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): I2S_SDO (I2S) 0x0 (R/W): P10 port (GPIO) (default)

P1[7:4] Port Function Select Register (P1_47_CFP)

						-		-	
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P1[7:4] Port	0x80203	D7–6	CFP17[1:0]	P17 port function select	CFP17[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved	1		-
Register					0x2	reserved			
(P1_47_CFP)					0x1	REMC_OUT			
					0x0	P17			
		D5–4	CFP16[1:0]	P16 port function select	CFP16[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	REMC_IN			
					0x0	P16			
		D3–2	CFP15[1:0]	P15 port function select	CFP15[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	#ADTRG			
					0x0	P15			
		D1–0	CFP14[1:0]	P14 port function select	CFP14[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	CMU_CLK			
					0x0	P14			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP17[1:0]: P17 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): REMC_OUT (REMC) 0x0 (R/W): P17 port (GPIO) (default)

D[5:4] CFP16[1:0]: P16 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): REMC_IN (REMC) 0x0 (R/W): P16 port (GPIO) (default)

D[3:2] CFP15[1:0]: P15 Port Function Select Bits 0x3 (R/W): Reserved

0x2 (R/W): Reserved 0x1 (R/W): #ADTRG (ADC) 0x0 (R/W): P15 port (GPIO) (default)

D[1:0] CFP14[1:0]: P14 Port Function Select Bits 0x3 (R/W): Reserved

0x2 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): CMU_CLK (CMU) 0x0 (R/W): P14 port (GPIO) (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P2[3:0] Port	0x80204	D7–6	CFP23[1:0]	P23 port function select	CFP23[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	#SMWR			
Register					0x2	#US_SSI0			
(P2_03_CFP)					0x1	I2CS_SCL			
					0x0	P23			
		D5–4	CFP22[1:0]	P22 port function select	CFP22[1:0]	Function	0x0	R/W	
					0x3	#SMRD			
					0x2	US_SCK0			
					0x1	I2CS_SDA			
					0x0	P22			
		D3–2	CFP21[1:0]	P21 port function select	CFP21[1:0]	Function	0x0	R/W	
					0x3	TMH			
					0x2	US_SDO0			
					0x1	I2CM_SCL			
					0x0	P21			
		D1–0	CFP20[1:0]	P20 port function select	CFP20[1:0]	Function	0x0	R/W	
			[0x3	EXCL0			
			[0x2	US_SDI0			
			[0x1	I2CM_SDA			
					0x0	P20			

P2[3:0] Port Function Select Register (P2_03_CFP)

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP23[1:0]: P23 Port Function Select Bits

0x3 (R/W): #SMWR (CARD) 0x2 (R/W): #US_SSI0 (USI Ch.0) 0x1 (R/W): I2CS_SCL (I2CS) 0x0 (R/W): P23 port (GPIO) (default)

- D[5:4] CFP22[1:0]: P22 Port Function Select Bits 0x3 (R/W): #SMRD (CARD) 0x2 (R/W): US_SCK0 (USI Ch.0) 0x1 (R/W): I2CS_SDA (I2CS) 0x0 (R/W): P22 port (GPIO) (default)
- D[3:2] CFP21[1:0]: P21 Port Function Select Bits 0x3 (R/W): TMH (T16P) 0x2 (R/W): US_SDO0 (USI Ch.0) 0x1 (R/W): I2CM_SCL (I2CM) 0x0 (R/W): P21 port (GPIO) (default)
- D[1:0] CFP20[1:0]: P20 Port Function Select Bits 0x3 (R/W): EXCL0 (T16P) 0x2 (R/W): US_SDI0 (USI Ch.0) 0x1 (R/W): I2CM_SDA (I2CM) 0x0 (R/W): P20 port (GPIO) (default)

P2[7:4] Port Function Select Register (P2_47_CFP)

				·					
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P2[7:4] Port	0x80205	D7–6	CFP27[1:0]	P27 port function select	CFP27[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved			
Register					0x2	reserved			
(P2_47_CFP)					0x1	#SMWR			
					0x0	P27			
		D5–4	CFP26[1:0]	P26 port function select	CFP26[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	#SMRD			
					0x0	P26			
		D3–2	CFP25[1:0]	P25 port function select	CFP25[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	#I2CS_BRST			
					0x1	ATMB			
					0x0	P25			
		D1–0	CFP24[1:0]	P24 port function select	CFP24[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	#ADTRG			
					0x1	ATMA			
					0x0	P24			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP27[1:0]: P27 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): #SMWR (CARD) 0x0 (R/W): P27 port (GPIO) (default)

D[5:4] CFP26[1:0]: P26 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): #SMRD (CARD) 0x0 (R/W): P26 port (GPIO) (default)

D[3:2] CFP25[1:0]: P25 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): #I2CS_BRST (I2CS) 0x1 (R/W): ATMB (T16A) 0x0 (R/W): P25 port (GPIO) (default)

D[1:0] CFP24[1:0]: P24 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): #ADTRG (ADC) 0x1 (R/W): ATMA (T16A) 0x0 (R/W): P24 port (GPIO) (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P3[3:0] Port	0x80206	D7–6	CFP33[1:0]	P33 port function select	CFP33[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	#US_SSI1			
(P3_03_CFP)					0x1	#SCLK			
					0x0	P33			
		D5–4	CFP32[1:0]	P32 port function select	CFP32[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	US_SCK1			
					0x1	SOUT			
					0x0	P32			
		D3–2	CFP31[1:0]	P31 port function select	CFP31[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	US_SDO1			
					0x1	SIN			
					0x0	P31			
		D1–0	CFP30[1:0]	P30 port function select	CFP30[1:0]	Function	0x0	R/W	
					0x3	EXCL1			
					0x2	US_SDI1			
					0x1	WDT_CLK			
					0x0	P30			

P3[3:0] Port Function Select Register (P3_03_CFP)

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP33[1:0]: P33 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): #US_SSI1 (USI Ch.1) 0x1 (R/W): #SCLK (UART) 0x0 (R/W): P33 port (GPIO) (default)

D[5:4] CFP32[1:0]: P32 Port Function Select Bits 0x3 (R/W): Reserved

0x2 (R/W): VS_SCK1 (USI Ch.1) 0x1 (R/W): SOUT (UART) 0x0 (R/W): P32 port (GPIO) (default)

D[3:2] CFP31[1:0]: P31 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): US_SDO1 (USI Ch.1) 0x1 (R/W): SIN (UART) 0x0 (R/W): P31 port (GPIO) (default)

D[1:0] CFP30[1:0]: P30 Port Function Select Bits 0x3 (R/W): EXCL1 (T16A) 0x2 (R/W): US_SDI1 (USI Ch.1) 0x1 (R/W): WDT_CLK (WDT) 0x0 (R/W): P30 port (GPIO) (default)

P3[7:4] Port Function Select Register (P3_47_CFP)

<u> </u>				<u> </u>					
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P3[7:4] Port	0x80207	D7–6	CFP37[1:0]	P37 port function select	CFP37[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved	1		-
Register					0x2	reserved			
(P3_47_CFP)					0x1	P37			
					0x0	DST2			
		D5–4	CFP36[1:0]	P36 port function select	CFP36[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	P36			
					0x0	DSIO			
		D3–2	CFP35[1:0]	P35 port function select	CFP35[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	TML			
					0x0	P35			
		D1–0	CFP34[1:0]	P34 port function select	CFP34[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	ТМН			
					0x0	P34			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP37[1:0]: P37 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): P37 port (GPIO) 0x0 (R/W): DST2 (DBG) (default)

D[5:4] CFP36[1:0]: P36 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved

0x1 (R/W): P36 port (GPIO) 0x0 (R/W): DSIO (DBG) (default)

D[3:2] CFP35[1:0]: P35 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): TML (T16P) 0x0 (R/W): P35 port (GPIO) (default)

D[1:0] CFP34[1:0]: P34 Port Function Select Bits 0x3 (R/W): Reserved

0x2 (R/W): Reserved 0x1 (R/W): TMH (T16P) 0x0 (R/W): P34 port (GPIO) (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P4[3:0] Port	0x80208	D7–6	CFP43[1:0]	P43 port function select	CFP43[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	TML			
Register					0x2	I2S_MCLK			
(P4_03_CFP)					0x1	#US_SSI0			
					0x0	P43			
	[D5–4	CFP42[1:0]	P42 port function select	CFP42[1:0]	Function	0x0	R/W	
					0x3	ATMA			
					0x2	I2S_SCK			
					0x1	US_SCK0			
					0x0	P42			
		D3–2	CFP41[1:0]	P41 port function select	CFP41[1:0]	Function	0x0	R/W	
					0x3	I2CM_SCL			
					0x2	I2S_WS			
					0x1	US_SDO0			
					0x0	P41			
		D1–0	CFP40[1:0]	P40 port function select	CFP40[1:0]	Function	0x0	R/W	
					0x3	I2CM_SDA			
					0x2	I2S_SDO			
					0x1	US_SDI0			
					0x0	P40			

P4[3:0] Port Function Select Register (P4_03_CFP)

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP43[1:0]: P43 Port Function Select Bits

0x3 (R/W): TML (T16P) 0x2 (R/W): I2S_MCLK (I2S) 0x1 (R/W): #US_SSI0 (USI Ch.0) 0x0 (R/W): P43 port (GPIO) (default)

D[5:4] CFP42[1:0]: P42 Port Function Select Bits 0x3 (R/W): ATMA (T16A) 0x2 (R/W): I2S_SCK (I2S) 0x1 (R/W): US_SCK0 (USI Ch.0) 0x0 (R/W): P42 port (GPIO) (default)

D[3:2] CFP41[1:0]: P41 Port Function Select Bits 0x3 (R/W): I2CM_SCL (I2CM) 0x2 (R/W): I2S_WS (I2S) 0x1 (R/W): US_SDO0 (USI Ch.0) 0x0 (R/W): P41 port (GPIO) (default)

D[1:0] CFP40[1:0]: P40 Port Function Select Bits 0x3 (R/W): I2CM_SDA (I2CM) 0x2 (R/W): I2S_SDO (I2S) 0x1 (R/W): US_SDI0 (USI Ch.0) 0x0 (R/W): P40 port (GPIO) (default)

P4[5:4] Port Function Select Register (P4_45_CFP)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P4[5:4] Port	0x80209	D7–4	-	reserved	-		-	-	0 when being read.
Function Select	(8 bits)	D3–2	CFP45[1:0]	P45 port function select	CFP45[1:0]	Function	0x0	R/W	Write-protected
Register					0x3	#I2CS_BRST			
(P4_45_CFP)					0x2	TML			
					0x1	ATMA			
					0x0	P45			
		D1–0	CFP44[1:0]	P44 port function select	CFP44[1:0]	Function	0x0	R/W]
					0x3	I2CS_SDA			
					0x2	ТМН			
					0x1	EXCL1			
					0x0	P44			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:4] Reserved

- D[3:2] CFP45[1:0]: P45 Port Function Select Bits 0x3 (R/W): #I2CS_BRST (I2CS) 0x2 (R/W): TML (T16P) 0x1 (R/W): ATMA (T16A) 0x0 (R/W): P45 port (GPIO) (default)
- D[1:0] CFP44[1:0]: P44 Port Function Select Bits 0x3 (R/W): I2CS_SDA (I2S) 0x2 (R/W): TMH (T16P) 0x1 (R/W): EXCL1 (T16A) 0x0 (R/W): P44 port (GPIO) (default)

P5[3:0] Port Function Select Register (P5_03_CFP)

Register name	Addroop	Bit	Name	Function	Sat	ting	Init	R/W	Remarks
negister flame	Audress	DIL	Indiffe	Function	301	ung	nnt.	n/ W	neillaiks
P5[3:0] Port	0x8020a	D7–6	CFP53[1:0]	P53 port function select	CFP53[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	EXCL0			
Register					0x2	#ADTRG			
(P5_03_CFP)					0x1	#US_SSI1			
					0x0	P53			
		D5–4	CFP52[1:0]	P52 port function select	CFP52[1:0]	Function	0x0	R/W	
					0x3	I2CS_SCL			
					0x2	WDT_CLK			
					0x1	US_SCK1			
					0x0	P52			
		D3–2	CFP51[1:0]	P51 port function select	CFP51[1:0]	Function	0x0	R/W	
					0x3	REMC_OUT			
					0x2	#WDT_NMI			
					0x1	US_SDO1			
					0x0	P51			
		D1–0	CFP50[1:0]	P50 port function select	CFP50[1:0]	Function	0x0	R/W	
					0x3	REMC_IN			
					0x2	CMU_CLK			
					0x1	US_SDI1			
					0x0	P50			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP53[1:0]: P53 Port Function Select Bits

0x3 (R/W): EXCL0 (T16P) 0x2 (R/W): #ADTRG (ADC) 0x1 (R/W): #US_SSI1 (USI Ch.1) 0x0 (R/W): P53 port (GPIO) (default)

D[5:4] CFP52[1:0]: P52 Port Function Select Bits 0x3 (R/W): I2CS_SCL (I2CS) 0x2 (R/W): WDT_CLK (WDT) 0x1 (R/W): US_SCK1 (USI Ch.1) 0x0 (R/W): P52 port (GPIO) (default)

- D[3:2] CFP51[1:0]: P51 Port Function Select Bits 0x3 (R/W): REMC_OUT (REMC) 0x2 (R/W): #WDT_NMI (WDT) 0x1 (R/W): US_SDO1 (USI Ch.1) 0x0 (R/W): P51 port (GPIO) (default)
- D[1:0] CFP50[1:0]: P50 Port Function Select Bits 0x3 (R/W): REMC_IN (REMC) 0x2 (R/W): CMU_CLK (CMU) 0x1 (R/W): US_SDI1 (USI Ch.1) 0x0 (R/W): P50 port (GPIO) (default)

P5[7:4] Port Function Select Register (P5_47_CFP)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P5[7:4] Port	0x8020b	D7–6	CFP57[1:0]	P57 port function select	CFP57[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved]		
Register					0x2	FPDRDY			
(P5_47_CFP)					0x1	REMC_OUT			
					0x0	P57			
		D5–4	CFP56[1:0]	P56 port function select	CFP56[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FPSHIFT			
					0x1	REMC_IN			
					0x0	P56			
		D3–2	CFP55[1:0]	P55 port function select	CFP55[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FPLINE			
					0x1	#SMWR			
					0x0	P55			
		D1–0	CFP54[1:0]	P54 port function select	CFP54[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FPFRAME			
					0x1	#SMRD			
					0x0	P54			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP57[1:0]: P57 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): FPDRDY (LCDC) 0x1 (R/W): REMC_OUT (REMC) 0x0 (R/W): P57 port (GPIO) (default)

- D[5:4] CFP56[1:0]: P56 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): FPSHIFT (LCDC) 0x1 (R/W): REMC_IN (REMC) 0x0 (R/W): P56 port (GPIO) (default)
- D[3:2] CFP55[1:0]: P55 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): FPLINE (LCDC) 0x1 (R/W): #SMWR (CARD) 0x0 (R/W): P55 port (GPIO) (default)

D[1:0] CFP54[1:0]: P54 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): FPFRAME (LCDC) 0x1 (R/W): #SMRD (CARD) 0x0 (R/W): P54 port (GPIO) (default)

P6[3:0] Port Function Select Register (P6_03_CFP)

				– (
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P6[3:0] Port	0x8020c	D7–6	CFP63[1:0]	P63 port function select	CFP63[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	reserved			
(P6_03_CFP)					0x1	A3			
					0x0	P63			
		D5–4	CFP62[1:0]	P62 port function select	CFP62[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A2			
					0x0	P62			
		D3–2	CFP61[1:0]	P61 port function select	CFP61[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A1			
					0x0	P61			
		D1–0	CFP60[1:0]	P60 port function select	CFP60[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A0/#BSL			
					0x0	P60			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP63[1:0]: P63 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A3 (SRAMC) 0x0 (R/W): P63 port (GPIO) (default)

D[5:4] CFP62[1:0]: P62 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A2 (SRAMC) 0x0 (R/W): P62 port (GPIO) (default)

D[3:2] CFP61[1:0]: P61 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A1 (SRAMC) 0x0 (R/W): P61 port (GPIO) (default)

D[1:0] CFP60[1:0]: P60 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A0/#BSL (SRAMC)

0x0 (R/W): P60 port (GPIO) (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P6[7:4] Port	0x8020d	D7–6	CFP67[1:0]	P67 port function select	CFP67[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	reserved			
(P6_47_CFP)					0x1	A7			
					0x0	P67			
	[D5–4	CFP66[1:0]	P66 port function select	CFP66[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A6			
					0x0	P66			
	[D3–2	CFP65[1:0]	P65 port function select	CFP65[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A5			
					0x0	P65			
		D1–0	CFP64[1:0]	P64 port function select	CFP64[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A4			
					0x0	P64			

P6[7:4] Port Function Select Register (P6_47_CFP)

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP67[1:0]: P67 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A7 (SRAMC) 0x0 (R/W): P67 port (GPIO) (default)

D[5:4] CFP66[1:0]: P66 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A6 (SRAMC) 0x0 (R/W): P66 port (GPIO) (default)

D[3:2] CFP65[1:0]: P65 Port Function Select Bits 0x3 (R/W): Reserved

0x2 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A5 (SRAMC) 0x0 (R/W): P65 port (GPIO) (default)

D[1:0] CFP64[1:0]: P64 Port Function Select Bits 0x3 (R/W): Reserved

0x2 (R/W): Reserved 0x1 (R/W): A4 (SRAMC) 0x0 (R/W): P64 port (GPIO) (default)

P7[3:0] Port Function Select Register (P7_03_CFP)

<u> </u>				<u> </u>					
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P7[3:0] Port	0x8020e	D7–6	CFP73[1:0]	P73 port function select	CFP73[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved	1		-
Register					0x2	reserved			
(P7_03_CFP)					0x1	A11			
					0x0	P73			
		D5–4	CFP72[1:0]	P72 port function select	CFP72[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A10			
					0x0	P72			
		D3–2	CFP71[1:0]	P71 port function select	CFP71[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A9			
					0x0	P71			
		D1–0	CFP70[1:0]	P70 port function select	CFP70[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A8			
					0x0	P70			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP73[1:0]: P73 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A11 (SRAMC) 0x0 (R/W): P73 port (GPIO) (default)

D[5:4] CFP72[1:0]: P72 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A10 (SRAMC) 0x0 (R/W): P72 port (GPIO) (default)

D[3:2] CFP71[1:0]: P71 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A9 (SRAMC) 0x0 (R/W): P71 port (GPIO) (default)

D[1:0] CFP70[1:0]: P70 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A8 (SRAMC) 0x0 (R/W): P70 port (GPIO) (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P7[7:4] Port	0x8020f	D7–6	CFP77[1:0]	P77 port function select	CFP77[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved			
Register					0x2	reserved			
(P7_47_CFP)					0x1	A15			
					0x0	P77			
	[D5–4	CFP76[1:0]	P76 port function select	CFP76[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A14			
					0x0	P76			
		D3–2	CFP75[1:0]	P75 port function select	CFP75[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A13			
					0x0	P75			
		D1–0	CFP74[1:0]	P74 port function select	CFP74[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A12			
					0x0	P74			

P7[7:4] Port Function Select Register (P7_47_CFP)

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP77[1:0]: P77 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A15 (SRAMC) 0x0 (R/W): P77 port (GPIO) (default)

D[5:4] CFP76[1:0]: P76 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A14 (SRAMC) 0x0 (R/W): P76 port (GPIO) (default)

D[3:2] CFP75[1:0]: P75 Port Function Select Bits 0x3 (R/W): Reserved

0x2 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A13 (SRAMC) 0x0 (R/W): P75 port (GPIO) (default)

D[1:0] CFP74[1:0]: P74 Port Function Select Bits 0x3 (R/W): Reserved

0x2 (R/W): Reserved 0x1 (R/W): A12 (SRAMC) 0x0 (R/W): P74 port (GPIO) (default)

P8[3:0] Port Function Select Register (P8_03_CFP)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P8[3:0] Port	0x80210	D7–6	CFP83[1:0]	P83 port function select	CFP83[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	reserved			
(P8_03_CFP)					0x1	A19			
					0x0	P83			
		D5–4	CFP82[1:0]	P82 port function select	CFP82[1:0]	Function	0x0	R/W	
					0x3	reserved]		
					0x2	reserved			
					0x1	A18			
					0x0	P82			
		D3–2	CFP81[1:0]	P81 port function select	CFP81[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A17			
					0x0	P81			
		D1–0	CFP80[1:0]	P80 port function select	CFP80[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A16			
					0x0	P80			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP83[1:0]: P83 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A19 (SRAMC) 0x0 (R/W): P83 port (GPIO) (default)

D[5:4] CFP82[1:0]: P82 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A18 (SRAMC) 0x0 (R/W): P82 port (GPIO) (default)

D[3:2] CFP81[1:0]: P81 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A17 (SRAMC) 0x0 (R/W): P81 port (GPIO) (default)

D[1:0] CFP80[1:0]: P80 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A16 (SRAMC) 0x0 (R/W): P80 port (GPIO) (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P8[6:4] Port	0x80211	D7–6	-	reserved	_		-	-	0 when being read.
Function Select	(8 bits)	D5–4	CFP86[1:0]	P86 port function select	CFP86[1:0]	Function	0x0	R/W	Write-protected
Register					0x3	reserved	1		
(P8_46_CFP)					0x2	reserved			
					0x1	A22			
					0x0	P86			
		D3–2	CFP85[1:0]	P85 port function select	CFP85[1:0]	Function	0x0	R/W	
					0x3	reserved]		
					0x2	reserved			
					0x1	A21			
					0x0	P85			
		D1–0	CFP84[1:0]	P84 port function select	CFP84[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	#CE1			
					0x1	A20			
					0x0	P84			

P8[6:4] Port Function Select Register (P8_46_CFP)

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] Reserved

D[5:4] CFP86[1:0]: P86 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A22 (SRAMC)

0x0 (R/W): P86 port (GPIO) (default)

D[3:2] CFP85[1:0]: P85 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): A21 (SRAMC) 0x0 (R/W): P85 port (GPIO) (default)

D[1:0] CFP84[1:0]: P84 Port Function Select Bits 0x3 (R/W): Reserved

0x2 (R/W): #CE1 (SRAMC) 0x1 (R/W): A20 (SRAMC) 0x0 (R/W): P84 port (GPIO) (default)

P9[3:0] Port Function Select Register (P9_03_CFP)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P9[3:0] Port	0x80212	D7–6	CFP93[1:0]	P93 port function select	CFP93[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	reserved			
(P9_03_CFP)					0x1	D3			
					0x0	P93			
		D5–4	CFP92[1:0]	P92 port function select	CFP92[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D2			
					0x0	P92			
		D3–2	CFP91[1:0]	P91 port function select	CFP91[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D1			
					0x0	P91			
		D1–0	CFP90[1:0]	P90 port function select	CFP90[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D0			
					0x0	P90			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

- D[7:6] CFP93[1:0]: P93 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): D3 (SRAMC) 0x0 (R/W): P93 port (GPIO) (default)
- D[5:4] CFP92[1:0]: P92 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): D2 (SRAMC) 0x0 (R/W): P92 port (GPIO) (default)
- D[3:2] CFP91[1:0]: P91 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): D1 (SRAMC) 0x0 (R/W): P91 port (GPIO) (default)

D[1:0] CFP90[1:0]: P90 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): D0 (SRAMC) 0x0 (R/W): P90 port (GPIO) (default)

P9[7:4] Port Function Select Register (P9_47_CFP)

Register name	Address	Bit	Name	Function	Sett	ting	Init.	R/W	Remarks
P9[7:4] Port	0x80213	D7–6	CFP97[1:0]	P97 port function select	CFP97[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	reserved			
(P9_47_CFP)					0x1	D7			
					0x0	P97			
		D5–4	CFP96[1:0]	P96 port function select	CFP96[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D6			
					0x0	P96			
		D3–2	CFP95[1:0]	P95 port function select	CFP95[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D5			
					0x0	P95			
		D1–0	CFP94[1:0]	P94 port function select	CFP94[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D4			
					0x0	P94			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFP97[1:0]: P97 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): D7 (SRAMC) 0x0 (R/W): P97 port (GPIO) (default)

D[5:4] CFP96[1:0]: P96 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): D6 (SRAMC) 0x0 (R/W): P96 port (GPIO) (default) D[3:2] CFP95[1:0]: P95 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): D5 (SRAMC) 0x0 (R/W): P95 port (GPIO) (default)

D[1:0] CFP94[1:0]: P94 Port Function Select Bits

- 0x3 (R/W): Reserved 0x2 (R/W): Reserved
- 0x1 (R/W): D4 (SRAMC)

0x0 (R/W): P94 port (GPIO) (default)

PA[3:0] Port Function Select Register (PA_03_CFP)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
PA[3:0] Port	0x80214	D7–6	CFPA3[1:0]	PA3 port function select	CFPA3[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved]		
Register					0x2	reserved			
(PA_03_CFP)					0x1	#CE3			
					0x0	PA3			
		D5–4	CFPA2[1:0]	PA2 port function select	CFPA2[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	#CE2			
					0x0	PA2			
		D3–2	CFPA1[1:0]	PA1 port function select	CFPA1[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	#CE1			
					0x0	PA1			
		D1–0	CFPA0[1:0]	PA0 port function select	CFPA0[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	#CE0			
					0x0	PA0			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFPA3[1:0]: PA3 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): #CE3 (SRAMC) 0x0 (R/W): PA3 port (GPIO) (default)

- D[5:4] CFPA2[1:0]: PA2 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): #CE2 (SRAMC) 0x0 (R/W): PA2 port (GPIO) (default)
- D[3:2] CFPA1[1:0]: PA1 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): #CE1 (SRAMC) 0x0 (R/W): PA1 port (GPIO) (default)

D[1:0] CFPA0[1:0]: PA0 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): #CE0 (SRAMC) 0x0 (R/W): PA0 port (GPIO) (default)

PA[7:4] Port Function Select Register (PA_47_CFP)

				<u> </u>					
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
PA[7:4] Port	0x80215	D7–6	CFPA7[1:0]	PA7 port function select	CFPA7[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved			
Register					0x2	reserved			
(PA_47_CFP)					0x1	#WAIT			
					0x0	PA7			
		D5–4	CFPA6[1:0]	PA6 port function select	CFPA6[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	#WRH/#BSH			
					0x0	PA6			
		D3–2	CFPA5[1:0]	PA5 port function select	CFPA5[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	#WRL			
					0x0	PA5			
		D1–0	CFPA4[1:0]	PA4 port function select	CFPA4[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	#RD			
					0x0	PA4			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFPA7[1:0]: PA7 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): #WAIT (SRAMC) 0x0 (R/W): PA7 port (GPIO) (default)

D[5:4] CFPA6[1:0]: PA6 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): #WRH/#BSH (SRAMC) 0x0 (R/W): PA6 port (GPIO) (default)

D[3:2] CFPA5[1:0]: PA5 Port Function Select Bits 0x3 (R/W): Reserved

0x2 (R/W): Reserved 0x1 (R/W): #WRL (SRAMC) 0x0 (R/W): PA5 port (GPIO) (default)

D[1:0] CFPA4[1:0]: PA4 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): #RD (SRAMC) 0x0 (R/W): PA4 port (GPIO) (default)

				<u> </u>		-			
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
PB[3:0] Port	0x80216	D7–6	CFPB3[1:0]	PB3 port function select	CFPB3[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	reserved			
(PB_03_CFP)					0x1	D11			
					0x0	PB3			
		D5–4	CFPB2[1:0]	PB2 port function select	CFPB2[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D10			
					0x0	PB2			
		D3–2	CFPB1[1:0]	PB1 port function select	CFPB1[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D9			
					0x0	PB1			
		D1–0	CFPB0[1:0]	PB0 port function select	CFPB0[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D8			
					0x0	PB0			

PB[3:0] Port Function Select Register (PB_03_CFP)

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFPB3[1:0]: PB3 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): D11 (SRAMC) 0x0 (R/W): PB3 port (GPIO) (default)

D[5:4] CFPB2[1:0]: PB2 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): D10 (SRAMC) 0x0 (R/W): PB2 port (GPIO) (default)

D[3:2] CFPB1[1:0]: PB1 Port Function Select Bits 0x3 (R/W): Reserved

0x2 (R/W): Reserved 0x1 (R/W): D9 (SRAMC) 0x0 (R/W): PB1 port (GPIO) (default)

D[1:0] CFPB0[1:0]: PB0 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved

0x1 (R/W): D8 (SRAMC) 0x0 (R/W): PB0 port (GPIO) (default)

PB[7:4] Port Function Select Register (PB_47_CFP)

				U (
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
PB[7:4] Port	0x80217	D7–6	CFPB7[1:0]	PB7 port function select	CFPB7[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved			
Register					0x2	reserved			
(PB_47_CFP)					0x1	D15			
					0x0	PB7			
		D5–4	CFPB6[1:0]	PB6 port function select	CFPB6[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D14			
					0x0	PB6			
		D3–2	CFPB5[1:0]	PB5 port function select	CFPB5[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D13			
					0x0	PB5			
		D1–0	CFPB4[1:0]	PB4 port function select	CFPB4[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D12			
					0x0	PB4			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] CFPB7[1:0]: PB7 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): D15 (SRAMC) 0x0 (R/W): PB7 port (GPIO) (default)

D[5:4] CFPB6[1:0]: PB6 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): D14 (SRAMC) 0x0 (R/W): PB6 port (GPIO) (default)

D[3:2] CFPB5[1:0]: PB5 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): D13 (SRAMC) 0x0 (R/W): PB5 port (GPIO) (default)

D[1:0] CFPB4[1:0]: PB4 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): D12 (SRAMC) 0x0 (R/W): PB4 port (GPIO) (default)

				````````````````````````````````					
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
PC[3:0] Port	0x80218	D7–6	CFPC3[1:0]	PC3 port function select	CFPC3[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	FPDAT3			
(PC_03_CFP)					0x1	I2S_MCLK			
					0x0	PC3			
		D5–4	CFPC2[1:0]	PC2 port function select	CFPC2[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FPDAT2			
					0x1	I2S_SCK			
					0x0	PC2			
		D3–2	CFPC1[1:0]	PC1 port function select	CFPC1[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FPDAT1			
					0x1	I2S_WS			
					0x0	PC1			
		D1–0	CFPC0[1:0]	PC0 port function select	CFPC0[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FPDAT0			
					0x1	I2S_SDO			
					0x0	PC0			

## PC[3:0] Port Function Select Register (PC_03_CFP)

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] CFPC3[1:0]: PC3 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): FPDAT3 (LCDC) 0x1 (R/W): I2S_MCLK (I2S) 0x0 (R/W): PC3 port (GPIO) (default)

#### D[5:4] CFPC2[1:0]: PC2 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): FPDAT2 (LCDC) 0x1 (R/W): I2S_SCK (I2S) 0x0 (R/W): PC2 port (GPIO) (default)

#### D[3:2] CFPC1[1:0]: PC1 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): FPDAT1 (LCDC) 0x1 (R/W): I2S_WS (I2S) 0x0 (R/W): PC1 port (GPIO) (default)

#### D[1:0] CFPC0[1:0]: PC0 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): FPDAT0 (LCDC) 0x1 (R/W): I2S_SDO (I2S) 0x0 (R/W): PC0 port (GPIO) (default)

## PC[7:4] Port Function Select Register (PC_47_CFP)

				<b>U</b> (					
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
PC[7:4] Port	0x80219	D7–6	CFPC7[1:0]	PC7 port function select	CFPC7[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved			
Register					0x2	FPDAT7			
(PC_47_CFP)					0x1	ATMB			
					0x0	PC7			
		D5–4	CFPC6[1:0]	PC6 port function select	CFPC6[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FPDAT6			
					0x1	EXCL0			
					0x0	PC6			
		D3–2	CFPC5[1:0]	PC5 port function select	CFPC5[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FPDAT5			
					0x1	TML			
					0x0	PC5			
		D1–0	CFPC4[1:0]	PC4 port function select	CFPC4[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FPDAT4			
					0x1	ТМН			
					0x0	PC4			

The GPIO pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] CFPC7[1:0]: PC7 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): FPDAT7 (LCDC) 0x1 (R/W): ATMB (T16A) 0x0 (R/W): PC7 port (GPIO) (default)

## D[5:4] CFPC6[1:0]: PC6 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): FPDAT6 (LCDC) 0x1 (R/W): EXCL0 (T16P) 0x0 (R/W): PC6 port (GPIO) (default)

#### D[3:2] CFPC5[1:0]: PC5 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): FPDAT5 (LCDC) 0x1 (R/W): TML (T16P) 0x0 (R/W): PC5 port (GPIO) (default)

#### D[1:0] CFPC4[1:0]: PC4 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): FPDAT4 (LCDC) 0x1 (R/W): TMH (T16P) 0x0 (R/W): PC4 port (GPIO) (default)

### P Port Noise Filter Control Register (PP_NFC)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
P Port Noise	0x8023e	D7–1	-	reserved	_	-	-	0 when being read.
Filter Control	(8 bits)							-
Register								
(PP_NFC)		D0	ANFEN	Input port noise filter enable	1 Enable 0 Disable	0	R/W	

#### D[7:1] Reserved

### D0 ANFEN: Input Port Noise Filter Enable Bit

Enables or disables the noise filters for peripheral input ports.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting 1 to ANFEN enables the noise filters to remove noise on the signals input from the ports shown below.

UART: SIN. #SCLK USI: US_SDI0, US_SDI1, US_SCK0, US_SCK1, #US_SSI0, #US_SSI1 SRAMC: #WAIT I2CM: I2CM SDA. I2CM SCL I2CS: I2CS_SDA, I2CS_SCL, #I2CS_BRST REMC: REMC IN T16P: EXCL0 T16A: EXCL1, ATMA, ATMB ADC10: #ADTRG

When ANFEN is set to 0 (default), the input signals bypass the noise filters.

Notes: • These noise filters cannot be enabled individually.

• The noise filters are not effective if these ports are used as general-purpose input port.

## Port Function Protect Register (PF_WREN)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Port Function	0x8023f	D7–0	PFWEN	Port function select register	Writing 10010110 (0x96)	0x0	R/W	
Protect Register	(8 bits)		[7:0]	protect flag	removes the write protection of			
(PF_WREN)					the port function select regis-			
					ters (0x80200-0x80219).			
					Writing another value set the			
					write protection.			

#### D[7:0] PFWEN[7:0]: Port Function Select Register Protect Flag Bits

Enables or disables write protection of the port function select registers (0x80200–0x80219). 0x96 (R/W): Disable write protection Other than 0x96 (R/W): Write-protect the register (default: 0x0)

Before altering any port function select register, write data 0x96 to PFWEN[7:0] to disable write protection. If PFWEN[7:0] is set to other than 0x96, even if an attempt is made to alter any port function select register by executing a write instruction, the content of the register will not be altered even though the instruction may have been executed without a problem. Once PFWEN[7:0] is set to 0x96, the port function select registers can be rewritten any number of times until being reset to other than 0x96. When rewriting the port function select registers has finished, PFWEN[7:0] should be set to other than 0x96 to prevent accidental writing to the port function select registers.

# 26 A/D Converter (ADC10)

## 26.1 ADC10 Module Overview

The S1C17803 incorporates an A/D converter with the following features:

Conversion method:	Successive approximation type
• Resolution:	10 bits
• Input channels:	Max. 4 channels
• A/D conversion clock:	Max. 2 MHz
• Sampling rate:	Max. 100 ksps
<ul> <li>Analog input voltage range:</li> </ul>	Vss to AVDD
<ul> <li>Sampling &amp; hold circuit included</li> </ul>	
Supports two conversion modes:	One-time conversion mode
	(for single channel or multi-channels)
	Continuous conversion mode
	(for single channel or multi-channels, terminated with software)
• Supports three conversion triggers:	Software trigger
	External trigger (input from the #ADTRG pin)
	8-bit programmable timer Ch.2 underflow trigger
• The conversion results can be read as 1	6-bit data with the 10-bit converted data aligned to left or right.

• Two types of interrupts can be generated: Conversion completion interrupt

Conversion data overwrite error interrupt

Figure 26.1.1 shows the A/D converter configuration.




Figure 26.1.1 A/D Converter Configuration

## 26.2 ADC10 Input Pins

Table 26.2.1 lists the A/D converter input pins.

Table 20.2.1 List of A/D Converter input Fins					
Pin name	I/O	Qty	Function		
AIN[3:0]	I		Analog signal input pins AIN0 (Ch.0) to AIN3 (Ch.3) Input the analog signals to be A/D converted. The analog input voltage AVIN must be within the range of Vss $\leq$ AVIN $\leq$ AVDD.		
#ADTRG	I	1	External trigger input pin Input a trigger signal to start A/D conversion from an external source.		
AVDD	-	1	Analog power-supply pin Always supply the IO1_VDD or IO2_VDD voltage even if the A/D converter is not used.		

Table 26.2.1 List of A/D Converter Input Pins

The A/D converter input pins (AIN[3:0], #ADTRG) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as A/D converter input pins.

For detailed information on pin function switching, see the "I/O Ports (GPIO)" chapter.

## 26.3 A/D Converter Settings

Make the following settings before starting A/D conversion.

- (1) Set the analog input pins. See Section 26.2.
- (2) Set the A/D conversion clock.
- (3) Select the A/D conversion start and end channels.
- (4) Select the A/D conversion mode.
- (5) Select the A/D conversion trigger source.
- (6) Set the sampling time.
- (7) Select the conversion result storing mode.
- (8) When using A/D converter interrupts, set interrupt conditions. See Section 26.5.
- **Note**: Make sure the A/D converter is disabled (ADEN/ADC10_CTL register = 0) before changing the above settings. Changing the settings while the A/D converter is enabled may cause a malfunction.

## 26.3.1 A/D Conversion Clock Setting

To use the A/D converter, the clocks used in the A/D converter must be supplied by turning on the peripheral module clock (PCLK2) output from the clock management unit (CMU) and the PCLK2 division clocks output from the Prescaler (PSC Ch.2). For more information on clock control, see the "Clock Management Unit (CMU)" and "Prescaler (PSC)" chapters.

The A/D conversion clock can be selected from the 15 PCLK2 division clocks supplied by the Prescaler. Use ADDF[3:0]/ADC10_CLK register for this selection as shown in Table 26.3.1.1.

- **Notes:** For the A/D conversion clock frequency range that can be used for this A/D converter, see "A/D Converter Characteristics" in the "Electrical Characteristics" chapter.
  - Do not start an A/D conversion when the clock output from the prescaler is turned off, and do not turn off the prescaler's clock output when an A/D conversion is underway. This may cause the A/D converter to operate erratically.

ADDF[3:0]	A/D conversion clock				
Oxf	Reserved				
0xe	PCLK2•1/32768				
0xd	PCLK2•1/16384				
0xc	PCLK2•1/8192				
0xb	PCLK2•1/4096				
0xa	PCLK2•1/2048				
0x9	PCLK2•1/1024				
0x8	PCLK2•1/512				
0x7	PCLK2•1/256				
0x6	PCLK2•1/128				
0x5	PCLK2•1/64				
0x4	PCLK2•1/32				
0x3	PCLK2•1/16				
0x2	PCLK2•1/8				
0x1	PCLK2•1/4				
0x0	PCLK2•1/2				

Table 26.3.1.1 A/D Conversion Clock Selection

(Default: 0x0)

## 26.3.2 Selecting A/D Conversion Start and End Channels

Select the channel in which the A/D conversion is to be performed from among the pins (channels) that have been set for analog input. To enable A/D conversions in multiple channels to be performed successively through one convert operation, specify the conversion start and conversion end channels using ADCS[2:0]/ADC10_TRG register and ADCE[2:0]/ADC10_TRG register, respectively.

Table 20.0.2.1 The atomship between ADOO/ADOE and input on annels					
ADCS[2:0]/ADCE[2:0]	Channel selected				
0x7–0x4	Reserved				
0x3	AIN3				
0x2	AIN2				
0x1	AIN1				
0x0	AINO				

Table 26.3.2.1 Relationship between ADCS/ADCE and Input Channels

(Default: 0x0)

Example: Operation of one A/D conversion

ADCS[2:0] = 0, ADCE[2:0] = 0 Converted only in AIN0 ADCS[2:0] = 0, ADCE[2:0] = 3 Converted in the following order: AIN0→AIN1→AIN2→AIN3 ADCS[2:0] = 2, ADCE[2:0] = 1

 $Converted in the following order: AIN2 \rightarrow AIN3 \rightarrow (AIN4) \rightarrow (AIN5) \rightarrow (AIN6) \rightarrow (AIN7) \rightarrow AIN0 \rightarrow AIN1 \rightarrow (AIN5) \rightarrow (AIN6) \rightarrow (AIN7) \rightarrow AIN1 \rightarrow (AIN7) \rightarrow (AIN$ 

**Note**: The control circuits in the A/D converter supports up to eight channels for expansion in the future, and it performs A/D conversion if a channel (AIN4–AIN7) without an analog input is specified. In this case, the results that will be stored to ADD[15:0]/ADC10_ADD register is 0x0. To avoid A/D conversion for the channels without an input, set the ADCS[2:0] to equal or smaller than ADCE[2:0] within the available analog inputs.

## 26.3.3 A/D Conversion Mode Setting

The A/D converter provides two conversion modes that can be selected using ADMS/ADC10_TRG register: onetime conversion mode and continuous conversion mode.

#### 1. One-time conversion mode (ADMS = 0)

The A/D converter performs A/D conversion for all analog inputs within the range from the start channel specified by ADCS[2:0]/ADC10_TRG register to the end channel specified by the ADCE[2:0]/ADC10_TRG register once and then stops automatically.

#### 2. Continuous conversion mode (ADMS = 1)

The A/D converter repeatedly performs A/D conversion for the channels in the range specified by ADCS[2:0] and ADCE[2:0] until stopped with software.

At initial reset, the A/D converter is set to one-time conversion mode.

### 26.3.4 Trigger Selection

Select a trigger source to start A/D conversion from among the three types listed in Table 26.3.4.1 using ADTS[1:0]/ ADC10_TRG register.

ADTS[1:0]	Trigger source				
0x3	External trigger (#ADTRG)				
0x2	Reserved				
0x1	T8F Ch.2				
0x0	Software trigger				
	· · · · · · · · · · · · · · · · · · ·				

Table 26.3.4.1	Trigger Selection
----------------	-------------------

(Default: 0x0)

#### 1. External trigger (#ADTRG)

The signal input to the #ADTRG pin is used as a trigger. To use this trigger source, the I/O port pin must be configured for the #ADTRG input using the port function select bit (see the "I/O Ports (GPIO)" chapter). An A/ D conversion starts when a Low level of the #ADTRG signal is detected.

**Note**: When using an external trigger to start A/D conversion, ensure to maintain the Low period of the trigger signal input to the #ADTRG pin for two or more S1C17 Core operating clock cycles.

#### 2. T8F Ch.2

The underflow signal of 8-bit programmable timer (T8F) Ch.2 is used as a trigger. Since T8F underflow cycle can be programmed with flexibility, this trigger source is effective when periodic A/D conversions are required. For more information on timer settings, see the "8-bit Programmable Timers (T8F)" chapter.

#### 3. Software trigger

Writing 1 to ADCTL/ADC10_CTL register with software serves as a trigger to start A/D conversion.

### 26.3.5 Sampling Time Setting

The sampling time for the analog signal inputs into this A/D converter is concerned for the register "ADST[2:0]/ ADC10_TRG". This register must be fixed '0x7' which means nine conversion cycles(default).

ADST[2:0]	Sampling time (in conversion clock cycles)
0x7	9 cycles
0x6	8 cycles
0x5	7 cycles
0x4	6 cycles
0x3	5 cycles
0x2	4 cycles
0x1	3 cycles
0x0	2 cycles

Table 26.3.5.1 Sampling Time Settings

(Default: 0x7)

## 26.3.6 Setting Conversion Result Storing Mode

The A/D converter loads the 10-bit conversion results into ADD[15:0]/ADC10_ADD register (16-bit register) after an A/D conversion has completed. At this time, the 10-bit conversion results are aligned in the 16-bit register according to the conversion result storing mode set with STMD/ADC10_TRG register either as the high-order 10 bits (left justify mode) or the low-order 10 bits (right justify mode). The remaining six bits are all set to 0.

ADD bit	15		10	9		6	5		0
Left justify mode (STMD = 1)	(MSB)	10-b	it conve	ersion resu	ults	(LSB)	0		0
Right justify mode (STMD = 0)	0 0 (MSB) 10-bit					bit conve	rsion re	sults	(LSB)
Figure 26.3.6.1 Conversion Data Alignment									

## 26.4 A/D Conversion Control and Operations

The A/D converter should be controlled in the sequence shown below.

- 1. Activate the A/D converter.
- 2. Start A/D conversion.
- 3. Read the A/D conversion results.
- 4. Terminate A/D conversion.

## 26.4.1 Activating A/D Converter

After the settings described in Section 26.3 have been completed, write 1 to ADEN/ADC10_CTL register to enable the A/D converter. The A/D converter is thereby ready to accept a trigger to start A/D conversion. To set up the A/D converter again, or when the A/D converter is not used, ADEN must be set to 0.

## 26.4.2 Starting A/D conversion

The A/D converter starts A/D conversion when a trigger is input while ADEN is 1. When software trigger is selected, an A/D conversion starts by writing 1 to ADCTL/ADC10_CTL register.

The A/D converter accepts triggers from only the trigger source selected by ADTS[1:0]/ADC10_TRG register.

Once a trigger is input, the A/D converter starts sampling of the analog input signal and A/D conversion beginning with the conversion start channel selected by ADCS[2:0]/ADC10_TRG register.

The software trigger bit ADCTL functions as an A/D conversion status bit that goes 1 while A/D conversion is underway even if it has started by another trigger source. The channel in which conversion is underway can be identified by reading ADICH[2:0]/ADC10_CTL register.

## 26.4.3 Reading A/D conversion results

Upon completion of the A/D conversion in the start channel, the A/D converter loads the conversion results into ADD[15:0]/ADC10_ADD register and sets the conversion completion flag ADCF/ADC10_CTL register. If multiple channels are specified using ADCS[2:0]/ADC10_TRG register and ADCE[2:0]/ADC10_TRG register, the A/ D converter continues A/D conversions in the subsequent channels.

The results of A/D conversion are stored in ADD[15:0] each time conversion in one channel is completed. At the same time, a conversion completion interrupt can be generated, enabling to read out the converted data. If no conversion completion interrupt is used, read the conversion results from ADD[15:0] after confirming that ADCF is set to 1 indicating completion of conversion. ADCF is reset to 0 when ADD[15:0] is read.

When a single channel or multiple channels are being converted continuously, the conversion results must be read out from ADD[15:0] before the following conversion has completed. If the A/D conversion currently underway is completed while ADCF is set to 1 (before reading the previous conversion results), ADD[15:0] is overwritten and the overwrite error flag ADOWE/ADC10_CTL register is set to 1. At this time, a conversion data overwrite error interrupt can be generated. After the conversion results are read from ADD[15:0], ADOWE should be read to check whether the read data is valid or not. Or enable conversion data overwrite error interrupts and perform error handling using the interrupt. Once ADOWE is set, it will not be reset until software writes 1. Since ADCF is also set simultaneously with ADOWE, read out the converted data to reset ADCF.

Note: Occurrence of an overwrite error does not stop continuous conversion.

## 26.4.4 Terminating A/D Conversion

#### One-time conversion mode (ADMS = 0)

In one-time mode, the A/D converter performs A/D conversion within the channel range successively beginning with the conversion start channel specified by ADCS[2:0]/ADC10 TRG register and terminates once the conversion end channel specified by ADCE[2:0]/ADC10_TRG register has been completed. ADCTL/ADC10_CTL register is reset to 0 upon completion of the conversion sequence.

#### Continuous conversion mode (ADMS = 1)

In continuous conversion mode, the A/D converter repeatedly performs A/D conversion from the conversion start channel to the conversion end channel. The hardware does not stop the conversion sequence. To stop A/D conversion, write 0 to ADCTL. Since the conversion sequence is forcibly terminated, the results of the conversion then underway cannot be obtained.

### 26.4.5 Timing Charts

ADEN Trigger ADIBS Ch.0 Sampling Conversion A/D operation AIN0 AIN0 ADD[15:0] AIN0 converted data ADCF Clear Conversion result read ADOWE Interrupt request (1) Single channel (AIN0) one-time conversion mode (ADCS = 0, ADCE = 0, ADMS = 0)

Figure 26.4.5.1 shows the operations of the A/D converter.

ADEN		
Trigger	Π	
ADIBS		
A/D operation	Ch.0 Ch.1 Ch.2 Sampling Conversion Sampling Conversion AIN0 AIN0 AIN1 AIN1 AIN2 AIN2	
ADD[15:0]	AIN0 converted data AIN1 converted data AIN2 converted data ADD[15:0] is overwritte	
ADCF		
Conversion result read		
ADOWE		
Interrupt request	$\uparrow \qquad \uparrow \qquad \uparrow$	
(2) Multi-	channel (AIN0–AIN2) one-time conversion mode (ADCS = 0, ADCE = 2, ADMS = 0)	
ADEN		
Trigger		
ADIBS	0 is written to ADCTL Ch.0 Ch.0 Ch.0 Ch.0 Ch.0	
A/D operation	Sampling         Conversion         Sampling         Conversion           AIN0         AIN0         AIN0         AIN0         AIN0         Invalid	
ADD[15:0]	AIN0 converted data AIN0 converted data	
ADCF		
Conversion result read	↑Clear ↑Clear	
ADOWE		
Interrupt request	<b>↑</b>	
	le channel (AIN0) continuous conversion mode (ADCS = 0, ADCE = 0, ADMS = 1)	
ADEN		
Trigger	Π	
ADIBS	0 is written to ADCTL Ch.0 Ch.1 Ch.0 Ch.1 Ch.0	
A/D operation	Ch.0     Ch.1     Ch.0     Ch.1     Ch.0     Sampling Conversion     Sampling Conversion     AIN0     AIN0     AIN1     AIN1     AIN0     invalid	
	X AIN0 converted data XAIN1 converted data	
ADD[15:0]		
ADCF	Clear ↑ Clear	
Conversion result read		
ADOWE	<b>A</b>	
Interrupt request		
(4) Multi-Cl	hannel (AIN0–AIN1) continuous conversion mode (ADCS = 0, ADCE = 1, ADMS = 1) Figure 26.4.5.1 A/D Converter Operations	

## 26.5 A/D Converter Interrupts

The A/D converter includes a function for generating the following two different types of interrupts.

- · Conversion completion interrupt
- · Conversion data overwrite error interrupt

The A/D converter outputs one interrupt signal shared by the two above interrupt causes to the interrupt controller (ITC). Inspect the status flag to determine the interrupt cause occurred.

#### **Conversion completion interrupt**

To use this interrupt, set ADCIE/ADC10_CTL register to 1. If ADCIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When A/D conversion in a channel has completed, the A/D converter sets ADCF/ADC10_CTL register to 1, indicating that the converted data can be read out. If conversion completion interrupts are enabled (ADCIE = 1), an interrupt request is sent simultaneously to the ITC.

An interrupt occurs if other interrupt conditions are met.

You can inspect ADCF in the ADC10 interrupt handler routine to determine whether the ADC10 interrupt is attributable to a completion of conversion. If ADCF is 1, the converted data can be read out from ADD[15:0]/ ADC10_ADD register by the interrupt handler routine. The interrupt cause ADCF is reset to 0 by reading ADD[15:0] and this interrupt will not be generated until the subsequent conversion has completed.

#### Conversion data overwrite error interrupt

To use this interrupt, set ADOIE/ADC10_CTL register to 1. If ADOIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If the following A/D conversion has completed when ADD[15:0] has not been read (ADCF = 1), the A/D converter sets ADOWE/ADC10_CTL register to 1, indicating that ADD[15:0] is overwritten. If conversion data overwrite error interrupts are enabled (ADOIE = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met.

You can inspect ADOWE in the ADC10 interrupt handler routine to determine whether the ADC10 interrupt is attributable to an overwrite error. If ADOWE is 1, perform error handling by the interrupt handler routine. The interrupt cause ADOWE is reset to 0 by writing 1.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

## 26.6 Control Register Details

Table 26.6.1 List of A/D Converter Registers								
Address		Register name	Function					
0x81100	ADC10_ADD	A/D Conversion Result Register	A/D converted data					
0x81102	ADC10_TRG	A/D Trigger/Channel Select Register	Sets start/end channels and conversion mode.					
0x81104	ADC10_CTL	A/D Control/Status Register	Controls A/D converter and indicates conversion status.					
0x81106	ADC10_CLK	A/D Clock Control Register	Controls A/D converter clock.					

Table 26.6.1 List of A/D Converter Registers

The A/D converter registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

## A/D Conversion Result Register (ADC10_ADD)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
A/D Conversion	0x81100	D15–0	ADD[15:0]	A/D converted data	0x0 to 0x3ff	0x0	R	
Result Register	(16 bits)			ADD[9:0] are effective when				
(ADC10_ADD)				STMD = 0 (ADD[15:10] = 0)				
				ADD[15:6] are effective when				
				STMD = 1 (ADD[5:0] = 0)				

#### D[15:0] ADD[15:0]: A/D Converted Data Bits

The A/D conversion results are stored. (Default: 0x0) The data alignment in this 16-bit register (conversion result storing mode) can be selected using the STMD/ADC10_TRG register.

ADD bit	15		10	9		6	5		0
Left justify mode (STMD = 1)	(MSB)	10-b	it conve	ersion res	ults	(LSB)	0		0
Right justify mode (STMD = 0)	0	0 0 (MSB) 10-bit					rsion re	sults	(LSB)
Figure 26.6.1 Conversion Data Alignment									

This register is a read-only, so writing to this register is ignored.

## A/D Trigger/Channel Select Register (ADC10_TRG)

Register name	Address	Bit	Name	Function	Setting			R/W	Remarks
A/D Trigger/	0x81102	D15-14	-	reserved	-		-	-	0 when being read.
Channel Select	(16 bits)	D13–11	ADCE[2:0]	End channel select	0x0 t	o 0x3	0x0	R/W	
Register		D10-8	ADCS[2:0]	Start channel select	0x0 t	o 0x3	0x0	R/W	
(ADC10_TRG)		D7	STMD	Conversion result storing mode	1 ADD[15:6]	0 ADD[9:0]	0	R/W	
		D6	ADMS	Conversion mode select	1 Continuous	0 Single	0	R/W	
		D5–4	ADTS[1:0]	Conversion trigger select	ADTS[1:0]	Trigger	0x0	R/W	
					0x3	#ADTRG pin			
					0x2	reserved			
					0x1	T8F Ch.2			
					0x0	Software			
		D3	-	reserved	-	-	_		0 when being read.
		D2–0	ADST[2:0]	Sampling time setting	ADST[2:0]	Sampling time	0x7	R/W	
					0x7	9•ADCCLK			
					0x6	8•ADCCLK			
					0x5	7•ADCCLK			
					0x4	6•ADCCLK			
					0x3	5•ADCCLK			
					0x2	4•ADCCLK			
					0x1	3•ADCCLK			
					0x0	2•ADCCLK			

#### D[15:14] Reserved

#### D[13:11] ADCE[2:0]: End Channel Select Bits

Sets the conversion end channel with a channel number from 0 to 3. (Default: 0x0 = AIN0) Analog inputs can be A/D-converted continuously from the channel set by ADCS[2:0] to the channel set by ADCE[2:0] in one A/D conversion. If only one channel is to be A/D converted, set the same channel number in both ADCS[2:0] and ADCE[2:0].

ADCS[2:0]/ADCE[2:0]	Channel selected
0x7–0x4	Reserved
0x3	AIN3
0x2	AIN2
0x1	AIN1
0x0	AINO

Table 26.6.2 Relationship between ADCS/ADCE and Input Channels

(Default: 0x0)

#### D[10:8] ADCS[2:0]: Start Channel Select Bits

Sets the conversion start channel with a channel number from 0 to 3. (Default: 0x0 = AIN0)

#### **D7** STMD: Conversion Result Storing Mode Bit

Selects the data alignment when the conversion results are loaded into ADD[15:0]. 1 (R/W): Left justify mode (10-bit conversion results  $\rightarrow$  ADD[15:6], ADD[5:0] = 0) 0 (R/W): Right justify mode (10-bit conversion results  $\rightarrow$  ADD[9:0], ADD[15:10] = 0) (default)

#### D6 ADMS: Conversion Mode Select Bit

Selects an A/D conversion mode.

1 (R/W): Continuous conversion mode

0 (R/W): One-time conversion mode (default)

Writing 1 to ADMS sets the A/D converter to continuous conversion mode. In this mode, A/D conversions in the range of the channels selected by ADCS[2:0] and ADCE[2:0] are executed continuously until stopped with software.

When ADMS is 0, the A/D converter operates in one-time conversion mode. In this mode, A/D conversion is terminated after all inputs in the range of the channels selected by ADCS[2:0] and ADCE[2:0] have been converted once.

#### ADTS[1:0]: Conversion Trigger Select Bits D[5:4]

Selects a trigger source to start A/D conversion.

Table 26.6.3 Trigger Selection							
ADTS[1:0]	Trigger source						
0x3	External trigger (#ADTRG)						
0x2	Reserved						
0x1	T8F Ch.2						
0x0	Software trigger						

Table OC C O Trigger Colection

(Default: 0x0)

When an external trigger is used, the #ADTRG pin must be configured in advance using the port function select bit (see the "I/O Ports (GPIO)" chapter). A/D conversion is started when the #ADTRG signal goes Low. When T8F Ch.2 is used, since its underflow signal serves as a trigger, set the underflow cycle and other conditions for the timer.

#### D3 Reserved

#### D[2:0] ADST[2:0]: Sampling Time Setting Bits

Sets the analog input sampling time.

ADST[2:0]/ADC10_TRG register must be fixed '0x7' which means nine conversion cycles(default).

Table 26.6.4 Sampling Time Settings								
ADST[2:0]	Sampling time (in conversion clock cycles)							
0x7	9 cycles							
0x6	8 cycles							
0x5	7 cycles							
0x4	6 cycles							
0x3	5 cycles							
0x2	4 cycles							
0x1	3 cycles							
0x0	2 cycles							

Table 26.6.4	Sampling Time	Settings

S1C17803 TECHNICAL MANUAL

## A/D Control/Status Register (ADC10_CTL)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
A/D Control/	0x81104	D15	-	reserved	Γ	_		-	-	0 when being read.	
Status Register	(16 bits)	D14–12	ADICH[2:0]	Conversion channel indicator		0x0 to 0x3		0x0	R		
(ADC10_CTL)		D11	-	reserved	Γ		_		-	-	0 when being read.
		D10	ADIBS	ADC10 status	1	Busy	0	Idle	0	R	
		D9	ADOWE	Overwrite error flag	1	Error	0	Normal	0	R/W	Reset by writing 1.
		D8	ADCF	Conversion completion flag	1	Completed	0	Run/Stand-	0	R	Reset when ADC10_
								by			ADD is read.
		D7–6	-	reserved			-		-	-	0 when being read.
		D5	ADOIE	Overwrite error interrupt enable	1	Enable	0	Disable	0	R/W	
		D4	ADCIE	Conversion completion int. enable	1	Enable	0	Disable	0	R/W	
		D3–2	-	reserved					-	-	0 when being read.
		D1	ADCTL	A/D conversion control	1	Start	0	Stop	0	R/W	
		D0	ADEN	ADC10 enable	1	Enable	0	Disable	0	R/W	

#### D15 Reserved

#### D[14:12] ADICH[2:0]: Conversion Channel Indicator Bits

Indicates the channel number (0 to 3) currently being A/D-converted. (Default: 0x0 = AIN0) When A/D conversion is performed in multiple channels, read this bit to identify the channel in which conversion is underway.

#### D11 Reserved

#### D10 ADIBS: ADC10 Status Bit

Indicates the A/D converter status.

- 1 (R): Being converted
- 0 (R): Conversion completed/standby (default)

ADIBS is set to 1 at the input trigger signal edge (at the beginning of sampling) and is reset to 0 upon completion of conversion (when ADCTL is set to 0).

#### D9 ADOWE: Overwrite Error Flag Bit

Indicates that the converted results in ADD[15:0]/ADC10_ADD register have been overwritten before reading.

- 1 (R): Overwrite error (cause of interrupt has occurred)
- 0 (R): Normal (cause of interrupt has not occurred) (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

When a single channel or multiple channels are being converted continuously, ADD[15:0] is overwritten and ADOWE is set to 1 if the A/D conversion currently underway is completed while ADCF is set to 1 (before reading the previous conversion results). After the conversion results are read from ADD[15:0], ADOWE should be read to check whether the read data is valid or not.

ADOWE is a cause of ADC10 interrupt. When ADOWE is set to 1, a conversion data overwrite error interrupt request is output to the ITC if ADOIE has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied. ADOWE is reset by writing 1.

#### D8 ADCF: Conversion Completion Flag Bit

Indicates that A/D conversion has been completed.

- 1 (R): Conversion completed (cause of interrupt has occurred)
- 0 (R): Being converted/standby (cause of interrupt has not occurred) (default)

ADCF is set to 1 when A/D conversion is completed, and the converted data is loaded into ADD [15:0]/ ADC10_ADD register.

ADCF is a cause of ADC10 interrupt. When ADCF is set to 1, a conversion completion interrupt request is output to the ITC if ADCIE has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied. ADCF is reset to 0 by reading ADD[15:0].

An overwrite error occurs if the next A/D conversion is completed while ADCF is set (see ADOWE above), ADCF must be reset by reading ADD[15:0] before an overwrite occurs. When an overwrite error occurs, ADCF is also set due to completion of conversion.

#### D[7:6] Reserved

#### D5 ADOIE: Overwrite Error Interrupt Enable Bit

Enables or disables interrupts caused by occurrences of conversion data overwrite errors.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting ADOIE to 1 enables conversion data overwrite error interrupt requests to the ITC; setting to 0 disables interrupts.

#### D4 ADCIE: Conversion Completion Interrupt Enable Bit

Enables or disables interrupts caused by completion of conversion.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting ADCIE to 1 enables conversion data overwrite error interrupt requests to the ITC; setting to 0 disables interrupts.

#### D[3:2] Reserved

#### D1 ADCTL: A/D Conversion Control Bit

Controls A/D conversion.

- 1 (W): Software trigger
- 0 (W): Stop A/D conversion
- 1 (R): Being converted
- 0 (R): Conversion completed/standby (default)

Write 1 to ADCTL to start A/D conversion by a software trigger. If any other trigger is used, ADCTL is automatically set to 1 by the hardware.

ADCTL remains set while A/D conversion is underway. In one-time conversion mode, upon completion of A/D conversion in the specified channels, ADCTL is reset to 0 and the A/D conversion circuit stops operating. To stop A/D conversion during operation in continuous conversion mode, reset ADCTL by writing 0.

When ADEN is 0, no trigger is accepted.

#### D0 ADEN: ADC10 Enable Bit

Enables or disables the A/D converter operations. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Writing 1 to ADEN enables the A/D converter, meaning it is ready to start A/D conversion (i.e., ready to accept a trigger).

When ADEN is 0, the A/D converter is disabled, meaning it is unable to accept a trigger.

Before setting the modes, start/end channels, or other A/D converter conditions, be sure to reset ADEN to 0. This helps to prevent the A/D converter from operating erratically.

## A/D Clock Control Register (ADC10_CLK)

Register name	Address	Bit	Name	Function	Set	tting	Init.	R/W	Remarks
A/D Clock	0x81106	D15–4	-	reserved	_		-	-	0 when being read.
Control Register	(16 bits)	D3–0	ADDF[3:0]	A/D converter clock division ratio	ADDF[3:0]	A/D clock	0x0	R/W	-
(ADC10_CLK)				select	0xf	reserved			
					0xe	PCLK2•1/32768			
					0xd	PCLK2•1/16384			
					0xc	PCLK2•1/8192			
					0xb	PCLK2•1/4096			
					0xa	PCLK2•1/2048			
					0x9	PCLK2•1/1024			
					0x8	PCLK2•1/512			
					0x7	PCLK2•1/256			
					0x6	PCLK2•1/128			
					0x5	PCLK2•1/64			
					0x4	PCLK2•1/32			
					0x3	PCLK2•1/16			
					0x2	PCLK2•1/8			
					0x1	PCLK2•1/4			
					0x0	PCLK2•1/2			

#### D[15:4] Reserved

#### **D[3:0] ADDF[3:0]: A/D Converter Clock Division Ratio Select Bits** Selects the A/D converter clock.

ADDF[3:0]	A/D conversion clock
Oxf	Reserved
0xe	PCLK2•1/32768
0xd	PCLK2•1/16384
0xc	PCLK2•1/8192
0xb	PCLK2•1/4096
0xa	PCLK2•1/2048
0x9	PCLK2•1/1024
0x8	PCLK2•1/512
0x7	PCLK2•1/256
0x6	PCLK2•1/128
0x5	PCLK2•1/64
0x4	PCLK2•1/32
0x3	PCLK2•1/16
0x2	PCLK2•1/8
0x1	PCLK2•1/4
0x0	PCLK2•1/2

Table 26.6.5 A/D Conversion Clock Selection	ſ
---------------------------------------------	---

(Default: 0x0)

Note: The A/D converter uses the prescaler output as the source clock, the prescaler must be run in advance.

# **27 LCD Controller (LCDC)**

## 27.1 LCDC Module Overview

The S1C17803 has a built-in LCD controller (LCDC) that supports black-and-white STN LCD panels.

Also the S1C17803 contains a 16K-byte RAM (IVRAM) allowing a  $320 \times 240$ -pixel monochrome screen (1-bpp mode) to be displayed. Furthermore, the LCDC is able to access the external SRAM as a VRAM via the bus matrix and the SRAM controller, thus up to a  $320 \times 240$ -dot screen (QVGA) with 16 gray scales (4-bpp) can be displayed.

#### Internal bus interface and VRAM

- 16K-byte IVRAM (internal VRAM) is available.
  - IVRAM is located from address 0xc0000 to address 0xc3fff.
  - Can be used to display up to  $320 \times 240$  LCD panels in 1 bpp mode.
  - IVRAM can also be used as a general-purpose RAM.
- An external SRAM can be used as a VRAM.
  - Using an external SRAM expands the display capability up to QVGA ( $320 \times 240$ ) panels in 4 bpp (16-grayscale) mode or up to VGA ( $640 \times 480$ ) panels in 1 bpp (black and white) mode.
  - Supports a 16-bit and 8-bit SRAM for the external VRAM.
- The UMA (Unified Memory Access) method is implemented. This method allows the LCDC to access SRAM (external VRAM) while the CPU is accessing an internal circuit (e.g., internal RAM), or the LCDC to access IVRAM (internal VRAM) while the CPU is accessing another circuit (e.g., external SRAM).
- The LCDC I/O registers support 8-bit and 16-bit accesses.
- The LCDC can generates frame interrupts.

#### **Display support**

- Single-panel, single-drive passive displays
- Monochrome/gray scale STN LCD panels with a 1/4/8-bit data bus

#### **Display modes**

• Supports 1, 2 and 4-bpp (bit-per-pixel) mode for monochrome STN LCD panels.

Due to frame rate modulation (FRM), gray scale display is possible in up to 16 shades of gray when a monochrome passive LCD panel is used.

- 2 shades of gray in 1-bpp mode
- 4 shades of gray in 2-bpp mode
- 16 shades of gray in 4-bpp mode
- No LUT (Look Up Table) is included.

Display data in the VRAM is sent to the FRM module as a 4-bit gray scale display data via the gray scale index module.

- Resolution examples:
  - $320 \times 240$  pixels with 1-bpp gray scale display (IVRAM is used.)
  - $320 \times 240$  pixels with 2-bpp gray scale display (an external VRAM is required.)
  - $320 \times 240$  pixels with 4-bpp gray scale display (an external VRAM is required.)
  - $640 \times 480$  pixels with 1-bpp gray scale display (an external VRAM is required.)

#### Display feature

· Software invert video

#### Power save

- Software power-save mode
- Supports doze mode for standard STN LCD drivers with built-in display RAM. In this mode, the shift clock and data output are stopped, while FR, LP, and YD signals are active.

#### Supporting serial/parallel MPU interface LCD panels/drivers

The S1C17803 supports LCD panels/drivers with an 8/16-bit MPU (80 series) parallel interface or a serial interface.

- A parallel interface LCD panel/driver can be connected and controlled with the SRAMC.
- A serial interface LCD panel/driver can be connected and controlled with the USI (SPI mode).
- Supports LCD driver DMA using the DMAC.

For more information on supporting serial/parallel MPU interface LCD panels/drivers, see Section 27.9.

## 27.2 Block Diagram




Figure 27.2.1 Block Diagram of the LCD Controller

#### Host interface

The CPU Core accesses the LCDC control registers though this block.

#### LCDC line buffer block and FIFO controller

The LCDC line buffer consists of two 16-bit FIFOs used as a display data cache for sending display data to the external LCD driver/panel continuously. The FIFO controller controls the display data output/input to/from the LCDC line buffer.

#### Sequence controller

The sequence controller block generates horizontal and vertical display timings according to the control register settings.

#### VRAM UMA controller

The VRAM UMA controller controls data flow from the VRAM to the LCD interface. It also generates display data memory addresses for refreshing display.

#### Gray scale index and FRM (Frame Rate Modulation circuit)

These blocks convert the display data read from the VRAM into the gray scale data for passive LCD panels by frame rate modulation.

#### LCD interface

The LCD interface formats display data and generates the timing control signals for the LCD panel.

#### **Clock generator**

This circuit generates the operating clocks of the LCDC from the source clock input from the CMU.

#### Power save circuit

This circuit controls the power save mode in the LCDC.

Seiko Epson Corporation

# 27.3 LCDC Output Pins

Table 27.3.1 lists the output pins of the LCDC. Table 27.3.2 shows the pin configurations classified by type of LCD panel.

Pin name	I/O	Qty	Function
FPDAT[7:0]	0	8	LCD display data outputs
FPFRAME	0	1	LCD frame clock output
FPLINE	0	1	LCD line clock output
FPSHIFT		1	LCD shift clock output
FPDRDY	0	1	LCD DRDY/MOD signal output

Table 27.3.1	LCDC Output Pins

The LCDC output pins are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as LCDC output pins. For detailed information on pin function switching, see the "I/O Ports (GPIO)" chapter.

Pin name	Monochrome single passive panel					
Fin name	1 bit 4 bits		8 bits			
FPFRAME		FPFRAME (YD)				
FPLINE		FPLINE (LP)				
FPSHIFT		FPSHIFT (SCL)				
FPDRDY		MOD (FR)				
FPDAT0	Driven 0	Driven 0	D0			
FPDAT1	Driven 0	Driven 0	D1			
FPDAT2	Driven 0	Driven 0	D2			
FPDAT3	Driven 0	Driven 0	D3			
FPDAT4	Driven 0	D0	D4			
FPDAT5	Driven 0	D1	D5			
FPDAT6	Driven 0	D2	D6			
FPDAT7	D0	D3	D7			
GPIO/#FPDOFF		nDISPLAY_OFF				

Table 27.3.2 Pin Configurations by Type of LCD Panel




Figure 27.3.1 Typical LCD-Panel Connections

# 27.4 LCDC Operating Clocks

The LCDC operates with the BCLK and LCLK clocks supplied from the CMU. For controlling the clocks, see the "Clock Management Unit (CMU)" chapter.

### BCLK

This clock is required for accessing the LCDC registers. BCLK can be stopped in HALT mode using BCLK_EN/CMU_CLKCTL register.

### LCLK

This is the LCDC operating clock generated by dividing the OSC3 clock. The CMU frequency divider generates 16 kinds of clocks from OSC3•1/1 to OSC3•1/16. Select a divided clock according to the frame rate using LCLKDIV[3:0]/CMU_LCLK register.

Frame rate =  $\frac{f_{LCLK}}{HT \times VT}$  [Hz]

flclk: LCLK frequency

HT: Horizontal total period (horizontal panel size + horizontal non-display period) [pixels]

VT:	Vertical total p	period (vertical	panel size +	vertical non	-display i	period) [lines]
	vertieur totur p	Jerroa (vernear	puner bille i	vertical non	anopia	jerroa) [mes]

LCLKDIV[3:0]	LCLK
Oxf	OSC3•1/16
0xe	OSC3•1/15
0xd	OSC3•1/14
0xc	OSC3•1/13
0xb	OSC3•1/12
0xa	OSC3•1/11
0x9	OSC3•1/10
0x8	OSC3•1/9
0x7	OSC3•1/8
0x6	OSC3•1/7
0x5	OSC3•1/6
0x4	OSC3•1/5
0x3	OSC3•1/4
0x2	OSC3•1/3
0x1	OSC3•1/2
0x0	OSC3•1/1
	(Default: 0x7)

Table 27.4.1 LCDC Clock Division Ratio

LCLK_EN/CMU_LCLK register is used for clock supply control (default: off). Before using the LCDC, set LCLK_EN to 1.

**Note**: Disable LCDC supply (LCLK_EN = 0) when changing the clock division ratio using LCLKDIV[3:0] or before executing the slp instruction.

# 27.5 Setting the LCD Panel and Interface Conditions

### 27.5.1 Data Width

The LCD controller supports monochrome single 1-bit, 4-bit, and 8-bit passive panels. Dual panels are not supported.

Use DWD[2:0]/LCDC_DMD2 register to select the data width for the STN LCD panel.

DWD[2:0]	LCD panel
0x4	Monochrome single 1-bit passive LCD panel
0x1	Monochrome single 8-bit passive LCD panel
0x0	Monochrome single 4-bit passive LCD panel
Other	Reserved

Table 27.5.1.1 Selection of the LCD Panel

(Default: 0x0)

## 27.5.2 Resolutions

Set the resolution and non-display period of the LCD panel in accordance with the procedure specified below.

### Horizontal resolution

Set the value shown below to HSIZE[6:0]/LCDC_HSIZE register.

Horizontal resolution (number of pixels) HSIZE[6:0] =

For example, if the LCD panel has a horizontal resolution of 320 dots, set 39 (= 0x27) to HSIZE[6:0].

### Horizontal non-display period

Set the value shown below to HNDP[4:0]/LCDC_HNDP register.

Horizontal non-display period (number of pixels) HNDP[4:0] =8

### Vertical resolution

Set the value shown below to VSIZE[9:0]/LCDC_VSIZE register.

VSIZE[9:0] = Vertical resolution (number of lines) - 1

For example, if the LCD panel has a vertical resolution of 240 lines, set 239 (= 0xef) to VSIZE[9:0].

### Vertical non-display period

Set the value shown below to VNDP[5:0]/LCDC_VNDP register.

VNDP[5:0] = Vertical non-display period (number of lines)

### 27.5.3 Display Mode and Data Format

The number of gray levels in grayscale display is determined by the number of bits representing each pixel (bpp = bits per pixel). Use BPP[2:0]/LCDC_DMD1 register to set a display (bpp) mode.

Table 27.5.3.1 Specification of Display Modes					
BPP[2:0]	Display mode				
0x7–0x3	Reserved				
0x2	4 bpp, 16 gray levels				
0x1	2 bpp, 4 gray levels				
0x0	1 bpp, 2 gray levels				

Table 27.5.3.1	Specification of	<b>Display Modes</b>
----------------	------------------	----------------------

(Default: 0x0)

### (1) 1-bpp (2-gray scale) mode

One pixel is represented by one bit, displayed in two gray levels.

The pixel data (one bit) is expanded into four bits through the gray scale index module and sent to the FRM module to generate a gray level.

Pixel data  $0b0 \rightarrow Display data 0b0000$  (white)

Pixel data  $0b1 \rightarrow Display data 0b1111 (black)$ 

Data for eight consecutive pixels is stored as one byte in the display memory.




Figure 27.5.3.1 Data Format in 1-bpp Mode

### (2) 2-bpp (4-gray scale) mode

One pixel is represented by two bits, displayed in four gray levels.

The pixel data (two bits) is expanded into four bits through the gray scale index module and sent to the FRM module to generate a gray level.

Pixel data  $0b00 \rightarrow Display data 0b0000$  (white)

Pixel data  $0b01 \rightarrow Display data 0b0101$  (light gray)

Pixel data  $0b10 \rightarrow Display data 0b1010 (dark gray)$ 

Pixel data  $0b11 \rightarrow Display data 0b1111 (black)$ 

Data for four consecutive pixels is stored as one byte in the display memory.




Figure 27.5.3.2 Data Format in 2-bpp Mode

### (3) 4-bpp (16-gray scale) mode

One pixel is represented by four bits, displayed in 16 gray levels.

The pixel data (four bits) is passed through the gray scale index module and sent to the FRM module to generate a gray level.

Pixel data  $0b0000 \rightarrow Display$  data 0b0000 (white)

Pixel data 0b0001  $\rightarrow$  Display data 0b0001 (light gray)

Pixel data  $0b1110 \rightarrow Display data 0b1110 (dark gray)$ 

Pixel data  $0b1111 \rightarrow Display data 0b1111 (black)$ 

Data for two consecutive pixels is stored as one byte in the display memory.




Figure 27.5.3.3 Data Format in 4-bpp Mode

# 27.5.4 Other Settings

### **FPSHIFT** mask

The FPSHIFT clock for monochrome passive panels does not stop even in the horizontal non-display period by the default setting. To stop the FPSHIFT clock during the horizontal non-display period, set FPSMASK/ LCDC_DMD2 register to 1.

### MOD rate

The period during which the MOD signal is switched can be set using the MOD[5:0]/LCDC_MOD register.MOD = 0x0:MOD signal switched at a period of the FPFRAME signal (default)MOD = other than 0x0:Switched at a period of MOD + 1 FPLINE pulses

# 27.6 Display Control

### 27.6.1 Controlling LCD power up/down

The LCD controller is activated when the LCDC clocks are supplied from the CMU. Following initial reset, the LCD controller is set in power-save mode. Supplying the clocks does not immediately cause the LCD panel to initiate a power-up sequence and start displaying data. The LCD panel is placed in power-save mode, with all LCD signal output pins fixed low.

To change the LCD controller from power-save mode back into normal mode, set PSAVE[1:0]/LCDC_PS register to 0x3. The LCD controller starts a power-up sequence from that point, and outputs LCD signals. Conversely, to change from normal mode to power-save mode, set PSAVE[1:0] to 0x0. The LCD controller starts a power-down sequence from that point, and drives the LCD signals low.

The LCDC control registers can be accessed even in power-save mode.

PSAVE[1:0]	Mode						
0x3	Normal operation						
0x2	Doze mode						
0x1	Reserved						
0x0	Power-save mode						

Table 27.6.1.1 Setting the Power-Save Mode

(Default: 0x0)

### Power-save mode

When the LCD controller enters this mode, all LCD signal output pins are dropped low, with the LCD panel placed in power-down mode. All operations of the LCD controller, other than accessing of its control registers are disabled.

### Doze mode

Doze mode is a power-save mode designed for use with a self-refresh type LCD panel. The panel does not need to send data constantly in order to refresh the display of the same image. The LCD controller can be set in doze mode during this period. In doze mode, only the FPLINE, FPFRAME and DRDY signals are active, and the FPDAT and FPSHIFT signals are fixed at low so that no access to the display memory occurs while LCD display also can keep on. Although the power-saving effects are not as significant as in power-save mode, this mode helps reduce the current consumption in the LCD panel while keeping the display on.

### Comparison of power-save modes

The differences between power-save modes are summarized in Table 27.6.1.2.

Item	LCDC disabled	Power-save mode	Doze mode	Normal
Accessing LCDC registers	Enabled	Enabled	Enabled	Enabled
Accessing VRAM	Enabled	Enabled	Enabled	Enabled
Display	Inactive	Inactive	Active	Active
Display data fetch operation	Inactive	Inactive	Inactive	Active
FPDAT[7:0], FPSHIFT signals	Low	Low	Low	Active
FPLINE, FPFRAME, DRDY signals	Low	Low	Active	Active

Table 27.6.1.2 Differences between Power-Save Modes

If the power to the LCD panel is turned on or off while LCD signals are not being correctly output, the panel may be damaged. Therefore, the power to the LCD panel must be turned on only after the LCD controller starts controlling LCD signals. Use an I/O port to control the power to the LCD panel for this purpose. When LCD signals have no effect, disable the LCD power supply by controlling the port output; when LCD signals become effective, enable the LCD power supply using the port. Note that the LCD interface signals FPDAT[7:0], FP-SHIFT, FPLINE, FPFRAME, and DRDY will be output/activated with one frame time delay after PSAVE[1:0] is set to 0x3. In other words, the LCD controller does not output these signals at the first LCD display frame after PSAVE[1:0] is set to 0x3; the LCD controller outputs these signals from the second LCD display frame. Therefore, take an enough waiting time before enabling the LCD power supply using a GPIO port.

### 27 LCD Controller (LCDC)

The procedure for initializing the LCD at power-on is summarized below.

- 1. Configure the clocks (see Section 27.4).
- 2. Set the LCD-panel parameters and display mode (see Section 27.5).
- 3. Enable the LCDC interrupt.
- 4. Write display data to the VRAM.
- 5. Set the display start address.
- 6. Place the LCD controller in normal mode (PSAVE[1:0] = 0x3).
- 7. The LCD controller starts outputting the LCD signals from the second LCD display frame.
- 8. Wait time should be inserted depending on the LCD panel power source.
- 9. Control the port to turn the LCD panel power on (control nDISPLAY_OFF GPIO port).

The following is the power-down procedure.

- 1. Control the port to turn the LCD panel power off (control nDISPLAY_OFF GPIO port).
- 2. Wait time should be inserted depending on the LCD panel power source.
- 3. Place the LCD controller in power-save mode (PSAVE[1:0] = 0x0).
- 4. The LCD controller pulls LCD signals down to low.

## 27.6.2 Setting Display Start Address

The display memory address from which to start display can be changed as desired using SADDR[23:0]/LCDC_SADDR(1 & 2) registers. The start address set in SADDR[23:0] corresponds to the upper left edge of the LCD panel. Note that a 16-bit boundary address ( $\{A[23:1], A0 = 0\}$ ) in IVRAM or the external VRAM must be specified to this register. If A0 is specified as 1, the LSB in this register (A0) is always set to 0.

## 27.6.3 Writing Display Data

The LCD controller may generate an interrupt at the beginning with the vertical non-display period after finishing each frame refresh sequence. Furthermore, VNDPF/LCDC_PS register is provided and is set to 1 if the display is in a vertical non-display period.

To eliminate screen flicker, display data should be changed in a vertical non-display period by using this interrupt or VNDPF. For more information on the LCDC interrupt, see Section 27.7, "LCDC Interrupt."

## 27.6.4 Inverting and Blanking Display

The display can be blanked (the entire screen turned black or white) without rewriting the contents of the VRAM. Setting BLANK/LCDC_DMD2 register to 1 causes the FPDAT signal to go low or high, blanking the display. Setting it to 0 turns the display back on. Whether the screen turns black or white is determined by SWINV/LCDC_DMD2 register described below.

Furthermore, the display can be inverted simply by manipulating a control bit. Setting SWINV to 1 inverts the display, and setting it to 0 returns the display to normal. This is accomplished by inverting the display data output from the gray scale index module, rather than by inverting the pixel data in the VRAM.

The screen can be made to blink using these operations. Make sure switching takes place within the vertical nondisplay period (VNDPF = 1).

# 27.7 LCDC Interrupt

The LCDC module can generate frame interrupts.

### Frame interrupt

To use this interrupt, set FRMIE/LCDC_FRAMIE register to 1. If FRMIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When a vertical non-display period begins after a frame refresh cycle (vertical display period) has finished, VNDPF/LCDC_PS register is set to 1. At the same time, FRMIF/LCDC_PS register is set to 1 and the LCDC outputs an interrupt signal to the interrupt controller (ITC) if frame interrupts are enabled (FRMIE = 1). An interrupt occurs if other interrupt conditions are met.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

Seiko Epson Corporation

# 27.8 Control Register Details

#### Address Register name Function 0x81900 LCDC FRMIE LCDC Frame Interrupt Enable Register Enables the frame interrupt. 0x81902 LCDC PS Status and Power Save Configuration Register Indicates the LCDC status and sets the power save mode 0x81904 LCDC_HNDP Horizontal Non-Displayed Period Register Sets the horizontal non-display period. 0x81906 LCDC_HSIZE Horizontal Panel Size Register Sets the horizontal panel size. 0x81908 LCDC_VNDP Vertical Non-Displayed Period Register Sets the vertical non-display period. 0x8190a LCDC VSIZE Vertical Panel Size Register Sets the vertical panel size 0x8190c LCDC_MOD MOD Rate Counter Setup Register Sets the MOD signal condition. 0x8190e LCDC DMD1 LCDC Display Mode 1 Register Sets the bpp mode. 0x81910 LCDC_DMD2 LCDC Display Mode 2 Register Sets the panel conditions 0x81912 LCDC_SADDR1 Screen Display Start Address Low Register Specifies the display start address. 0x81914 LCDC_SADDR2 Specifies the display start address and VRAM. Screen Display Start Address High Register

#### Table 27.8.1 List of LCDC Registers

The LCDC registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### LCDC Frame Interrupt Enable Register (LCDC_FRMIE)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
LCDC Frame	0x81900	D15	FRMIE	Frame interrupt enable	1 Enable 0 Disable		0	R/W	
Interrupt	(16 bits)	D14-0	_	reserved	-	-	-	-	0 when being read.
Enable Register									-
(LCDC_FRMIE)									

### D15 FRMIE: Frame Interrupt Enable Bit

Enables or disables LCDC frame interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

When using the frame interrupt, set FRMIE to 1. The frame interrupt requests to the ITC is enabled. When this bit is set to 0, the frame interrupt will not be generated.

### D[14:0] Reserved

### Status and Power Save Configuration Register (LCDC_PS)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
Status and	0x81902	D15	FRMIF	Frame interrupt flag	1 Occurred	0 Not occurred	0	R/W	Reset by writing 1.
Power Save	(16 bits)	D14-10	-	reserved	-	_	-	-	0 when being read.
Configuration		D9	FIFOEF	LCDC FIFO empty flag	1 Empty	0 Not empty	0	R	-
Register		D8	_	reserved		_	-	-	0 when being read.
(LCDC_PS)		D7	VNDPF	Vertical display status flag	1 VNDP	0 VDP	0	R	-
		D6–2	-	reserved	-	_	-	-	0 when being read.
		D1–0	PSAVE[1:0]	Power save mode select	PSAVE[1:0]	Mode	0x0	R/W	
					0x3	Normal			
					0x2	Doze			
					0x1	reserved			
					0x0	Power save			

### D15 FRMIF: Frame Interrupt Flag Bit

This is the interrupt flag to indicate the frame interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

FRMIF is set to 1 when a vertical non-display period begins. If FRMIE/LCDC_FRMIE register has been set to 1, a frame interrupt request is sent to the ITC at the same time.

### D[14:10] Reserved

### D9 FIFOEF: LCDC FIFO Empty Flag Bit

Indicates the LCDC FIFO status.

1 (R): Empty

0 (R): Not empty (default)

FIFOEF is reset to 0 when display data is written to the 16-bit LCDC FIFO and is set to 1 when the written data is transferred to the LCD interface and the FIFO becomes empty.

### D8 Reserved

### D7 VNDPF: Vertical Display Status Flag Bit

Indicates whether the LCD panel is in a vertical non-display period or not.

- 1 (R): Vertical non-display period
- 0 (R): Vertical display period (default)

VNDPF is set to 1 during a vertical non-display period, and set to 0 during a vertical display period. When images must be switched without causing the screen to flicker, it is possible to switch within a vertical non-display period by reading this bit.

### D[6:2] Reserved

### D[1:0] PSAVE[1:0]: Power Save Mode Select Bits

Selects power-save mode.

Table 27.0.2 Setting the Fower-Save Mode								
PSAVE[1:0]	Mode							
0x3	Normal operation							
0x2	Doze mode							
0x1	Reserved							
0x0	Power-save mode							
	(Default: 0x0)							

Table 27.8.2 Setting the Power-Save Mode

The LCD controller is placed in power-save mode by setting PSAVE[1:0] to 0x0. In this mode, all LCD signals for STN LCD panels are dropped low and all operations of the LCD controller, other than accessing of its control registers are disabled. The LCD controller is taken out of power-save mode by setting PSAVE[1:0] to 0x3.

Doze mode is a power-save mode designed for use with built-in RAM type or self-refresh type STN LCD panels. In doze mode, the FPDAT and FPSHIFT signals are fixed low so that no access to the display memory occurs. Although the power-saving effects are not as significant as in power-save mode, this mode helps reduce the current consumption in the LCD panel while keeping the display on.

## Horizontal Non-Display Period Register (LCDC_HNDP)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Horizontal Non-	0x81904	D15–5	-	reserved	-	-	-	0 when being read.
Display Period	(16 bits)	D4–0	HNDP[4:0]	Horizontal non-display period	0 to 31	0x0	R/W	
Register				setup	(32 to 280 pixels)			
(LCDC_HNDP)					,			

#### D[15:5] Reserved

### D[4:0] HNDP[4:0]: Horizontal Non-Display Period Setup Bits

Sets the horizontal non-display period in 8-pixel units. (Default: 0x0) Set the value obtained using the equation below.

HNDP[4:0] = Horizontal non-display period (number of pixels) - 4

8

### Horizontal Panel Size Register (LCDC_HSIZE)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
Horizontal	0x81906	D15–7	-	reserved	_	-	-	0 when being read.
Panel Size	(16 bits)	D6-0	HSIZE[6:0]	Horizontal resolution setup	1 to 127	0x0	R/W	-
Register					(16 to 1024 pixels)			
(LCDC_HSIZE)								

### D[15:7] Reserved

### D[6:0] HSIZE[6:0]: Horizontal Resolution Setup Bits

Sets the horizontal resolution of the LCD panel in 8-pixel units. (Default: 0x0) Set the value obtained using the equation below.

 $HSIZE[6:0] = \frac{Horizontal resolution (number of pixels)}{-1} - 1$ 

8

For example, if the LCD panel has a horizontal resolution of 320 dots, set 39 (= 0x27) to HSIZE[6:0].

### Vertical Non-Display Period Register (LCDC_VNDP)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
Vertical Non-	0x81908	D15–6	-	reserved	-	-	-	0 when being read.
Display Period	(16 bits)	D5–0	VNDP[5:0]	Vertical non-display period setup	0 to 63	0x0	R/W	
Register					(0 to 63 lines)			
(LCDC_VNDP)					. ,			

### D[15:6] Reserved

### D[5:0] VNDP[5:0]: Vertical Non-Display Period Setup Bits

Sets the vertical non-display period in units of lines. (Default: 0x0) Set the value obtained using the equation below.

VNDP[5:0] = Vertical non-display period (number of lines)

### Vertical Panel Size Register (LCDC_VSIZE)

			-		•			
Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Vertical Panel	0x8190a	D15–10	-	reserved	-	-	-	0 when being read.
Size Register	(16 bits)	D9–0	VSIZE[9:0]	Vertical resolution setup	0 to 1023	0x0	R/W	
(LCDC_VSIZE)					(1 to 1024 lines)			

### D[15:10] Reserved

### D[9:0] VSIZE[9:0]: Vertical Resolution Setup Bits

Sets the vertical resolution of the LCD panel in units of lines. (Default: 0x0) Set the value obtained using the equation below.

VSIZE[9:0] = Vertical resolution (number of lines) - 1

For example, if the LCD panel has a vertical resolution of 240 lines, set 239 (= 0xef) in VSIZE[9:0].

### MOD Rate Counter Setup Register (LCDC_MOD)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
MOD Rate	0x8190c	D15–6	-	reserved	-	-	-	0 when being read.
Counter Setup	(16 bits)	D5–0	MOD[5:0]	LCD MOD rate setup	0 to 63	0x0	R/W	
Register								
(LCDC_MOD)								

#### D[15:6] Reserved

### D[5:0] MOD[5:0]: LCD MOD Rate Setup Bits

Sets the cycle time at which to switch the MOD signal for the STN LCD panel. (Default: 0x0) When this register is 0x0, the MOD signal switches at the cycle time of the FPFRAME signal. If another period is desired, set the FPLINE pulse-count value.

### LCDC Display Mode 1 Register (LCDC_DMD1)

Register name	Address	Bit	Name	Function	Set	Init.	R/W	Remarks	
LCDC Display	0x8190e	D15–3	-	reserved	-		-	-	0 when being read.
Mode 1 Register	(16 bits)	D2-0	BPP[2:0]	Bit-per-pixel mode select	BPP[2:0]	Mode	0x0	R/W	
(LCDC_DMD1)					0x7-0x3	reserved			
					0x2	4 bpp			
					0x1	2 bpp			
					0x0	1 bpp			

#### D[15:3] Reserved

### D[2:0] BPP[2:0]: Bit-Per-Pixel Mode Select Bits

Selects display mode (bpp mode). The contents of selection are listed in Table 27.8.3.

Table 27.8.3 Specification of Display Modes							
Display mode							
Reserved							
4 bpp, 16 gray levels							
2 bpp, 4 gray levels							
1 bpp, 2 gray levels							

(Default: 0x0)

### LCDC Display Mode 2 Register (LCDC_DMD2)

Register name	Address	Bit	Name	Function		Set	ting		Init.	R/W	Remarks
LCDC Display	0x81910	D15–14	-	reserved		_			-	-	0 when being read.
Mode 2 Register	(16 bits)	D13	FPSMASK	FPSHIFT mask enable	1	Enable	0	Disable	0	R/W	
(LCDC_DMD2)		D12-10	DWD[2:0]	STN panel data width select		DWD[2:0]	Ē	Data width	0x0	R/W	
						0x7–0x5	1	reserved			
						0x4		1 bit			
						0x3–0x2		reserved			
						0x1		8 bits			
						0x0		4 bits			
		D9	SWINV	Software video invert	1	Invert	0	Normal	0	R/W	
		D8	BLANK	Display blank enable	1	Blank	0	Normal	0	R/W	
		D7–0	-	reserved		-	-		-	-	0 when being read.

### D[15:14] Reserved

#### D13 FPSMASK: FPSHIFT Mask Enable Bit

Enables the FPSHIFT mask. 1 (R/W): Enable

0 (R/W): Disable (default)

When FPSMASK is set to 1, the FPSHIFT signal is masked and is not output during the non-display period. When FPSMASK is set to 0, the FPSHIFT signal is output even during the non-display period.

#### D[12:10] DWD[2:0]: STN Panel Data Width Select Bits

Selects the STN LCD panel's data width.

Table 27.8.4	Selection	of the LCD Panel
Iable 21.0.4	Selection	UT THE LOD FATIER

DWD[2:0]	LCD panel
0x4	Monochrome single 1-bit passive LCD panel
0x1	Monochrome single 8-bit passive LCD panel
0x0	Monochrome single 4-bit passive LCD panel
Other	Reserved

(Default: 0x0)

#### D9 SWINV: Software Video Invert Bit

Inverts the display on the LCD panel.

1 (R/W): Invert

0 (R/W): Normal display (default)

When SWINV is set to 1, the display on the LCD panel is inverted (displayed in inverse video). When SWINV is set to 0, normal display is maintained. Inverse operation is applied to output of the gray scale index module, and does not affect the display memory.

### D8 BLANK: Display Blank Enable Bit

Clears the display (entire screen turned blank). 1 (R/W): Blank 0 (R/W): Normal display (default)

When BLANK is set to 0, data in the display memory is displayed on the LCD panel. When BLANK is set to 1, all FPDAT signals are dropped low (when SWINV = 0) or high (when SWINV = 1) to clear the display. This setting does not affect the display memory.

### D[7:0] Reserved

### Screen Display Start Address Low Register (LCDC_SADDR1)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Screen Display	0x81912	D15–0	SADDR	Screen display start address	0 to 0xfffe	0x0	R/W	SADDR0 (D0) is
Start Address	(16 bits)		[15:0]	low-order 16 bits				fixed at 0.
Low Register								
(LCDC_SADDR1)								

### D[15:0] SADDR[15:0]: Screen Display Start Address Bits

Sets the screen start address in the VRAM. (Default: 0x0)

The data bits in this register (D[15:0]) correspond to the low-order 16 bits of the VRAM address. SAD-DR0 (D0) is fixed at 0 to access the VRAM in 16-bit units. The 8 high-order bits (A[23:16]) should be set to SADDR[23:16]/LCDC_SADDR2 register.

VRAM address [23:0] = SADDR[23:16] + {SADDR[15:1], 0b0}

When the LSB of the address (SADDR0) is specified as 1, it will be corrected to 0 so that a 16-bit boundary address will be accessed.

### Screen Display Start Address High Register (LCDC_SADDR2)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Screen Display	0x81914	D15-8	-	reserved	-	-	-	0 when being read.
Start Address	(16 bits)	D7–0	SADDR	Screen display start address	0 to 0xff	0x0	R/W	
High Register			[23:16]	high-order 8 bits				
(LCDC_SADDR2)								

### D[15:8] Reserved

### D[7:0] SADDR[23:16]: Screen Display Start Address Bits

Sets the screen start address in the VRAM. (Default: 0x0)

The data bits in this register (D[7:0]) correspond to the VRAM address A[23:16]. The 16 low-order bits (A[15:0]) should be set to SADDR[15:0]/LCDC_SADDR1 register.

VRAM address [23:0] = SADDR[23:16] + {SADDR[15:1], 0b0}

# 27.9 Serial/Parallel MPU Interface LCD Panels/Drivers

Although the LCDC does not support serial/parallel MPU interface LCD panels/drivers, they can be connected to the S1C17803 and controlled via the USI or SRAMC.

### To use an 8-bit (four-wire) serial interface LCD panel/driver

A built-in RAM type LCD panel or driver with a four-wire serial interface can be directly connected to the SPI pins provided by the USI.




Figure 27.9.1 Connecting an LCD Panel/Driver with a Four-wire Serial Interface

Configure the USI as follows and control the LCD panel/driver connected as an SPI slave device.

- USI channel to be used: Either Ch.0 or Ch.1 can be used.
- USI interface mode: Set to SPI master mode.
- SPI clock: Program T8F Ch.0 (when USI Ch.0 is used) or T8F Ch.1 (when USI Ch.1 is used)
  - according to the LCD panel/driver specifications.
- Data length: Set to 8 bits.
- MSB/LSB first mode: Set to either MSB first or LSB first according to the LCD panel/driver specifications.
- Clock polarity and phase: Set according to the LCD panel/driver specifications.

The A0, #CS, and #RES pins of the LCD panel/driver should be connected to S1C17803 GPIO ports and control the port outputs using the GPIO registers.

For more information on controlling USI and data transfers, see the "Universal Serial Interface (USI)" chapter.

### To use a 9-bit (three-wire) serial interface LCD panel/driver

A built-in RAM type LCD panel or driver with a three-wire serial interface can be directly connected to the SPI pins provided by the USI.




Figure 27.9.2 Connecting an LCD Panel/Driver with a Three-wire Serial Interface

Configure the USI as follows and control the LCD panel/driver connected as an SPI slave device.

- USI channel to be used: Either Ch.0 or Ch.1 can be used.
- USI interface mode: Set to SPI master mode.
- SPI clock: Program T8F Ch.0 (when USI Ch.0 is used) or T8F Ch.1 (when USI Ch.1 is used) according to the LCD panel/driver specifications.
- Data length: Set to 9 bits.
- MSB/LSB first mode: Set to either MSB first or LSB first according to the LCD panel/driver specifications.
- Clock polarity and phase: Set according to the LCD panel/driver specifications.

The LCD panels/drivers with a three-wire serial interface have no A0 pin used to input a command/data select signal. The first data bit sent in a 9-bit data is used to select whether the data sent is a command or data. It can be specified using an USI control bit.

The #CS, and #RES pins of the LCD panel/driver should be connected to S1C17803 GPIO ports and control the port outputs using the GPIO registers.

For more information on controlling USI and data transfers, see the "Universal Serial Interface (USI)" chapter.

### To use an 8-bit parallel interface LCD panel/driver

A built-in RAM type LCD panel or driver with an 8-bit MPU (80 series) parallel interface can be directly connected to the external bus provided by the SRAMC.




Figure 27.9.3 Connecting an LCD Panel/Driver with an 8-bit Parallel Interface

Configure the SRAMC as follows and control the LCD panel/driver connected as an SRAM device.

 #CE area: Any of the #CE0 to #CE3 areas can be used. Use the #CE1 area if a low-speed bus clock (BCLK•1/2–1/8) is required to meet the access conditions of the LCD panel/driver.
 Device type: Set to A0 mode.
 Device size: Set to 8 bits.
 Static wait cycle: Set according to the LCD panel/driver specifications.

Address A0 determines whether the output data is a command or display data. For example, when the LCD panel/driver is connected to #CE1, send commands by writing to address 0x300000 and display data by writing to address 0x300001 (if A0 = 0 specifies a command and A0 = 1 specifies display data).

For more information on controlling the SRAMC, see the "SRAM Controller (SRAMC)" chapter.

### To use a 16-bit parallel interface LCD panel/driver

A built-in RAM type LCD panel or driver with a 16-bit MPU (80 series) parallel interface can be directly connected to the external bus provided by the SRAMC.




Figure 27.9.4 Connecting an LCD Panel/Driver with a 16-bit Parallel Interface

Configure the SRAMC as follows and control the LCD panel/driver connected as an SRAM device.

• #CE area: Any of the #CE0 to #CE3 areas can be used.

Use the #CE1 area if a low-speed bus clock (BCLK•1/2–1/8) is required to meet the access conditions of the LCD panel/driver. Set to A0 mode.

- Device type:
- Device size: Set to 16 bits.
- Static wait cycle: Set according to the LCD panel/driver specifications.

### 27 LCD Controller (LCDC)

The RS pin of the LCD panel/driver to input the command/data select signal should be connected to S1C17803 GPIO ports and control the port outputs using the GPIO registers.

For more information on controlling the SRAMC, see the "SRAM Controller (SRAMC)" chapter.

### To use the LCD driver DMA function

When an LCD panel/driver that supports an LCD driver DMA function, commands/display data can be sent to the LCD panel/driver in DMA transfers. Program the DMAC as follows and invoke DMA with software trigger.

#### For serial interface LCD panel/driver

- DMAC channel: A free channel
- Transfer data size: 8 bits
- Transfer mode: Single transfer
- Transfer address control: Inclement or fix source address
- Fix destination address
- Source address: Memory address in which transfer display data/command is stored
- Destination address: USI transfer data buffer register address for the channel used
- Trigger: Software trigger
- Other control information: Depends on the application.

### For 8-bit parallel interface LCD panel/driver

- DMAC channel: A free channel • Transfer data size: 8 bits • Transfer mode: Single transfer • Transfer address control: Increment or fix source address Fix destination address • Source address: Memory address in which transfer display data/command is stored • Destination address: #CEx start address or the following address Example: When #CE1 is used and A0 = 0 specifies a command Address 0x300000 for sending commands Address 0x300001 for sending display data • Trigger: Software trigger
- Other control information: Depends on the application.

### For 16-bit parallel interface LCD panel/driver

- DMAC channel: A free channel
- Transfer data size: 16 bits
- Transfer mode: Single transfer
- Transfer address control: Increment or fix source address
- Fix destination address
- Source address: Memory address in which transfer display data/command is stored
- Destination address: #CEx start address
- Trigger: Software trigger
- Other control information: Depends on the application.

# 28 On-chip Debugger (DBG)

# 28.1 Resource Requirements and Debugging Tools

### Debugging work area

Debugging requires a 64-byte debugging work area. In the S1C17803, RAM addresses 0xfffc0 to 0xfffff (mirror area of addresses 0xc3fc0 to 0xc3fff) are assigned as the debugging work area. When using the debugging function, avoid using this area for any other user applications.

The start address for this debugging work area can be read from the DBRAM register (0xffff90).

### **Debugging tools**

Debugging involves connecting ICDmini (S5U1C17001H) to the S1C17803 debug pins and inputting the debug instruction from the debugger on the personal computer.

The following tools are required:

- S1C17 Family In-Circuit Debugger ICDmini (S5U1C17001H)
- S1C17 Family C compiler package (e.g., S5U1C17001C)

### **Debug pins**

The following debug pins are used to connect ICDmini (S5U1C17001H).

Table 28.1.1 l	ist of Debug Pins
----------------	-------------------

Pin name	I/O	Qty	Function
DCLK	0	1	On-chip debugger clock output pin
			Outputs a clock to the ICDmini (S5U1C17001H).
DSIO	I/O	1	On-chip debugger data input/output pin
			Used to input/output debugging data and input the break signal.
DST2	0	1	On-chip debugger status signal output pin
			Outputs the processor status during debugging.

The on-chip debugger input/output pins (DCLK, DST2, DSIO) are shared with I/O ports and are initially set as the debug pins. If the debugging function is not used, these pins can be switched using the port function select bits to enable use as general-purpose I/O port pins.

For detailed information on pin function switching, see the "I/O Ports (GPIO)" chapter.

### **Noise Filter for DSIO Input**

If the DSIO signal becomes active due to noise, the S1C17 Core suspends the program execution and enters debug mode. To avoid this, the S1C17803 incorporates a noise filter that operates with the system clock to remove noise from the signal before it is input to the S1C17 Core.

When using this noise filter, set DSINNF/CMU_NF register to 1. When DSINNF is set to 0 (default), the DSIO signal bypasses the noise filter. For more information on the CMU_NF register, see the register descriptions in the CMU chapter.

# 28.2 Debug Break Operation Status

The S1C17 Core enters debug mode when the brk instruction is executed or a debug interrupt is generated by a break signal (low) input to the DSIO pin. This state persists until the retd instruction is executed. During this time, hardware interrupts and NMIs are disabled.

The default setting halts peripheral circuit operations. This setting can be modified even when debugging is underway.

The LCDC continue the operating status at occurrence of the debug interrupt.

### Peripheral circuits that operate using the prescaler output clock

• Clock Generator (CLG)	PSC Ch.0 clock
• UART	PSC Ch.0 clock
• I ² C master and I ² C slave (I2CM, I2CS)	PSC Ch.0 clock
• 16-bit PWM timer (T16A)	PSC Ch.1 clock
• 16-bit audio PWM timer (T16P)	PSC Ch.1 clock
• 8-bit programmable timer (T8F)	PSC Ch.1 and PSC Ch.2 clocks
• Universal serial interface (USI)	PSC Ch.1 and PSC Ch.2 clocks
• Remote controller (REMC)	PSC Ch.2 clock
• A/D converter (ADC10)	PSC Ch.2 clock
• I/O ports (GPIO)	PSC Ch.2 clock

With the default settings, the prescaler will stop in debug mode, also stopping the peripheral circuits above that use the prescaler output clock. The prescaler includes  $PRUND/PSCx_CTL$  register to specify prescaler operations during debug mode. When PRUND is set to 1, the prescaler operates even in debug mode, allowing the peripheral circuits above to operate as well. When PRUND is 0 (default), the prescaler and the peripheral circuits above will stop when the S1C17 Core enters debug mode.

# 28.3 Additional Debugging Function

The S1C17803 expands the following on-chip debugging functions of the S1C17 Core.

### Branching destination in debug mode

When a debug interrupt is generated, the S1C17 Core enters debug mode and branches to the debug processing routine. In this process, the S1C17 Core is designed to branch to address 0xfffc00. In addition to this branching destination, the S1C17803 also allows designation of address 0x0 (beginning address of the internal RAM) as the branching destination when debug mode is activated. The branching destination address is selected using DBADR/MISC_IRAMSZ register. When the DBADR is set to 0 (default), the branching destination is set to 0xfffc00. When it is set to 1, the branching destination is set to 0x0.

### Adding instruction breaks

The S1C17 Core supports two instruction breaks (hardware PC breaks). The S1C17803 increased this number to five, adding the control bits and registers given below.

- IBE2/DCR register: Enables instruction breaks #2.
- IBE3/DCR register: Enables instruction breaks #3.
- IBE4/DCR register: Enables instruction breaks #4.
- IBAR2[23:0]/IBAR2 register: Set instruction break address #2.
- IBAR3[23:0]/IBAR3 register: Set instruction break address #3.
- IBAR4[23:0]/IBAR4 register: Set instruction break address #4.

Note that the debugger included in the S5U1C17001C (Ver. 1.2.1) or later is required to use five hardware PC breaks.

# 28.4 Control Register Details

Address		Register name	Function							
0xffff90	DBRAM	Debug RAM Base Register	Indicates the debug RAM base address.							
0xffffa0	DCR	Debug Control Register	Controls debugging.							
0xffffb8	IBAR2	Instruction Break Address Register 2	Sets Instruction break address #2.							
0xfffbc	IBAR3	Instruction Break Address Register 3	Sets Instruction break address #3.							
0xffffd0	IBAR4	Instruction Break Address Register 4	Sets Instruction break address #4.							

Table 26.4.1 List of Debug Registers

The debug registers are described in detail below.

Notes: • When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

• For debug registers not described here, refer to the S1C17 Core Manual.

Seiko Epson Corporation

## Debug RAM Base Register (DBRAM)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Debug RAM	0xffff90	D31–24	-	Unused (fixed at 0)	0x0	0x0	R	
Base Register	(32 bits)	D23-0	DBRAM[23:0]	Debug RAM base address	0xfffc0	0xfff	R	
(DBRAM)				-		c0		

### D[31:24] Not used (Fixed at 0)

### D[23:0] DBRAM[23:0]: Debug RAM Base Address Bits

Read-only register containing the beginning address of the debugging work area (64 bytes).

### **Debug Control Register (DCR)**

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
Debug Control	0xffffa0	D7	IBE4	Instruction break #4 enable	1	Enable	0	Disable	0	R/W	
Register	(8 bits)	D6	IBE3	Instruction break #3 enable	1	Enable	0	Disable	0	R/W	
(DCR)		D5	IBE2	Instruction break #2 enable	1	Enable	0	Disable	0	R/W	
		D4	DR	Debug request flag	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
		D3	IBE1	Instruction break #1 enable	1	Enable	0	Disable	0	R/W	
	[	D2	IBE0	Instruction break #0 enable	1	Enable	0	Disable	0	R/W	
		D1	SE	Single step enable	1	Enable	0	Disable	0	R/W	
		D0	DM	Debug mode	1	Debug mode	0	User mode	0	R	

### D7 IBE4: Instruction Break #4 Enable Bit

Enables or disables instruction break #4. 1 (R/W): Enabled 0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR4 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

### D6 IBE3: Instruction Break #3 Enable Bit

Enables or disables instruction break #3. 1 (R/W): Enabled 0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR3 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

#### D5 IBE2: Instruction Break #2 Enable Bit

Enables or disables instruction break #2. 1 (R/W): Enabled 0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR2 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

### D4 DR: Debug Request Flag Bit

Indicates the presence or absence of an external debug request.

- 1 (R): Request generated
- 0 (R): Request not generated (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

This flag is cleared (reset to 0) when 1 is written. It must be cleared before the debug processing routine is terminated by the retd instruction.

### D3 IBE1: Instruction Break #1 Enable Bit

Enables or disables instruction break #1.

1 (R/W): Enabled

0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR1 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

### D2 IBE0: Instruction Break #0 Enable Bit

Enables or disables instruction break #0. 1 (R/W): Enabled 0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR0 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

### D1 SE: Single Step Enable Bit

Enables or disables single-step operations. 1 (R/W): Enabled 0 (R/W): Disabled (default)

### D0 DM: Debug Mode Bit

Indicates the processor operating mode (debug mode or user mode).

1 (R): Debug mode

0 (R): User mode (default)

### Instruction Break Address Register 2 (IBAR2)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Instruction	0xffffb8	D31–24	-	reserved	-	-	-	0 when being read.
Break Address	(32 bits)	D23–0	IBAR2[23:0]	Instruction break address #2	0x0 to 0xffffff	0x0	R/W	
Register 2				IBAR223 = MSB				
(IBAR2)				IBAR20 = LSB				

### D[31:24] Reserved

### D[23:0] IBAR2[23:0]: Instruction Break Address #2 Bits

Sets instruction break address #2. (default: 0x000000)

### Instruction Break Address Register 3 (IBAR3)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Instruction	0xffffbc	D31–24	-	reserved	_	-	-	0 when being read.
Break Address	(32 bits)	D23-0	IBAR3[23:0]	Instruction break address #3	0x0 to 0xffffff	0x0	R/W	
Register 3				IBAR323 = MSB				
(IBAR3)				IBAR30 = LSB				

### D[31:24] Reserved

### D[23:0] IBAR3[23:0]: Instruction Break Address #3 Bits

Sets instruction break address #3. (default: 0x000000)

### Instruction Break Address Register 4 (IBAR4)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Instruction	0xffffd0	D31-24	-	reserved	_	-	-	0 when being read.
Break Address	(32 bits)	D23–0	IBAR4[23:0]	Instruction break address #4	0x0 to 0xffffff	0x0	R/W	
Register 4				IBAR423 = MSB				
(IBAR4)				IBAR40 = LSB				

### D[31:24] Reserved

#### D[23:0] IBAR4[23:0]: Instruction Break Address #4 Bits

Sets instruction break address #4. (default: 0x000000)

# 29 Multiplier/Divider

# 29.1 Outline

The S1C17803 has an embedded coprocessor that provides a signed/unsigned  $16 \times 16$ -bit multiplication function, a signed/unsigned  $16 \div 16$ -bit division function, and a signed  $16 \times 16$ -bit + 32-bit MAC (<u>multiplication and accumulation</u>) function with overflow detection.

This section explains how to use these functions.




Figure 29.1.1 Multiplier/Divider Block Diagram

Operation	Number of cycles				
Multiplication	1 + w cycles				
MAC	1 + w cycles				
Division	17 + w cycles				

"w" is the number of wait cycles to be inserted when the multiplier/divider is accessed. It can be set using MACWAIT/MAC_WAIT register in the CMU module.

# 29.2 Operation Mode and Output Mode

The Multiplier/divider operates according to the operation mode specified by the application program. As listed in Table 29.2.1, the multiplier/divider supports nine operations.

The multiplication, division and MAC results are 32-bit data, therefore, the S1C17 Core cannot read them in one access cycle. The output mode is provided to specify the high-order 16 bits or low-order 16 bits of the operation results to be read from the multiplier/divider.

The operation and output modes can be specified with a 7-bit data by writing it to the mode setting register in the multiplier/divider. Use a "ld.cw" instruction for this writing.

ld.cw	%rd,%rs	%rs[6:0] is written to the mode setting register. (%rd: not used)
ld.cw	%rd, <i>im</i> m7	<i>imm7</i> [6:0] is written to the mode setting register. (%rd: not used)

6	4	3		0
Output mode setting valu	е		Operation mode setting value	

Figure 29.2.1 Mode Setting Register

Setting value (D[6:4])	Output mode	Setting value (D[3:0])	Operation mode
0x0	16 low-order bits output mode	0x0	Initialize mode 0
	The low-order 16-bits of operation results		Clears the operation result register to 0x0.
	can be read as the coprocessor output.		
0x1	16 high-order bits output mode	0x1	Initialize mode 1
	The high-order 16-bits of operation results		Loads the 16-bit augend into the low-order
	can be read as the coprocessor output.		16 bits of the operation result register.
0x2-0x7	Reserved	0x2	Initialize mode 2
			Loads the 32-bit augend into the operation
			result register.
		0x3	Operation result read mode
			Outputs the data in the operation result reg-
			ister without computation.
		0x4	Unsigned multiplication mode
			Performs unsigned multiplication.
		0x5	Signed multiplication mode
			Performs signed multiplication.
		0x6	Reserved
		0x7	Signed MAC mode
			Performs signed MAC operation.
		0x8	Unsigned division mode
			Performs unsigned division.
		0x9	Signed division mode
			Performs signed division.
		0xa–0xf	Reserved

Table 29.2.1 Mode Settings

# 29.3 Multiplication

The multiplication function performs "A (32 bits) = B (16 bits)  $\times$  C (16 bits)."

To perform a multiplication, set the operation mode to 0x4 (unsigned multiplication) or 0x5 (signed multiplication). Then send the 16-bit multiplicand (B) and 16-bit multiplier (C) to the multiplier/divider using a "ld.ca" instruction. The one-half (16 bits according to the output mode) result (A[15:0] or A[31:16]) and the flag status will be returned to the CPU registers. Another one-half should be read by setting the multiplier/divider into operation result read mode.




Figure 29.3.1 Data Path in Multiplication Mode

res: operation result register

Mode setting value	Instruction		Operations	Flags	Remarks
	ld.ca	%rd,%rs			The operation result register
or 0x05			%rd ← res[15:0]		keeps the operation result until
	(ext	imm9)	$res[31:0] \leftarrow \%rd \times imm7/16$		it is rewritten by other opera-
	ld.ca	%rd, <i>imm7</i>	%rd ← res[15:0]		tion.
0x14	ld.ca	%rd,%rs	$res[31:0] \leftarrow \%rd \times \%rs$		
or 0x15			%rd ← res[31:16]		
	(ext	imm9)	$res[31:0] \leftarrow \%rd \times imm7/16$		
	ld.ca	%rd, <i>imm</i> 7	%rd ← res[31:16]		

#### Table 29.3.1 Operation in Multiplication Mode

Example:

1	mpre.			
	ld.cw	%r0,0x4	;	Sets the modes (unsigned multiplication mode and 16 low-order bits output mode).
	ld.ca	%r0,%r1	;	Performs "res = $\%r0 \times \%r1$ " and loads the 16 low-order bits of the result to $\%r0$ .
	ld.cw	%r0,0x13	;	Sets the modes (operation result read mode and 16 high-order bits output mode).
	ld.ca	%r1,%r0	;	Loads the 16 high-order bits of the result to %r1.

# 29.4 Division

The division function performs "A (16 bits) = B (16 bits) ÷ C (16 bits), D (16 bits) = residue."

To perform a division, set the operation mode to 0x8 (unsigned division) or 0x9 (signed division). Then send the 16-bit dividend (B) and 16-bit divisor (C) to the multiplier/divider using a "ld.ca" instruction. The quotient and the residue will be stored in the low-order 16 bits and the high-order 16 bits of the operation result register, respectively. The 16-bit quotient or residue according to the output mode specification and the flag status will be returned to the CPU registers. Another 16-bit result should be read by setting the multiplier/divider into operation result read mode.




Figure 29.4.1 Data Path in Division Mode

Table 29.4.1	Operation	in	Division	Mode
--------------	-----------	----	----------	------

Mode setting value	Instruction		Operations	Flags	Remarks
0x08	ld.ca	%rd,%rs	res[31:0] ← %rd ÷ %rs	psr (CVZN) $\leftarrow$ 0b0000	The operation result register
or 0x09			%rd $\leftarrow$ res[15:0] (quotient)		keeps the operation result until
	(ext	imm9)	res[31:0] ← %rd ÷ <i>imm7/16</i>		it is rewritten by other opera-
	ld.ca	%rd, <i>imm7</i>	%rd $\leftarrow$ res[15:0] (quotient)		tion.
0x018	ld.ca	%rd,%rs	res[31:0] ← %rd ÷ %rs		
or 0x19			$%$ rd $\leftarrow$ res[31:16] (residue)		
	(ext	imm9)	res[31:0] ← %rd ÷ <i>imm7/16</i>		
	ld.ca	%rd,imm7	$\%$ rd $\leftarrow$ res[31:16] (residue)		

res: operation result register

Example:

ld.cw	%r0,0x8	;	Sets the modes (unsigned division mode and 16 low-order bits output mode).
ld.ca	%r0,%r1	;	Performs "res = $\%r0 \div \%r1$ " and loads the 16 low-order bits of the result (quotient) to $\%r0$ .
ld.cw	%r0,0x13	;	Sets the modes (operation result read mode and 16 high-order bits output mode).
ld.ca	%r1,%r0	;	Loads the 16 high-order bits of the result (residue) to %r1.

# 29.5 MAC

The MAC (multiplication and accumulation) function performs "A (32 bits) = B (16 bits)  $\times$  C (16 bits) + A (32 bits)."

Before performing a MAC operation, the initial value (A) must be set to the operation result register.

To clear the operation result register (A = 0), just set the operation mode to 0x0. It is not necessary to send 0x0 to the multiplier/divider with another instruction.

To load a 16-bit value or a 32-bit value to the operation result register, set the operation mode to 0x1 (16 bits) or 0x2 (32 bits), respectively. Then send the initial value to the multiplier/divider using a "ld.cf" instruction.




Figure 29.5.1 Data Path in Initialize Mode

Table 29.5.1	Initializing the Operation	<b>Result Register</b>
--------------	----------------------------	------------------------

Mode setting value	Ins	struction	Operations	Remarks
0x0	-		res[31:0] ← 0x0	Setting the operating mode executes the initialization without sending data.
0x1	ld.cf	%rd,%rs	res[31:16] ← 0x0 res[15:0] ← %rs	
	(ext ld.cf	<i>imm9</i> ) %rd, <i>imm</i> 7	res[31:16] ← 0x0 res[15:0] ← <i>imm7/16</i>	
0x2	ld.cf	%rd,%rs	res[31:16] ← %rd res[15:0] ← %rs	
	(ext ld.cf	<i>imm9</i> ) %rd, <i>imm</i> 7	res[31:16] ← %rd res[15:0] ← <i>imm7/16</i>	

res: operation result register

To perform a MAC operation, set the operation mode to 0x7 (signed MAC). Then send the 16-bit multiplicand (B) and 16-bit multiplier (C) to the multiplier/divider using a "ld.ca" instruction. The one-half (16 bits according to the output mode) result (A[15:0] or A[31:16]) and the flag status will be returned to the CPU registers. Another one-half should be read by setting the multiplier/divider into operation result read mode.

The overflow (V) flag in the PSR may be set to 1 according to the result. Other flags are set to 0.

When repeating the MAC operation without operation result read mode inserted, send multiplicand and multiplier data for number of required times. In this case it is not necessary to set the MAC mode every time.




Figure 29.5.2 Data Path in MAC Mode

Table	29.	5.2	Operation	in	MAC	Mode
iabio	-0.,	J.L.	oporation			111000

Mode setting value	Instruction		Operations	Flags	Remarks
0x07	ld.ca	%rd,%rs	res[31:0] ← %rd × %rs + res[31:0]	psr (CVZN) $\leftarrow$ 0b0100	The operation result
			%rd ← res[15:0]	if an overflow has oc-	register keeps the
	(ext	imm9)	$res[31:0] \leftarrow \%rd \times imm7/16 + res[31:0]$	curred	operation result un-
	ld.ca	%rd, <i>imm7</i>	%rd ← res[15:0]		til it is rewritten by
0x17	ld.ca	%rd,%rs	res[31:0] ← %rd × %rs + res[31:0]	Otherwise	other operation.
			%rd ← res[31:16]	$psr(CVZN) \leftarrow 0b0000$	
	(ext	imm9)	$res[31:0] \leftarrow \%rd \times imm7/16 + res[31:0]$		
	ld.ca	%rd, <i>imm7</i>	%rd ← res[31:16]		

res: operation result register

#### Example:

ld.cw	%r0,0x7	;	Sets the modes (signed MAC mode and 16 low-order bits output mode).
ld.ca	%r0,%r1	;	Performs "res = $\%r0 \times \%r1$ + res" and loads the 16 low-order bits of the result to $\%r0$ .
ld.cw	%r0,0x13	;	Sets the modes (operation result read mode and 16 high-order bits output mode).
ld.ca	%r1,%r0	;	Loads the 16 high-order bits of the result to %r1.

### Conditions to set the overflow (V) flag

An overflow occurs in a MAC operation and the overflow flag is set to 1 when the signs of the multiplication result, operation result register value, and multiplication & accumulation result match the following conditions:

Mode setting value	Sign of multiplication result	Sign of operation result register value	Sign of multiplication & ac- cumulation result
0x07	0 (positive)	0 (positive)	1 (negative)
0x07	1 (negative)	1 (negative)	0 (positive)

Table 29.5.3 Conditions to Set the Overflow (V) Flag

An overflow occurs when a MAC operation performs addition of positive values and a negative value results, or it performs addition of negative values and a positive value results. The coprocessor holds the operation result when the overflow (V) flag is cleared.

### Conditions to clear the overflow (V) flag

The overflow (V) flag that has been set will be cleared when an overflow has not been occurred during execution of the "ld.ca" instruction for MAC operation or when the "ld.ca" or "ld.cf" instruction is executed in an operation mode other than operation result read mode.

# 29.6 Reading Results

The "ld.ca" instruction cannot load a 32-bit operation result to a CPU register, so a multiplication or MAC operation returns the one-half (16 bits according to the output mode) result (A[15:0] or A[31:16]) and the flag status to the CPU registers. Another one-half should be read by setting the multiplier/divider into operation result read mode. The operation result register keeps the loaded operation result until it is rewritten by other operation.




Figure 29.6.1 Data Path in Operation Result Read Mode

Table 29.6.1	Operation in Operation Result Read Mode
--------------	-----------------------------------------

Mode setting value	Instruction	Instruction Operations		Remarks
0x03	ld.ca %rd,%rs	%rd ← res[15:0]	$psr(CVZN) \leftarrow 0b0000$	This operation mode does not
	ld.ca %rd, <i>imm</i> 7	%rd ← res[15:0]		affect the operation result reg-
0x13	ld.ca %rd,%rs	%rd ← res[31:16]		ister.
	ld.ca %rd, <i>im</i> m7	%rd ← res[31:16]		

res: operation result register

# **30** Electrical Characteristics

# 30.1 Absolute Maximum Rating

			(Vss	s = 0V)
Item	Symbol	Condition	Rated value	Unit
Core power supply voltage	LVdd		-0.3 to 4.0	V
RTC power supply voltage	RTCVDD		-0.3 to 4.0	V
I/O power supply voltage	HVdd	HVDD = BUSIO_VDD, IO1_VDD, IO2_VDD	-0.3 to 7.0	V
Analog power supply voltage	AVDD		-0.3 to 7.0	V
Regulator power supply voltage	REGU_VDD	REGU_Vss = 0V	-0.3 to 7.0	V
Input voltage	Vi		-0.3 to HVpp + 0.3	V
Output voltage	Vo		-0.3 to HVpp + 0.3	V
Analog input voltage	AVIN		-0.3 to AVDD + 0.3	V
High level output current	Іон	1 pin	-10	mA
		Total of all pins	-40	mA
Low level output current	IOL	1 pin	10	mA
		Total of all pins	40	mA
Operating temperature	Topr	During Flash reading, LVDD = 2.7 to 3.6V, FLS_WAIT[2:0] = 0x0 (0 wait)	-40 to 70	°C
		During Flash reading, LVDD = 3.0 to 3.6V FLS_WAIT[2:0] = 0x0 (0 wait)	-40 to 85	°C
		During Flash reading, $LV_{DD} = 2.7$ to $3.6V$ FLS_WAIT[2:0] $\ge 0x1$ (1 wait or more)	-40 to 85	°C
		During Flash erasing/programming	-40 to 70	°C
Storage temperature	Tstg		-65 to 150	°C
Soldering temperature/time	Tsol		260°C, 10 seconds (lead section)	-

# **30.2 Recommended Operating Conditions**

				(T	ā = -40 to	) 85°C)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Core power supply voltage	LVDD		2.7	3.0/3.3	3.6	V
I/O power supply voltage	HVdd	$HVDD = BUSIO_VDD, IO1_VDD,$	2.7	-	5.5	V
		IO2_Vdd				
Analog power supply voltage	AVDD		2.7	-	5.5	V
RTC power supply voltage	RTCVDD		2.7	3.3	3.6	V
Regulator power supply voltage	REGU_VDD	REGU_CE = H, REGU_Vss = 0V	4.5	5.0	5.5	V
Operating frequency	fosc3	Crystal/ceramic oscillation	1	-	33	MHz
		External clock input	-	-	33	MHz
	fosc1	Crystal oscillation	-	32.768	-	kHz
		External clock input	-	32.768	-	kHz
Input voltage	Vi		Vss	-	HVdd	V
Input rise time (normal input)	tri		-	-	50	ns
Input fall time (normal input)	tri		-	-	50	ns
Input rise time (Schmitt input)	tri		_	-	5	ms
Input fall time (Schmitt input)	tfi		-	-	5	ms

# **30.3 DC Characteristics**

Unless otherwise specified: LVDD = RTCVDD = 3.0 to 3.6V, HVDD (BUSIO_VDD, IO1_VDD, IO2_VDD) = AVDD = 4.5 to 5.5V, Vss = 0V, Ta = -40 to  $85^{\circ}C$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Input leakage current	lu		-1	-	1	μA
Off-state leakage current	loz		-1	-	1	μA
High level output voltage	Vон	Іон = -1mA (Type M),	HVdd	-	-	V
		Іон = -3mA (Type 1), HVbb = Min.	- 0.4			
Low level output voltage	Vol	lo∟ = 1mA (Type M),	-	-	0.4	V
		Io∟ = 3mA (Type 1), HVpd = Min.				
High level output voltage	LVон	Іон = -2mA (Type 1), RTCVDD = Min.	RTCVDD	-	-	V
			- 0.4			
Low level output voltage	LVOL	$I_{OL} = 2mA$ (Type 1), $RTCV_{DD} = Min$ .	-	-	0.4	V
High level input voltage	Vн	LVTTL level, HVpd = AVpd = Max.	3.5	-	-	V
Low level input voltage	Vı∟	LVTTL level, HVpd = AVpd = Min.	-	-	1.0	V
Positive trigger input voltage	VT1+	LVTTL Schmitt	2.0	-	4.0	V
Negative trigger input voltage	VT1-	LVTTL Schmitt	0.8	-	3.1	V
Hysteresis voltage	VH1	LVTTL Schmitt	0.3	-	-	V
Positive trigger input voltage	VT2+	LVTTL Schmitt L	1.1	-	2.4	V
Negative trigger input voltage	<b>V</b> T2-	LVTTL Schmitt L	0.6	-	1.8	V
Hysteresis voltage	VH2	LVTTL Schmitt L	0.1	-	-	V
Pull-up resistor	Rρυ	Type 2, VI = 0V	60	120	288	kΩ
Pull-down resistor	Rpd	Type 1, VI = 0V	30	60	144	kΩ
Input pin capacitance	С	f = 1MHz, HVDD = 0V	-	_	10	pF
Output pin capacitance	Co	f = 1MHz, HVDD = 0V	-	_	10	pF
I/O pin capacitance	Сю	f = 1MHz, HVDD = 0V	-	_	10	pF

Unless otherwise specified: LVDD = RTCVDD = 2.7 to 3.3V, HVDD (BUSIO_VDD, IO1_VDD, IO2_VDD) = AVDD = 4.5 to 5.5V, Vss = 0V, Ta = -40 to  $85^{\circ}$ C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Input leakage current	lu -		-1	-	1	μA
Off-state leakage current	loz		-1	-	1	μA
High level output voltage	Vон	Іон = -1mA (Туре М),	HVdd	-	-	V
		Іон = -3mA (Type 1), HVbb = Min.	- 0.4			
Low level output voltage	Vol	lo∟ = 1mA (Type M),	-	-	0.4	V
		IOL = 3mA (Type 1), HVDD = Min.				
High level output voltage	LVон	Іон = -1.8mA (Type 1),	RTCVDD	-	-	V
		RTCVDD = Min.	- 0.4			
Low level output voltage	LVOL	lo∟ = 1.8mA (Type 1),	-	-	0.4	V
		RTCVDD = Min.				
High level input voltage	Vн	CMOS level, HVpd = AVpd = Max.	3.5	-	-	V
Low level input voltage	Vı∟	CMOS level, HVpd = AVpd = Min.	-	-	1.0	V
Positive trigger input voltage	<b>V</b> T1+	CMOS Schmitt	2.0	-	4.0	V
Negative trigger input voltage	VT1-	CMOS Schmitt	0.8	-	3.1	V
Hysteresis voltage	VH1	CMOS Schmitt	0.3	-	-	V
Positive trigger input voltage	VT2+	CMOS Schmitt L	1.0	-	2.3	V
Negative trigger input voltage	VT2-	CMOS Schmitt L	0.5	-	1.7	V
Hysteresis voltage	VH2	CMOS Schmitt L	0.1	_	-	V
Pull-up resistor	Rρυ	Type 2, VI = 0V	60	120	288	kΩ
Pull-down resistor	RPD	Type 1, VI = 0V	30	60	144	kΩ
Input pin capacitance	С	f = 1MHz, HVDD = 0V	-	_	10	pF
Output pin capacitance	Co	f = 1MHz, HVDD = 0V	-	-	10	pF
I/O pin capacitance	Сю	f = 1MHz, HVDD = 0V	-	-	10	pF

Unless otherwise specified: LVDD = RTCVDD = 3.0 to 3.6V, HVDD (BUSIO_VDD, IO1_VDD, IO2_VDD) = AVDD = 3.0 to 3.6V, Vss = 0V, Ta = -40 to  $85^{\circ}C$ 


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Input leakage current	lu		-1	-	1	μA
Off-state leakage current	loz		-1	_	1	μA
High level output voltage	Vон	Іон = -1mA (Type M),	HVdd	-	-	V
		Іон = -2mA (Type 1), HVpd = Min.	- 0.4			
Low level output voltage	Vol	lo∟ = 1mA (Type M),	-	-	0.4	V
		IoL = 2mA (Type 1), HVDD = Min.				
High level output voltage	LVон	Іон = -2mA (Type 1), RTCVpd = Min.	RTCVDD	-	-	V
			- 0.4			
Low level output voltage	LVOL	IOL = 2mA (Type 1), RTCVDD = Min.	-	-	0.4	V
High level input voltage	Vін	LVTTL level, HVpd = AVpd = Max.	2.0	-	-	V
Low level input voltage	Vı∟	LVTTL level, HVpd = AVpd = Min.	-	-	0.8	V
Positive trigger input voltage	VT1+	LVTTL Schmitt	1.1	-	2.4	V
Negative trigger input voltage	VT1-	LVTTL Schmitt	0.6	-	1.8	V
Hysteresis voltage	VH1	LVTTL Schmitt	0.1	-	-	V
Positive trigger input voltage	VT2+	LVTTL Schmitt L	1.1	-	2.4	V
Negative trigger input voltage	<b>V</b> T2-	LVTTL Schmitt L	0.6	-	1.8	V
Hysteresis voltage	VH2	LVTTL Schmitt L	0.1	-	-	V
Pull-up resistor	Rpu	Type 2, Vi = 0V	40	100	240	kΩ
Pull-down resistor	Rpd	Type 1, VI = 0V	20	50	120	kΩ
Input pin capacitance	С	f = 1MHz, HVDD = 0V	-	-	10	pF
Output pin capacitance	Co	f = 1MHz, HVDD = 0V	_	-	10	pF
I/O pin capacitance	Сю	f = 1MHz, HVDD = 0V	-	_	10	pF

Unless otherwise specified: LVDD = RTCVDD = 2.7 to 3.3V, HVDD (BUSIO_VDD, IO1_VDD, IO2_VDD) = AVDD = 2.7 to 3.3V, Vss = 0V, Ta = -40 to  $85^{\circ}$ C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Input leakage current	lu		-1	-	1	μA
Off-state leakage current	loz		-1	-	1	μA
High level output voltage	Vон	Іон = -1mA (Type M),	HVdd	-	-	V
		Іон = -1.8mA (Type 1), HVDD = Min.	- 0.4			
Low level output voltage	Vol	lo∟ = 1mA (Type M),	-	-	0.4	V
		IoL = 1.8mA (Type 1), HVDD = Min.				
High level output voltage	LVон	Іон = -1.8mA (Type 1),	RTCVDD	-	-	V
		RTCVDD = Min.	- 0.4			
Low level output voltage	LVOL	lo∟ = 1.8mA (Type 1),	-	-	0.4	V
		RTCVDD = Min.				
High level input voltage	Vін	CMOS level, HVpd = AVpd = Max.	1.9	-	-	V
Low level input voltage	Vı∟	CMOS level, HVpd = AVpd = Min.	-	-	0.8	V
Positive trigger input voltage	VT1+	CMOS Schmitt	1.0	-	2.3	V
Negative trigger input voltage	VT1-	CMOS Schmitt	0.5	-	1.7	V
Hysteresis voltage	VH1	CMOS Schmitt	0.1	-	-	V
Positive trigger input voltage	VT2+	CMOS Schmitt L	1.0	-	2.3	V
Negative trigger input voltage	VT2-	CMOS Schmitt L	0.5	_	1.7	V
Hysteresis voltage	VH2	CMOS Schmitt L	0.1	-	-	V
Pull-up resistor	Rpu	Type 2, Vi = 0V	48	120	288	kΩ
Pull-down resistor	RPD	Type 1, VI = 0V	24	60	144	kΩ
Input pin capacitance	С	f = 1MHz, HVDD = 0V	-	-	10	pF
Output pin capacitance	Co	f = 1MHz, HVpd = 0V	-	-	10	pF
I/O pin capacitance	Сю	f = 1MHz, HVpp = 0V	-	_	10	pF

**Note**: See "Input/Output Cells and Input/Output Characteristics" in the "Pin Descriptions" section for pin characteristics.

### Schmitt input voltage



# **30.4 Current Consumption**

Unless otherwise specified: LVDD = RTCVDD = 3.3V, HVDD (BUSIO_VDD, IO1_VDD, IO2_VDD) = AVDD = 5.0V, Vss = 0V, Ta = -40 to 85°C, Peripheral modules: stopped

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Power source
Battery backup	IBB1	OSC1: Off *4, RTC: Stop, LVDD/HVDD/AVDD: Off,STBY=Low	-	0.021	-	μA	RTCVDD
current	Івв2	OSC1: 32kHz, RTC: Run, LVDD/HVDD/AVDD: Off,STBY=Low	-	4.9	-	μA	
Current	ISLP1	OSC1: Off *4, OSC3: Off, RTC: Stop	-	1.3	-	μA	LVDD
consumption in SLEEP mode	ISLP2	OSC1: 32kHz, OSC3: Off, RTC: Run	-	5	-	μA	
Current	HALT11	OSC1: 32kHz, OSC3: Off, RTC: Run	-	7	-	μA	
consumption in	HALT12	OSC1: 32kHz, OSC3: 16MHz, RTC: Run	-	7	-	mA	
HALT mode	HALT13	OSC1: 32kHz, OSC3: 24MHz, RTC: Run	-	11	-	mA	
(IRAM operation) *1	HALT14	OSC1: 32kHz, OSC3: 33MHz, RTC: Run	-	15	-	mA	
Current	IEXE11	OSC1: 32kHz, OSC3: Off, RTC: Run	-	28	-	μA	
consumption during	IEXE12	OSC1: 32kHz, OSC3: 16MHz, RTC: Run	-	8	-	mA	
execution	IEXE13	OSC1: 32kHz, OSC3: 24MHz, RTC: Run	-	12	-	mA	
(IRAM operation) *2	IEXE14	OSC1: 32kHz, OSC3: 33MHz, RTC: Run	-	16	-	mA	
Current	IEXE21	OSC1: 32kHz, OSC3: Off, RTC: Run	-	5.9	-	mA	
consumption during	IEXE22	OSC1: 32kHz, OSC3: 16MHz, RTC: Run	-	14	-	mA	
execution	IEXE23	OSC1: 32kHz, OSC3: 24MHz, RTC: Run	-	16	-	mA	
(Flash operation) *3	IEXE24	OSC1: 32kHz, OSC3: 33MHz, RTC: Run	-	19	-	mA	
Current consumption including LCDC	ILCDC1	OSC3: 33MHz, LCLK: 33MHz/6, Frame rate: 63.37Hz, 320×240-pixel 1bpp STN mono LCD panel, IVRAM is used	-	17	-	mA	
operating current	ILCDC2	OSC3: 33MHz, LCLK: 33MHz/6, Frame rate: 63.37Hz, 320×240-pixel 4bpp STN mono LCD panel, EVRAM is used	-	18	-	mA	
Current consumption includ- ing ADC10 operating current	IADC1	When ADC10 is enabled and standby, System clock: OSC1, OSC1: 32kHz, OSC3: 33MHz, RTC: Stop, Other peripheral circuits: Stop, Only ADC10 operated, Conversion clock frequency: 2MHz	-	18	-	mA	LVDD + AVDD
	IADC2	When ADC10 is converting, System clock: OSC1, OSC1: 32kHz, OSC3: 33MHz, RTC: Stop, Other peripheral circuits: Stop, Only ADC10 operated, Conversion clock frequency: 2MHz	-	19	_	mA	
RTC	IRTC1	OSC1: 32kHz,OSC3: 33MHz, RTC: Run ,STBY=Low	-	4.9	-	μA	RTCVDD
Current consumption	IRTC2	OSC1: 32kHz,OSC3: 16MHz, RTC: Run ,STBY=Hi	-	240	-	μA	
	IRTC3	OSC1: 32kHz,OSC3: 24MHz, RTC: Run ,STBY=Hi	-	360	-	μA	
	IRTC4	OSC1: 32kHz,OSC3: 33MHz, RTC: Run ,STBY=Hi	-	500	-	μA	

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Power source
Current consumption including Flash chip erase current	IFCERS		-	43	-	mA	LVDD
Current consumption including Flash sector erase current	IFSERS		-	44	-	mA	
Current consump- tion including Flash programming cur- rent	IFPRG		-	37	-	mA	

*1) When the halt instruction is executed on the IRAM


*2) When the program is executed on the IRAM


*3) When the program is executed on the Flash

*4) When no resonator is connected (The OSC1 oscillator circuit cannot be turned off.)


- **Notes:** When the halt instruction located in the Flash memory is executed, the S1C17803 enters HALT mode with the Flash area chip select signal asserted. This increases current consumption, as the Flash memory stays active during HALT status. Therefore, when setting the S1C17803 into HALT mode, the halt instruction should be executed in IRAM.
  - The current consumption during program execution in IRAM with a high-speed clock is larger than that of the Flash. This is because the program execution speed in IRAM is higher than that in the Flash.
  - The current consumption during execution in the above table indicates the value when a test
    program that consists of 51% load instructions, 21% arithmetic operation instructions, 10%
    branch instructions and 18% ext instructions is being executed in the built-in memory (IRAM
    or Flash).


### Current consumption - frequency characteristic during execution (Flash operation)





### Current consumption - frequency characteristic during execution (IRAM operation)





# 30.5 A/D Converter Characteristics

Unless otherwise specified:  $LV_{DD} = 2.7$  to 3.6V,  $HV_{DD}$  (BUSIO_VDD, IO1_VDD, IO2_VDD) = AV_{DD} = 2.7 to 5.5V, Vss = 0V, Ta = -20 to 70°C, ADST[2:0] = 0x7

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Resolution	-		-	10	-	bits
A/D conversion clock	<b>f</b> ADCLK		16	-	2000	kHz
Sampling rate *1	-		0.8	-	100	ksps
Zero-scale error	Ezs		-	-	±3	LSB
Full-scale error	Efs		-	-	±3	LSB
Integral linearity error *2	EINL		-	-	±1.5	LSB
Differential linearity error	Ednl		-	-	±1.0	LSB
Analog input resistance	RAIN		-	-	11	kΩ
Analog input capacitance	CAIN		-	-	20	pF

*1 Condition for Max. value: A/D converter clock input = 2MHz. Condition for Min. value: A/D converter clock input = 16kHz.

*2 Integral linearity error is measured at the end point line.

# **30.6 Oscillation Characteristics**

Oscillation characteristics vary depending on conditions such as components used (resonator, Rf, Rd, CG, CD) and board pattern. Use the following characteristics as reference values. In particular, when a ceramic or crystal resonator is used, evaluate the components adequately under real operating conditions by mounting them on the board before the external register (Rf, Rd) and capacitor (CG, CD) values are finally decided.

### **OSC1** crystal oscillation

Unless otherwise specified: LVDD = RTCVDD = 3.3V, Vss = 0V, Ta = 25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	tsta1	*1	-	-	3	s

### **OSC3 crystal oscillation**

Note: A "crystal resonator that uses a fundamental" should be used for the OSC3 crystal oscillation circuit.

Unless otherwise specified: LVDD = 3.3V, Vss = 0V,  $Ta = 25^{\circ}C$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	<b>t</b> STA3	*1	-	-	10	ms

### **OSC3** ceramic oscillation


Unless otherwise specified: LVDD = 3.3V, Vss = 0V, Ta = 25°C

Item S	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time ts	STA3	*1	-	-	5	ms

*1) When the recommended parts shown in the "Basic External Wiring Diagram" chapter are used

# 30.7 AC Characteristics

### 30.7.1 External Clock Input Characteristics



### OSC1 external clock

Unless otherwise specified: LVDD = RTCVDD = 2.7 to 3.6V, Vss = 0V, Ta = 0 to 70°C

Item	Symbol	Min.	Тур.	Max.	Unit
OSC1 external clock cycle time	tc1	-	30.51	-	μs
OSC1 external clock input duty	tc1ed	45	-	55	%
OSC1 external clock input rise time	tıF	-	-	5	ns
OSC1 external clock input fall time	tır	-	-	5	ns


### **OSC3 external clock**

Unless otherwise specified: IO1_VDD = 2.7 to 5.5V, Vss = 0V, Ta = 0 to 70°C


Item	Symbol	Min.	Тур.	Max.	Unit
OSC3 external clock cycle time	tсз	30.30	-	1000	ns
OSC3 external clock input duty	tсзер	45	-	55	%
OSC3 external clock input rise time	tıF	-	-	5	ns
OSC3 external clock input fall time	tır	-	-	5	ns

### 30.7.2 SRAMC AC Characteristics

### SRAM read cycle



### SRAM write cycle



### Unless otherwise specified: LV $\tt DD$ = 2.7 to 3.6V, BUSIO_V $\tt DD$ = 4.5 to 5.5V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
CMU_CLK output delay time	tcD	-	-	60	ns
#CEx delay time from CMU_CLK rise	<b>t</b> CED	-	-	17	ns
Address delay time	tad	-	-	5	ns
Write delay time	twrd	-	-	tcyc	ns
Write pulse width	twrc	-	-	tw + tcyc	ns
Write rise to #CEx rise time	twrt	-	-	tcyc	ns
Write data delay time	twrdd	-	-	0	ns
Write data hold time	twrdh	5	-	-	ns
Read delay time	trdd	-	-	tcyc	ns
Read pulse width	trdc	-	-	tw + tcyc	ns
Read rise to #CEx rise time	<b>t</b> RRT	-	-	tcyc	ns
Read data setup time	trds	45	-	-	ns
Read data hold time	<b>t</b> RDH	0	-	-	ns
#WAIT setup time	twтs	90	_	-	ns
#WAIT hold time	twтн	0	_	-	ns


### Unless otherwise specified: LVDD = 2.7 to 3.6V, BUSIO_VDD = 2.7 to 3.6V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
CMU_CLK output delay time	tco	-	-	65	ns
#CEx delay time from CMU_CLK rise	<b>t</b> CED	-	-	20	ns
Address delay time	tad	-	-	7	ns
Write delay time	twrd	-	-	tcyc	ns
Write pulse width	twrc	-	-	tw + tcyc	ns
Write rise to #CEx rise time	twrt	-	-	tcyc	ns
Write data delay time	twrdd	-	-	0	ns
Write data hold time	twrdh	5	-	-	ns
Read delay time	trdd	-	-	tcyc	ns
Read pulse width	trdc	-	-	tw + tcyc	ns
Read rise to #CEx rise time	<b>t</b> RRT	-	-	tcyc	ns
Read data setup time	trds	55	-	-	ns
Read data hold time	trdн	0	-	-	ns
#WAIT setup time	twтs	95	-	_	ns
#WAIT hold time	twтн	0	-	_	ns

tw: wait cycle time tcyc: System clock cycle time

# 30.7.3 USI AC Characteristics

### SPI master/slave mode



### SPI master mode (8 or 9 bits, normal mode)

Unless otherwise specified: LVDD = 2.7 to 3.6V, IO1_VDD/IO2_VDD= 4.5 to 5.5V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
spi_sck cycle time	<b>t</b> SPCK	85 + tpclk	-	-	ns
spi_sdi setup time	tsps	85 + tpclk	-	-	ns
spi_sdi hold time	tsdн	0	-	-	ns
spi_sdo output delay time	tsdo	-	-	20	ns

Unless otherwise specified: LVDD = 2.7 to 3.6V, IO1_VDD/IO2_VDD= 2.7 to 3.6V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
spi_sck cycle time	<b>t</b> SPCK	85 + tpclk	-	-	ns
spi_sdi setup time	tsps	85 + tpclk	-	-	ns
spi_sdi hold time	tsdн	0	-	-	ns
spi_sdo output delay time	tspo	_	-	15	ns

#### SPI master mode (8 or 9 bits, fast mode)

Unless otherwise specified: LVDD = 2.7 to 3.6V, IO1_VDD/IO2_VDD= 4.5 to 5.5V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
spi_sck cycle time	<b>t</b> SPCK	85	-	-	ns
spi_sdi setup time	tsps	85	-	-	ns
spi_sdi hold time	tsdн	0	-	-	ns
spi_sdo output delay time	tspo	-	-	10	ns

Unless otherwise specified: LVDD = 2.7 to 3.6V, IO1_VDD/IO2_VDD= 2.7 to 3.6V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
spi_sck cycle time	<b>t</b> SPCK	85	-	-	ns
spi_sdi setup time	tsps	85	-	-	ns
spi_sdi hold time	tsdн	0	-	-	ns
spi_sdo output delay time	tspo	-	-	10	ns

#### SPI slave mode

Unless otherwise specified: LVDD = 2.7 to 3.6V, IO1_VDD/IO2_VDD= 4.5 to 5.5V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
spi_sck cycle time	tspcк	*2	-	-	ns
spi_sdi setup time	tsps	10 + tрськ	-	-	ns
spi_sdi hold time	tsdн	10	-	-	ns
spi_sdo output delay time	tspo	-	-	80	ns


#### Unless otherwise specified: LVDD = 2.7 to 3.6V, IO1_VDD/IO2_VDD= 2.7 to 3.6V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
spi_sck cycle time	<b>t</b> SPCK	*2	-	-	ns
spi_sdi setup time	tsps	10 + tpclk	-	-	ns
spi_sdi hold time	tsdн	10	-	-	ns
spi_sdo output delay time	tspo	—	-	80	ns

*1) tPCLK: PCLK1 or PCLK2 (peripheral module clock supplied from the CMU) clock cycle time

*2) tspck(min.) = 80ns if tpclk  $\leq$  60ns or tspck(min.) = "20 + tpclk" ns if tpclk > 60ns

### I²C master/slave mode



### I²C master mode

Unless otherwise specified: LVDD = 2.7 to 3.6V, IO1_VDD/IO2_VDD= 4.5 to 5.5V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
i2c_scl cycle time	tsc∟	2500	-	-	ns
i2c_sda output delay time	tspo	_	-	2∗t⊤8	ns
Start condition hold time	tsтн	4∗t⊤8	-	-	ns
Stop condition hold time	tspн	3∗t⊤8	-	-	ns

Unless otherwise specified: LVDD = 2.7 to 3.6V, IO1_VDD/IO2_VDD= 2.7 to 3.6V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
i2c_scl cycle time	tsc∟	2500	-	-	ns
i2c_sda output delay time	tspo	-	-	2∗t⊤8	ns
Start condition hold time	tsтн	4∗t⊤8	-	-	ns
Stop condition hold time	<b>t</b> SPH	3∗t⊤8	-	-	ns

### I²C slave mode

Unless otherwise specified: LVDD = 2.7 to 3.6V,  $IO1_VDD/IO2_VDD = 4.5$  to 5.5V, Vss = 0V


Item	Symbol	Min.	Тур.	Max.	Unit
i2c_scl cycle time	tsc∟	2500	-	-	ns
i2c_scl input clock response delay time	<b>t</b> REP	-	-	4∗t⊤8	ns
i2c_sda output delay time	tspo	-	-	2∗t⊤8	ns
Start condition hold time	tsтн	7*tpclk	-	-	ns
Stop condition hold time	tspн	7*tpclk	-	-	ns

Unless otherwise specified: LVDD = 2.7 to 3.6V,  $IO1_VDD/IO2_VDD = 2.7$  to 3.6V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
i2c_scl cycle time	tsc∟	2500	-	-	ns
i2c_scl input clock response delay time	trep	_	-	4∗t⊤8	ns
i2c_sda output delay time	tspo	-	-	2∗t⊤8	ns
Start condition hold time	tsтн	7∗tpc∟k	-	-	ns
Stop condition hold time	tspн	7∗t₽CLK	-	-	ns

<code>tPCLK: PCLK1</code> or PCLK2 (peripheral module clock supplied from the CMU) clock cycle time <code>tT8 = T8F</code> output clock cycle time

### 30.7.4 I2CM/I2CS AC Characteristics



#### **30 Electrical Characteristics**

#### I2CM (noise filter on)

Unless otherwise specified: LVDD = 2.7 to 3.6V, IO1_VDD/IO2_VDD= 4.5 to 5.5V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
SCL clock cycle time	tscL	2500	-	-	ns
SDA input hold time	<b>t</b> SDH	10	-	-	ns
SDA output delay time	tspo	-	-	t⊤8	ns
Start condition hold time	tsтн	t⊤8	-	-	ns
Stop condition hold time	tspн	t⊤8	-	-	ns

Unless otherwise specified: LVDD = 2.7 to 3.6V, IO1_VDD/IO2_VDD= 2.7 to 3.6V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
SCL clock cycle time	tsc∟	2500	-	-	ns
SDA input hold time	<b>t</b> SDH	10	-	-	ns
SDA output delay time	tspo	_	-	tT8	ns
Start condition hold time	tsтн	t⊤8	-	-	ns
Stop condition hold time	tspн	t⊤8	-	-	ns

#### I2CM (noise filter off)

Unless otherwise specified: LVDD = 2.7 to 3.6V, IO1_VDD/IO2_VDD= 4.5 to 5.5V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
SCL clock cycle time	tsc∟	2500	-	-	ns
SDA input hold time	tsdн	10	-	-	ns
SDA output delay time	tspo	-	-	t⊤8	ns
Start condition hold time	tsтн	tT8	-	_	ns
Stop condition hold time	tspн	tT8	-	—	ns

Unless otherwise specified: LVDD = 2.7 to 3.6V, IO1_VDD/IO2_VDD= 2.7 to 3.6V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
SCL clock cycle time	tsc∟	2500	-	-	ns
SDA input hold time	tsdн	10	-	-	ns
SDA output delay time	tspo	-	-	t⊤8	ns
Start condition hold time	tsтн	t⊤8	-	-	ns
Stop condition hold time	tspн	tT8	-	-	ns

### I2CS

Unless otherwise specified: LVDD = 2.7 to 3.6V, IO1_VDD/IO2_VDD= 4.5 to 5.5V, Vss = 0V

Item	Symbol	Min.	Тур.	Max.	Unit
SCL clock cycle time	tsc∟	2500	-	-	ns
SCL input clock response delay time	<b>t</b> REP	80 + tpclk	-	-	ns
SDA input setup time	tsps	30	-	-	ns
SDA output delay time	tsdo	-	-	80	ns
Start condition hold time	tsтн	<b>t</b> PCLK	-	-	ns
Stop condition hold time	tspн	<b>t</b> PCLK	_	-	ns

Unless otherwise specified: LVDD = 2.7 to 3.6V, IO1_VDD/IO2_VDD= 2.7 to 3.6V, Vss = 0V


Item	Symbol	Min.	Тур.	Max.	Unit
SCL clock cycle time	tscL	2500	-	-	ns
SCL input clock response delay time	trep	80 + tpclk	-	-	ns
SDA input setup time	tsps	30	-	-	ns
SDA output delay time	tspo	-	-	80	ns
Start condition hold time	tsтн	<b>t</b> PCLK	-	-	ns
Stop condition hold time	tspн	<b>t</b> PCLK	-	_	ns

tPCLK: PCLK_SOC (peripheral module clock supplied from the CMU) clock cycle time

t_{T8} = T8F output clock cycle time

# 30.7.5 LCDC AC Characteristics

#### 4-bit single monochrome panel timing



Symbol	Parameter	Min.	Тур.	Max.	Unit
t1	Frame Pulse setup to Line Pulse falling edge	note 2			(note 1)
t2	Frame Pulse hold from Line Pulse falling edge	9			Ts
tз	Line Pulse period	note 3			
t4	Line Pulse width	9			Ts
t5	MOD delay from Line Pulse rising edge	1			Ts
t6	Shift Pulse falling edge to Line Pulse rising edge	note 4			
t7	Shift Pulse falling edge to Line Pulse falling edge	note 5			
t8	Line Pulse falling edge to Shift Pulse falling edge	t14 + 2			Ts
t9	Shift Pulse period	4			Ts
t10	Shift Pulse width low	2			Ts
t11	Shift Pulse width high	2			Ts
t12	FPDAT[7:4] setup to Shift Pulse falling edge	2			Ts
t13	FPDAT[7:4] hold from Shift Pulse falling edge	2			Ts
t14	Line Pulse falling edge to Shift Pulse rising edge	23			Ts

note) 1. Ts = pixel clock period


2.  $t_{1min} = t_{3min} - 9$  (Ts)

- 3. t3min = HDP + HNDP (Ts) 4. t6min = HNDP + 2 (Ts) 5. t7min = HNDP + 11 (Ts)

#### 8-bit single monochrome panel timing

	L VDP	-le	VNDP J	
FPFRAME		T	1	
FPLINE				Л
FPDRDY (MOD)	χ		X	
FPDAT[7:0]		Line 239 Line 240	Line 1	Line 2
FPLINE	ſ			
FPDRDY (MOD)	X			
	HDP		HNDI	P →
FPSHIFT				
FPDAT7	<u>1-1 X 1-9 X X X</u>	XXX	(1-313)	X
FPDAT6	<u>1-2</u> <u>1-10</u> <u>X</u> <u>X</u>	X_X_X_X	<u>(1-314</u> )	X
FPDAT5	<u>1-3</u> <u>1-11</u> <u>X</u> <u>X</u>	X_X_X_X	(1-315)	X
FPDAT4	<u>1-4</u> <u>1-12</u> X X	X_X_X_X	(1-316)	X
FPDAT3	<u>1-5 \ 1-13 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \</u>	X_X_X	<u>(1-317</u> )	X
FPDAT2	<u>1-6 \ 1-14 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \</u>	X_X_X_X	<u>(1-318</u> )	X
FPDAT1	<u>1-7 \ 1-15 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \</u>	X_X_X_X	<u>(1-319</u> )	X
FPDAT0	<u>1-8 (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16) (1-16)</u>	X_X_X_X	1-320	X
Example	drawn with 2 FPLINE vertical blank period timing for a 320 × 240 panel ming diagram FPSMASK is set to 1			
HDP (Horiz HNDP (Hor	ontal Display Period) = (HSIZE[6:0] + 1) > izontal Non-Display Period) = (HNDP[4:0] + 4) >			

HNDP (Horizontal Non-Display Period)	$=$ (HNDP[4:0] + 4) $\times$ 8 (Ts)
VDP (Vertical Display Period)	= VSIZE[9:0] + 1 (lines)
VNDP (Vertical Non-Display Period)	= VNDP[5:0] (lines)



Symbol	Parameter	Min.	Тур.	Max.	Unit
t1	Frame Pulse setup to Line Pulse falling edge	note 2			(note 1)
t2	Frame Pulse hold from Line Pulse falling edge	9			Ts
tз	Line Pulse period	note 3			
t4	Line Pulse width	9			Ts
t5	MOD delay from Line Pulse rising edge	1			Ts
t6	Shift Pulse falling edge to Line Pulse rising edge	note 4			
t7	Shift Pulse falling edge to Line Pulse falling edge	note 5			
t8	Line Pulse falling edge to Shift Pulse falling edge	t14 + 4			Ts
t9	Shift Pulse period	8			Ts
t10	Shift Pulse width low	4			Ts
t11	Shift Pulse width high	4			Ts
t12	FPDAT[7:0] setup to Shift Pulse falling edge	4			Ts
t13	FPDAT[7:0] hold from Shift Pulse falling edge	4			Ts
t14	Line Pulse falling edge to Shift Pulse rising edge	23			Ts

note) 1. Ts = pixel clock period

2.  $t_{1min} = t_{3min} - 9$  (Ts)


3. t_{3min} = HDP + HNDP (Ts)

4.  $t_{6min} = HNDP + 4 (Ts)$ 

5. t7min = HNDP + 13 (Ts)

# 30.7.6 #STBY AC Characteristics

Power supply stability time when returning from backup state



tвирн

100

_

_

ns


*1) When entering backup state, set the #STBY pin to low level to meet the AC characteristics before the LVDD becomes lower than 2.7 V.

*2) When returning from backup state, set the #STBY pin to high level after the LVDD becomes more than 2.7 V.


*2


# **31 Basic External Connection Diagram**

#### 3 V single power supply (internal regulator is not used)



#### 5 V and 3 V dual power supply (internal regulator is not used)





#### 5 V single power supply (internal regulator is used)

#### **Recommended values for external parts**

External parts for the OSC1 oscillator circuit

Symbol	Paganatar	Recommended manufacturer	Frequency Product number		Re	Recommended values			Recommended operating condition
Symbol	nesonator	Recommended manufacturer	[Hz]	Product number	CD1	C _{G1}	R _{f1}	Rd1	Temperature range
					[pF]	[pF]	<b>[</b> Ω <b>]</b>	<b>[</b> Ω <b>]</b>	[°C]
X'tal1	Crystal	Epson Toyocom Corporation	32.768k	*1	-	-	-	-	-
		(Reference values)	32.768k	-	10	10	10M	0	-40 to 85

*1 Please contact the recommended manufacturer.

#### External parts for the OSC3 oscillator circuit

0h.el	Deservation	De commenda d'un contra de characterista	Frequency Product n			Recommended values *2			Recommended operating condition
Symbol	Resonator	Recommended manufacturer	[Hz]	Product number	CD2 [pF]	C _{G2} [pF]	<b>R</b> t2 [Ω]		Temperature range [°C]
X'tal2	Crystal	Epson Toyocom Corporation	1M to 33M	*1	-	-	-	-	-
		(Reference values)	1M to 33M	-	15	15	1M	0	-40 to 85
Ceramic	Ceramic	Murata Manufacturing Co., Ltd.	1M	CSBFB1M00J58-R1 [SMD]	330	330	1M	680	-20 to 80
			1M	CSBLA1M00J58-B0 [leaded]	330	330	1M	680	-20 to 80
			4M	CSTCR4M00G55-R0 [leaded]	(39)	(39)	1M	470	-20 to 80
			4M	CSTLS4M00G56-B0 [leaded]	(47)	(47)	1M	330	-20 to 80
			10M	CSTCE10M0G55-R0 [SMD]	(33)	(33)	1M	220	-20 to 80
			10M	CSTLS10M0G56-B0 [leaded]	(47)	(47)	1M	220	-20 to 80
			20M	CSTCE20M0V53-R0 [SMD]	(15)	(15)	1M	0	-20 to 80
			20M	CSTCG20M0V53-R0 [small SMD]	(15)	(15)	1M	0	-20 to 80

*1 Please contact the recommended manufacturer.

*2 The CD2 and CG2 values enclosed with () are the built-in capacitances of the resonator.

#### Other

Symbol	Name	Recommended value
CP	Capacitor for power supply	3.3 µF
Cres	Capacitor for #RESET pin	0.47 µF
CLVDD	Capacitor for LVDD	4.7 µF
CREGU	Capacitor for Regulator	1.0 µF

Notes: • The values in the above table are shown only for reference and not guaranteed.

• Crystal and ceramic resonators are extremely sensitive to influence of external components and printed-circuit boards. Before using a resonator, please contact the manufacturer for further information on conditions of use.

# Internal peripheral circuit area 1 (0x4000-0x43ff)

Peripheral	Address		Register name	Function
Prescaler Ch.0	0x4020	PSC_CTL0	PSC Ch.0 Control Register	Starts/stops the PSC Ch.0.
(8-bit device)				
UART	0x4100	UART_ST	UART Status Register	Indicates transfer, buffer and error statuses.
(with IrDA)	0x4101	UART_TXD	UART Transmit Data Register	Transmit data
(8-bit device)	0x4102	UART_RXD	UART Receive Data Register	Receive data
	0x4103	UART_MOD	UART Mode Register	Sets transfer data format.
	0x4104	UART_CTL	UART Control Register	Controls data transfer.
	0x4105	UART_EXP	UART Expansion Register	Sets IrDA mode.
CLG_T16FU0 (16-bit device)	0x4200	CLG_ T16FU0_CLK	CLG_T16FU0 Input Clock Select Register	Selects a prescaler output clock.
	0x4202	CLG_ T16FU0_TR	CLG_T16FU0 Reload Data Register	Sets reload data.
	0x4204	CLG_ T16FU0_TC	CLG_T16FU0 Counter Data Register	Counter data
	0x4206	CLG_ T16FU0_CTL	CLG_T16FU0 Control Register	Sets the timer mode and starts/stops the timer.
	0x4208	CLG_ T16FU0_INT	CLG_T16FU0 Interrupt Control Register	Controls the interrupt.
CLG_T8I (16-bit device)	0x4260	CLG_T8I_ CLK	CLG_T8I Input Clock Select Register	Selects a prescaler output clock.
. ,	0x4262	CLG_T8I_TR	CLG_T8I Reload Data Register	Sets reload data.
	0x4264	CLG_T8I_TC	CLG_T8I Counter Data Register	Counter data
	0x4266	CLG_T8I_CTL	CLG_T8I Control Register	Sets the timer mode and starts/stops the timer.
	0x4268	CLG_T8I_INT	CLG_T8I Interrupt Control Register	Controls the interrupt.
Interrupt	0x42e6	ITC_LV0	Interrupt Level Setup Register 0	Sets the DMA and port 0 interrupt levels.
controller (16-bit device)	0x42e8	ITC_LV1	Interrupt Level Setup Register 1	Sets the port 1/T16A and USI Ch.0 interrupt levels.
	0x42ea	ITC_LV2	Interrupt Level Setup Register 2	Sets the USI Ch.1 and ADC interrupt levels.
	0x42ec	ITC_LV3	Interrupt Level Setup Register 3	Sets the T16P/I2S and LCDC interrupt levels.
	0x42ee	ITC_LV4	Interrupt Level Setup Register 4	Sets the CLG_T16FU0 interrupt level.
	0x42f0	ITC_LV5	Interrupt Level Setup Register 5	Sets the CLG_T8I interrupt level.
	0x42f2	ITC_LV6	Interrupt Level Setup Register 6	Sets the UART interrupt level.
	0x42f4	ITC_LV7	Interrupt Level Setup Register 7	Sets the I2CM interrupt level.
	0x42f6	ITC_LV8	Interrupt Level Setup Register 8	Sets the I2CS and T8F Ch.0–2/T16A interrupt levels.
	0x42f8	ITC_LV9	Interrupt Level Setup Register 9	Sets the RTC and REMC interrupt levels.
I ² C master	0x4340	I2CM_EN	I ² C Master Enable Register	Enables the I ² C master module.
(16-bit device)	0x4342	I2CM_CTL	I ² C Master Control Register	Controls the I ² C master operation and indicates transfer status.
	0x4344	I2CM DAT	I ² C Master Data Register	Transmit/receive data
	0x4346	I2CM ICTL	I ² C Master Interrupt Control Register	Controls the I ² C master interrupt.
I ² C slave	0x4360	I2CS_TRNS	I ² C Slave Transmit Data Register	I ² C slave transmit data
(16-bit device)	0x4362	I2CS_RECV	I ² C Slave Receive Data Register	I ² C slave receive data
	0x4364	I2CS_SADRS	I ² C Slave Address Setup Register	Sets the I ² C slave address.
	0x4366	I2CS_CTL	I ² C Slave Control Register	Controls the I ² C slave module.
	0x4368	I2CS STAT	I ² C Slave Status Register	Indicates the I ² C bus status.
	0x436a	I2CS_ASTAT	I ² C Slave Access Status Register	Indicates the I ² C slave access status.
	0x436c	I2CS_ICTL	I ² C Slave Interrupt Control Register	Controls the I ² C slave interrupt.

#### Internal Peripheral Circuit Area 2 (0x5000-0x5fff)

Peripheral	Address		Register name	Function
MISC registers	0x5324	MISC_PROT	MISC Protect Register	Enables writing to the MISC registers.
(8-bit device)	0x5328	MISC_TTBRL	Vector Table Address Low Register	Sets vector table address.
	0x532a	MISC_TTBRH	Vector Table Address High Register	
	0x532c	MISC_PSR	PSR Register	Indicates the S1C17 Core PSR values.

#### Internal Peripheral Circuit Area 3 (0x80000-0x82fff)

Peripheral	Address		Register name	Function
Clock management		CMU_OSC- SRC	Clock Source Select Register	Selects the system clock source.
unit (8-bit device)		CMU_OS- CCTL	Oscillation Control Register	Controls oscillation.
	0x80002	CMU_NFEN	Noise Filter Enable Register	Enables noise filters.

Peripheral	Address		Register name	Function
Clock	0x80003	CMU_LCLK	LCDC Clock Setup Register	Configures LCLK and controls the clock suppl
nanagement unit	0x80004	CMU_ CLKCTL	Clock Control Register	Controls BCLK, PCLK_SOC, PCLK1, and PCLK2 clock supply.
8-bit device)	0x80005	CMU_SYS- CLKDIV	System Clock Division Ratio Select Register	Sets the system clock frequency.
	0x80006	CMU_CMU- CLK	CMU_CLK Select Register	Selects the CMU_CLK output clock.
	0x80007	MAC_WAIT	MAC Wait Cycle Select Register	Selects the number of MAC wait cycles.
	0x80010	CMU_PRO- TECT	CMU Write Protect Register	Enables writing to the CMU registers.
GPIO & port	0x80100	P0_IN	P0 Port Input Data Register	P0 port input data
<i>I</i> UX	0x80110	P1_IN	P1 Port Input Data Register	P1 port input data
8-bit device)	0x80111	P1_OUT	P1 Port Output Data Register	P1 port output data
	0x80112	P1 IO	P1 Port I/O Direction Register	Controls P1 port input/output directions.
	0x80120	P2_IN	P2 Port Input Data Register	P2 port input data
	0x80121	P2_OUT	P2 Port Output Data Register	P2 port output data
	0x80122	P2_IO	P2 Port I/O Direction Register	Controls P2 port input/output directions.
	0x80124	PP_EDGE0	Port Interrupt 0 Trigger Mode Select Register	Selects the port interrupt 0 trigger mode.
	-	PP_IE0	Port Interrupt 0 Enable Register	Enables port interrupt 0.
	-	PP_POL0	Port Interrupt 0 Polarity Control Register	Selects the signal polarity for generating port interrupt 0.
	0x80127	PP_FLAG0	Port Interrupt 0 Flag Register	Indicates/resets the port interrupt 0 occurrence status.
	0x80128	P2_CHAT	P2 Port Chattering Filter Control Register	Controls the P2/P8 port chattering filters.
	0x80120	P3_IN	P3 Port Input Data Register	P3 port input data
	0x80131	P3 OUT	P3 Port Output Data Register	P3 port output data
	0x80132	P3_IO	P3 Port I/O Direction Register	Controls P3 port input/output directions.
	0x80162	P4 IN	P4 Port Input Data Register	P4 port input data
	0x80140	P4 OUT	P4 Port Output Data Register	P4 port output data
	0x80142	P4_IO	P4 Port I/O Direction Register	Controls P4 port input/output directions.
	0x80145	PP_SEL1	Port Interrupt 1 Port Select Register	Selects ports used for port interrupt 1.
	0x80150	P5_IN	P5 Port Input Data Register	P5 port input data
	0x80150	P5_OUT	P5 Port Output Data Register	P5 port output data
	0x80152	P5_IO	P5 Port I/O Direction Register	Controls P5 port input/output directions.
	0x80160	P6_IN	P6 Port Input Data Register	P6 port input data
	0x80161	P6_OUT	P6 Port Output Data Register	P6 port output data
	0x80162	P6_IO	P6 Port I/O Direction Register	Controls P6 port input/output directions.
	0x80102	P7_IN	P7 Port Input Data Register	P7 port input data
	0x80171	P7_OUT	P7 Port Output Data Register	P7 port output data
	0x80172	P7_IO	P7 Port I/O Direction Register	Controls P7 port input/output directions.
	0x80180	P8_IN	P8 Port Input Data Register	P8 port input data
	0x80181	P8_OUT	P8 Port Output Data Register	P8 port output data
	0x80182	P8_IO	P8 Port I/O Direction Register	Controls P8 port input/output directions.
		PP_SEL0	Port Interrupt 0 Port Select Register	Selects ports used for port interrupt 0.
	0x80190	P9 IN	P9 Port Input Data Register	P9 port input data
	0x80191	P9_OUT	P9 Port Output Data Register	P9 port output data
	0x80192	P9 IO	P9 Port I/O Direction Register	Controls P9 port input/output directions.
	0x801a0	PA_IN	PA Port Input Data Register	PA port input data
	0x801a1	PA_OUT	PA Port Output Data Register	PA port output data
	0x801a2	PA_IO	PA Port I/O Direction Register	Controls PA port input/output directions.
	0x801a4	PP_EDGE1	Port Interrupt 1 Trigger Mode Select Register	Selects the port interrupt 1 trigger mode.
	0x801a5	PP_IE1	Port Interrupt 1 Enable Register	Enables port interrupt 1.
	0x801a6	PP_POL1	Port Interrupt 1 Polarity Control Register	Selects the signal polarity for generating port interrupt 1.
	0x801a7	PP_FLAG1	Port Interrupt 1 Flag Register	Indicates/resets the port interrupt 1 occurrent status.
	0x801a8	PA_CHAT	PA Port Chattering Filter Control Register	Controls the PA/P4 port chattering filters.
	0x801b0	PB_IN	PB Port Input Data Register	PB port input data
	0x801b1	PB_OUT	PB Port Output Data Register	PB port output data
	0x801b2	PB_IO	PB Port I/O Direction Register	Controls PB port input/output directions.
	0x801c0	PC_IN	PC Port Input Data Register	PC port input data
	0x801c1	PC_OUT	PC Port Output Data Register	PC port output data
	0x801c2	PC_IO	PC Port I/O Direction Register	Controls PC port input/output directions.
	0x80102 0x80200	P0_03CFP	P0[3:0] Port Function Select Register	Selects the P0[3:0] port functions.
	0x80200	P1_03CFP	P1[3:0] Port Function Select Register	Selects the P1[3:0] port functions.
	0x80202 0x80203	P1_47CFP	P1[7:4] Port Function Select Register	Selects the P1[7:4] port functions.
	0x80203	P2_03CFP	P2[3:0] Port Function Select Register	Selects the P2[3:0] port functions.
	0x80204	P2_47CFP	P2[7:4] Port Function Select Register	Selects the P2[7:4] port functions.
	1000200	· · · · · ·		

	Address	ļ	Register name	Function
' '	0x80207	P3_47CFP	P3[7:4] Port Function Select Register	Selects the P3[7:4] port functions.
	0x80208	P4_03CFP	P4[3:0] Port Function Select Register	Selects the P4[3:0] port functions.
(8-bit device)	0x80209	P4_45CFP	P4[5:4] Port Function Select Register	Selects the P4[5:4] port functions.
	0x8020a	P5_03CFP	P5[3:0] Port Function Select Register	Selects the P5[3:0] port functions.
	0x8020b	P5_47CFP	P5[7:4] Port Function Select Register	Selects the P5[7:4] port functions.
	0x8020c	P6_03CFP	P6[3:0] Port Function Select Register	Selects the P6[3:0] port functions.
	0x8020d	P6_47CFP	P6[7:4] Port Function Select Register	Selects the P6[7:4] port functions.
	0x8020e	P7_03CFP	P7[3:0] Port Function Select Register	Selects the P7[3:0] port functions.
	0x8020f	P7_47CFP	P7[7:4] Port Function Select Register	Selects the P7[7:4] port functions.
	0x80210	P8_03CFP	P8[3:0] Port Function Select Register	Selects the P8[3:0] port functions.
	0x80211	P8_46CFP	P8[6:4] Port Function Select Register	Selects the P8[6:4] port functions.
	0x80212	P9_03CFP	P9[3:0] Port Function Select Register	Selects the P9[3:0] port functions.
	0x80213	P9_47CFP	P9[7:4] Port Function Select Register	Selects the P9[7:4] port functions.
	0x80214	PA_03CFP	PA[3:0] Port Function Select Register	Selects the PA[3:0] port functions.
	0x80215	PA_47CFP	PA[7:4] Port Function Select Register	Selects the PA[7:4] port functions.
	0x80216	PB_03CFP	PB[3:0] Port Function Select Register	Selects the PB[3:0] port functions.
	0x80217	PB_47CFP	PB[7:4] Port Function Select Register	Selects the PB[7:4] port functions.
	0x80218	PC_03CFP	PC[3:0] Port Function Select Register	Selects the PC[3:0] port functions.
	0x80219	PC_47CFP	PC[7:4] Port Function Select Register	Selects the PC[7:4] port functions.
	0x8023e	PP_NFC	P Port Noise Filter Control Register	Controls the noise filters for P ports.
	0x8023f	PF_WREN	Port Function Protect Register	Enables writing to the port function select registers.
rescaler Ch.1,	0x80300	PSC_CTL1	PSC Ch.1–2 Control Register	Starts/stops the PSC Ch.1 and PSC Ch.2.
Ch.2 8-bit device)				
JSI Ch.0	0x80500	USI_GCFG0	USI Ch.0 Global Configuration Register	Sets interface and MSB/LSB mode.
3-bit device)	0x80501	USI_TD0	USI Ch.0 Transmit Data Buffer Register	Transmit data buffer
	0x80502	USI_RD0	USI Ch.0 Receive Data Buffer Register	Receive data buffer
	0x80540	USI_UCFG0	USI Ch.0 UART Mode Configuration Register	Sets UART transfer conditions.
	0x80541	USI_UIE0	USI Ch.0 UART Mode Interrupt Enable Register	Enables interrupts.
	0x80542	USI_UIF0	USI Ch.0 UART Mode Interrupt Flag Register	Indicates interrupt occurrence status.
	0x80550	USI_SCFG0	USI Ch.0 SPI Master/Slave Mode Configuration Register	Sets SPI transfer conditions.
-	0x80551	USI_SIE0	USI Ch.0 SPI Master/Slave Mode Interrupt Enable Register	Enables interrupts.
	0x80552	USI_SIF0	USI Ch.0 SPI Master/Slave Mode Interrupt Flag Register	Indicates interrupt occurrence status.
·	0x8055f	USI_SMSK0	USI Ch.0 SPI Master/Slave Mode Receive Data Mask Register	Sets receive data mask.
ĺ	0x80560	USI_IMTG0	USI Ch.0 I ² C Master Mode Trigger Register	Starts I ² C master operations.
	0x80561	USI_IMIE0	USI Ch.0 I ² C Master Mode Interrupt Enable Register	Enables interrupts.
	0x80562	USI_IMIF0	USI Ch.0 I ² C Master Mode Interrupt Flag Register	Indicates interrupt occurrence status.
1	0x80570	USI_ISTG0	USI Ch.0 I ² C Slave Mode Trigger Register	Starts I ² C slave operations.
			USI Ch.0 I ² C Slave Mode Interrupt Enable Register	· · · ·
ŀ	0x80571	USI ISIE0		Enables interrupts.
	0x80571 0x80572	_		Enables interrupts. Indicates interrupt occurrence status.
	0x80572	USI_ISIF0	USI Ch.0 I ² C Slave Mode Interrupt Flag Register	Indicates interrupt occurrence status.
ISI Ch.1	0x80572 0x80600	USI_ISIF0 USI_GCFG1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode.
ISI Ch.1 3-bit device)	0x80572 0x80600 0x80601	USI_ISIF0 USI_GCFG1 USI_TD1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer
ISI Ch.1 3-bit device)	0x80572 0x80600 0x80601 0x80602	USI_ISIF0 USI_GCFG1 USI_TD1 USI_RD1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer
ISI Ch.1 3-bit device)	0x80572 0x80600 0x80601 0x80602 0x80640	USI_ISIF0 USI_GCFG1 USI_TD1 USI_RD1 USI_UCFG1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register USI Ch.1 UART Mode Configuration Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer Sets UART transfer conditions.
ISI Ch.1 3-bit device)	0x80572 0x80600 0x80601 0x80602 0x80640 0x80641	USI_ISIF0 USI_GCFG1 USI_TD1 USI_RD1 USI_UCFG1 USI_UIE1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register USI Ch.1 UART Mode Configuration Register USI Ch.1 UART Mode Interrupt Enable Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer Sets UART transfer conditions. Enables interrupts.
ISI Ch.1 3-bit device)	0x80572 0x80600 0x80601 0x80602 0x80640 0x80641 0x80642	USI_ISIF0 USI_GCFG1 USI_TD1 USI_RD1 USI_UCFG1 USI_UIE1 USI_UIF1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register USI Ch.1 UART Mode Configuration Register USI Ch.1 UART Mode Interrupt Enable Register USI Ch.1 UART Mode Interrupt Flag Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer Sets UART transfer conditions. Enables interrupts. Indicates interrupt occurrence status.
JSI Ch.1 8-bit device)	0x80572 0x80600 0x80601 0x80602 0x80640 0x80641 0x80642 0x80650	USI_ISIF0 USI_GCFG1 USI_TD1 USI_RD1 USI_UCFG1 USI_UIE1 USI_UIF1 USI_SCFG1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register USI Ch.1 UART Mode Configuration Register USI Ch.1 UART Mode Interrupt Enable Register USI Ch.1 UART Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Configuration Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer Sets UART transfer conditions. Enables interrupts. Indicates interrupt occurrence status. Sets SPI transfer conditions.
JSI Ch.1 8-bit device)	0x80572 0x80600 0x80601 0x80602 0x80640 0x80641 0x80642 0x80650 0x80651	USI_ISIF0 USI_GCFG1 USI_TD1 USI_RD1 USI_UCFG1 USI_UIE1 USI_UIF1 USI_SCFG1 USI_SIE1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register USI Ch.1 UART Mode Configuration Register USI Ch.1 UART Mode Interrupt Enable Register USI Ch.1 UART Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Configuration Register USI Ch.1 SPI Master/Slave Mode Interrupt Enable Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer Sets UART transfer conditions. Enables interrupts. Indicates interrupt occurrence status. Sets SPI transfer conditions. Enables interrupts.
ISI Ch.1 3-bit device)	0x80572 0x80600 0x80601 0x80602 0x80640 0x80641 0x80642 0x80650 0x80651 0x80652	USI_ISIF0 USI_GCFG1 USI_TD1 USI_RD1 USI_UCFG1 USI_UIE1 USI_UIF1 USI_SCFG1 USI_SIE1 USI_SIF1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register USI Ch.1 UART Mode Configuration Register USI Ch.1 UART Mode Interrupt Enable Register USI Ch.1 UART Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Configuration Register USI Ch.1 SPI Master/Slave Mode Interrupt Enable Register USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer Sets UART transfer conditions. Enables interrupts. Indicates interrupt occurrence status. Sets SPI transfer conditions. Enables interrupts. Indicates interrupts.
ISI Ch.1 3-bit device)	0x80572 0x80600 0x80601 0x80602 0x80640 0x80641 0x80652 0x806552 0x80655	USI_ISIF0 USI_GCFG1 USI_TD1 USI_RD1 USI_UCFG1 USI_UIE1 USI_UIF1 USI_SCFG1 USI_SIE1 USI_SIF1 USI_SMSK1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register USI Ch.1 UART Mode Configuration Register USI Ch.1 UART Mode Interrupt Enable Register USI Ch.1 UART Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Configuration Register USI Ch.1 SPI Master/Slave Mode Interrupt Enable Register USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Receive Data Mask Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer Sets UART transfer conditions. Enables interrupts. Indicates interrupt occurrence status. Sets SPI transfer conditions. Enables interrupts. Indicates interrupts. Indicates interrupt occurrence status. Sets receive data mask.
ISI Ch.1 3-bit device)	0x80572 0x80600 0x80601 0x80602 0x80640 0x80642 0x80650 0x80651 0x80655 0x80655 0x80656	USI_ISIF0 USI_GCFG1 USI_TD1 USI_RD1 USI_UCFG1 USI_UIE1 USI_UIF1 USI_SIE1 USI_SIF1 USI_SMSK1 USI_IMTG1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register USI Ch.1 UART Mode Configuration Register USI Ch.1 UART Mode Interrupt Enable Register USI Ch.1 UART Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Configuration Register USI Ch.1 SPI Master/Slave Mode Interrupt Enable Register USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Receive Data Mask Register USI Ch.1 I ² C Master Mode Trigger Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer Sets UART transfer conditions. Enables interrupts. Indicates interrupt occurrence status. Sets SPI transfer conditions. Enables interrupts. Indicates interrupts. Indicates interrupt occurrence status. Sets receive data mask. Starts I ² C master operations.
ISI Ch.1 3-bit device)	0x80572 0x80600 0x80601 0x80602 0x80640 0x80641 0x80650 0x80651 0x806552 0x80655 0x806651	USI_ISIF0 USI_GCFG1 USI_TD1 USI_ND1 USI_UCFG1 USI_UIF1 USI_SCFG1 USI_SIF1 USI_SMSK1 USI_IMTG1 USI_INIE1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register USI Ch.1 UART Mode Configuration Register USI Ch.1 UART Mode Interrupt Enable Register USI Ch.1 UART Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Configuration Register USI Ch.1 SPI Master/Slave Mode Interrupt Enable Register USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Receive Data Mask Register USI Ch.1 I ² C Master Mode Trigger Register USI Ch.1 I ² C Master Mode Interrupt Enable Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer Sets UART transfer conditions. Enables interrupts. Indicates interrupt occurrence status. Sets SPI transfer conditions. Enables interrupts. Indicates interrupts. Sets receive data mask. Starts I ² C master operations. Enables interrupts.
ISI Ch.1 3-bit device)	0x80572 0x80600 0x80601 0x80602 0x80640 0x80641 0x80655 0x806551 0x806552 0x806551 0x806552 0x806651 0x806651 0x80660 0x80660	USI_ISIF0 USI_GCFG1 USI_TD1 USI_UCFG1 USI_UIE1 USI_UIE1 USI_SIE1 USI_SIF1 USI_SMSK1 USI_IMIE1 USI_IMIF1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register USI Ch.1 UART Mode Configuration Register USI Ch.1 UART Mode Interrupt Enable Register USI Ch.1 UART Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Configuration Register USI Ch.1 SPI Master/Slave Mode Interrupt Enable Register USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Receive Data Mask Register USI Ch.1 I ² C Master Mode Trigger Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer Sets UART transfer conditions. Enables interrupts. Indicates interrupt occurrence status. Sets SPI transfer conditions. Enables interrupts. Indicates interrupt occurrence status. Sets receive data mask. Starts I ² C master operations. Enables interrupts. Indicates interrupts.
ISI Ch.1 3-bit device)	0x80572 0x80600 0x80601 0x80602 0x80640 0x80641 0x80655 0x806551 0x806551 0x80655 0x80655 0x80655 0x806651 0x80660 0x80660 0x80661 0x80662 0x80670	USI_ISIF0 USI_GCFG1 USI_TD1 USI_DD1 USI_UCFG1 USI_UIE1 USI_SIE1 USI_SIE1 USI_SIF1 USI_SMSK1 USI_IMIE1 USI_IMIF1 USI_ISTG1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register USI Ch.1 UART Mode Configuration Register USI Ch.1 UART Mode Interrupt Enable Register USI Ch.1 UART Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Configuration Register USI Ch.1 SPI Master/Slave Mode Interrupt Enable Register USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Receive Data Mask Register USI Ch.1 I ² C Master Mode Trigger Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer Sets UART transfer conditions. Enables interrupts. Indicates interrupt occurrence status. Sets SPI transfer conditions. Enables interrupts. Indicates interrupts. Sets receive data mask. Starts I ² C master operations. Enables interrupts. Indicates interrupts. Indicates interrupts. Indicates interrupts. Indicates interrupts. Indicates interrupts. Indicates interrupts.
ISI Ch.1 3-bit device)	0x80572 0x80600 0x80601 0x80602 0x80640 0x80641 0x80650 0x806550 0x806551 0x806552 0x806551 0x806650 0x806651 0x80660 0x80661 0x806670 0x80671	USI_ISIF0 USI_GCFG1 USI_TD1 USI_DD1 USI_UCFG1 USI_UIE1 USI_SCFG1 USI_SIE1 USI_SIF1 USI_SMSK1 USI_IMTG1 USI_IMTF1 USI_ISIE1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register USI Ch.1 UART Mode Configuration Register USI Ch.1 UART Mode Interrupt Enable Register USI Ch.1 UART Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Configuration Register USI Ch.1 SPI Master/Slave Mode Interrupt Enable Register USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Receive Data Mask Register USI Ch.1 I ² C Master Mode Interrupt Enable Register USI Ch.1 I ² C Master Mode Interrupt Enable Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Slave Mode Interrupt Enable Register USI Ch.1 I ² C Slave Mode Interrupt Enable Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer Sets UART transfer conditions. Enables interrupts. Indicates interrupt occurrence status. Sets SPI transfer conditions. Enables interrupts. Indicates interrupts. Sets receive data mask. Starts I ² C master operations. Enables interrupts. Indicates interrupt occurrence status. Starts I ² C master operations. Enables interrupts. Indicates interrupt occurrence status. Starts I ² C slave operations. Enables interrupts.
JSI Ch.1 8-bit device)	0x80572 0x80600 0x80601 0x80602 0x80640 0x80641 0x80650 0x806550 0x806551 0x806552 0x80655 0x806650 0x806650 0x806670 0x80671 0x80672	USI_ISIF0 USI_GCFG1 USI_TD1 USI_DD1 USI_UCFG1 USI_UIE1 USI_SCFG1 USI_SIE1 USI_SIF1 USI_SMSK1 USI_IMTG1 USI_IMIE1 USI_ISIE1 USI_ISIE1 USI_ISIE1	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register USI Ch.1 UART Mode Configuration Register USI Ch.1 UART Mode Interrupt Enable Register USI Ch.1 UART Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Configuration Register USI Ch.1 SPI Master/Slave Mode Interrupt Enable Register USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Receive Data Mask Register USI Ch.1 I ² C Master Mode Trigger Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Slave Mode Interrupt Enable Register USI Ch.1 I ² C Slave Mode Interrupt Flag Register USI Ch.1 I ² C Slave Mode Interrupt Flag Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer Sets UART transfer conditions. Enables interrupts. Indicates interrupt occurrence status. Sets SPI transfer conditions. Enables interrupts. Indicates interrupts. Sets receive data mask. Starts I ² C master operations. Enables interrupts. Indicates interrupts. Indicates interrupts. Indicates interrupts. Indicates interrupts. Indicates interrupts. Enables interrupts. Indicates interrupts. Enables interrupts. Indicates interrupts. Indicates interrupts. Indicates interrupts.
JSI Ch.1 B-bit device) Real-Time	0x80572 0x80600 0x80601 0x80602 0x80640 0x80641 0x80650 0x806550 0x806551 0x806552 0x806551 0x806650 0x806651 0x80660 0x80661 0x806670 0x80671	USI_ISIF0 USI_GCFG1 USI_TD1 USI_RD1 USI_UCFG1 USI_UIE1 USI_UIE1 USI_SCFG1 USI_SIE1 USI_SIF1 USI_IMIE1 USI_IMIE1 USI_ISIE1 USI_ISIE1 USI_ISIE1 USI_ISIF1 RTC_INTSTAT	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register USI Ch.1 UART Mode Configuration Register USI Ch.1 UART Mode Interrupt Enable Register USI Ch.1 UART Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Configuration Register USI Ch.1 SPI Master/Slave Mode Interrupt Enable Register USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Receive Data Mask Register USI Ch.1 I ² C Master Mode Interrupt Enable Register USI Ch.1 I ² C Master Mode Interrupt Enable Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Slave Mode Interrupt Enable Register USI Ch.1 I ² C Slave Mode Interrupt Enable Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer Sets UART transfer conditions. Enables interrupts. Indicates interrupt occurrence status. Sets SPI transfer conditions. Enables interrupts. Indicates interrupts. Sets receive data mask. Starts I ² C master operations. Enables interrupts. Indicates interrupt occurrence status. Starts I ² C master operations. Enables interrupts. Indicates interrupt occurrence status. Starts I ² C slave operations. Enables interrupts.
JSI Ch.1 8-bit device) Real-Time Clock 8-bit device)	0x80572 0x80600 0x80601 0x80602 0x80640 0x80641 0x80650 0x80650 0x80655 0x80655 0x80655 0x80665 0x80660 0x80661 0x80662 0x80670 0x80671 0x80672 0x80807	USI_ISIF0 USI_GCFG1 USI_TD1 USI_RD1 USI_UCFG1 USI_UIE1 USI_UIF1 USI_SIE1 USI_SIF1 USI_SMSK1 USI_IMIE1 USI_IMIE1 USI_ISIE1 USI_ISIF1 RTC_INTSTAT	USI Ch.0 I ² C Slave Mode Interrupt Flag Register USI Ch.1 Global Configuration Register USI Ch.1 Transmit Data Buffer Register USI Ch.1 Receive Data Buffer Register USI Ch.1 UART Mode Configuration Register USI Ch.1 UART Mode Interrupt Enable Register USI Ch.1 UART Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Configuration Register USI Ch.1 SPI Master/Slave Mode Interrupt Enable Register USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Interrupt Flag Register USI Ch.1 SPI Master/Slave Mode Receive Data Mask Register USI Ch.1 SPI Master/Slave Mode Receive Data Mask Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Master Mode Interrupt Flag Register USI Ch.1 I ² C Slave Mode Interrupt Flag Register USI Ch.1 I ² C Slave Mode Interrupt Flag Register USI Ch.1 I ² C Slave Mode Interrupt Flag Register USI Ch.1 I ² C Slave Mode Interrupt Flag Register USI Ch.1 I ² C Slave Mode Interrupt Flag Register USI Ch.1 I ² C Slave Mode Interrupt Flag Register USI Ch.1 I ² C Slave Mode Interrupt Flag Register USI Ch.1 I ² C Slave Mode Interrupt Flag Register USI Ch.1 I ² C Slave Mode Interrupt Flag Register USI Ch.1 I ² C Slave Mode Interrupt Flag Register	Indicates interrupt occurrence status. Sets interface and MSB/LSB mode. Transmit data buffer Receive data buffer Sets UART transfer conditions. Enables interrupts. Indicates interrupt occurrence status. Sets SPI transfer conditions. Enables interrupts. Indicates interrupt occurrence status. Sets receive data mask. Starts I ² C master operations. Enables interrupts. Indicates interrupts. Indicates interrupts. Indicates interrupts. Indicates interrupts. Enables interrupts. Indicates interrupts. Enables interrupts. Indicates interrupts. Indicates interrupts. Indicates RTC interrupt status.

Peripheral	Address	L	Register name	Function
Real-Time	0x80804	RTC_SEC	RTC Second Register	Second counter data
Clock	0x80805	RTC_MIN	RTC Minute Register	Minute counter data
8-bit device)	0x80806	RTC_HOUR	RTC Hour Register	Hour counter data
	0x80807	RTC_DAY	RTC Day Register	Day counter data
	0x80808		RTC Month Register	Month counter data
	0x80809	RTC YEAR	RTC Year Register	Year counter data
		RTC_WEEK	RTC Days of Week Register	Days of week counter data
	0x8080f	RTC_WAKEUP	RTC Wakeup Configuration Register	Sets up RTC wakeup conditions.
BBRAM	0x80900	BBRAM_0	BBRAM byte 0	BBRAM
(8-bit device)	1	I	I	
	0x8090f	BBRAM_15	BBRAM byte 15	
	0x80910	RTC_WAIT	RTC Wait Control Register	Sets up RTC access cycle.
Watchdog timer	0x81060	WD_WP	WDT Write Protect Register	Enables WDT control registers for writing.
(16-bit device)	0x81062	WD_EN	WDT Enable and Setup Register	Configures and starts watchdog timer.
		WD_CMP_L	WDT Comparison Data L Register	Comparison data
		WD_CMP_H	WDT Comparison Data H Register	
		WD_CNT_L	WDT Count Data L Register	Watchdog timer counter data
	0x8106a	WD_CNT_H	WDT Count Data H Register	
	0x8106c	WD_CTL	WDT Control Register	Resets watchdog timer.
A/D converter	0x81100	ADC10_ADD	A/D Conversion Result Register	A/D converted data
(16-bit device)		ADC10_TRG	A/D Trigger/Channel Select Register	Sets start/end channels and conversion mode
,		ADC10_CTL	A/D Control/Status Register	Controls A/D converter and indicates conver-
				sion status.
	0x81106	ADC10_CLK	A/D Clock Control Register	Controls A/D converter clock.
Domoto			5	
Remote		REMC_CFG	REMC Configuration Register	Controls the clock and data transfer.
controller		REMC_CAR	REMC Carrier Length Setup Register	Sets the carrier H/L section lengths.
(16-bit device)		REMC_LCNT	REMC Length Counter Register	Sets the transmit/receive data length.
	0x81206	REMC_INT	REMC Interrupt Control Register	Controls interrupts.
16-bit PWM	0x81300	T16A_CTL	T16A Counter Control Register	Controls the counter.
imer		T16A_TC	T16A Counter Data Register	Counter data
(16-bit device)	0x81304	T16A_CCCTL	T16A Comparator/Capture Control Register	Controls the comparator/capture block and
			1 tor comparator captale control riegister	TOUT.
	0x81306	T16A_CCA	T16A Compare/Capture A Data Register	Compare A/capture A data
		T16A_CCB	T16A Compare/Capture B Data Register	Compare B/capture B data
	0x8130a	T16A_IEN	T16A Compare/Capture Interrupt Enable Register	Enables/disables interrupts.
	0x8130c	T16A_IFLG	T16A Compare/Capture Interrupt Flag Register	Displays/sets interrupt occurrence status.
16-bit audio	0x81400	T16P_A	T16P Compare A Buffer Register	Compare A data
PWM timer	0x81402	T16P_B	T16P Compare B Buffer Register	Compare B data
(16-bit device)	0x81404	T16P_CNT_	T16P Counter Data Register	Counter data
		DATA		
	0x81406	T16P_VOL_	T16P Volume Control Register	Enables the volume control and sets a volume
			·····	level.
		GIL		
	0v81408	CTL	T16P Control Begister	Sets the timer operating conditions
		T16P_CTL	T16P Control Register	Sets the timer operating conditions.
	0x8140a	T16P_CTL T16P_RUN	T16P Running Control Register	Starts/stops the timer.
	0x8140a 0x8140c	T16P_CTL T16P_RUN T16P_CLK	T16P Running Control Register T16P Internal Clock Control Register	Starts/stops the timer. Selects an internal count clock.
	0x8140a 0x8140c	T16P_CTL T16P_RUN	T16P Running Control Register T16P Internal Clock Control Register T16P Interrupt Control Register	Starts/stops the timer. Selects an internal count clock. Controls T16P interrupts.
	0x8140a 0x8140c 0x8140e	T16P_CTL T16P_RUN T16P_CLK	T16P Running Control Register T16P Internal Clock Control Register	Starts/stops the timer. Selects an internal count clock.
	0x8140a 0x8140c 0x8140e 0x81500	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL	T16P Running Control Register T16P Internal Clock Control Register T16P Interrupt Control Register	Starts/stops the timer. Selects an internal count clock. Controls T16P interrupts.
	0x8140a 0x8140c 0x8140e 0x81500 0x81504	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL	T16P Running Control Register T16P Internal Clock Control Register T16P Interrupt Control Register I ² S Control Register	Starts/stops the timer. Selects an internal count clock. Controls T16P interrupts. Sets the I ² S output conditions.
	0x8140a 0x8140c 0x8140e 0x81500 0x81504	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU-	T16P Running Control Register         T16P Internal Clock Control Register         T16P Interrupt Control Register         I²S Control Register         I²S Master Clock Division ratio Register	Starts/stops the timer. Selects an internal count clock. Controls T16P interrupts. Sets the I ² S output conditions. Configures the master clock.
I ² S (16-bit device)	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81506	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK	T16P Running Control Register         T16P Internal Clock Control Register         T16P Interrupt Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Audio Clock Division ratio Register	Starts/stops the timer. Selects an internal count clock. Controls T16P interrupts. Sets the I ² S output conditions. Configures the master clock. Configures the audio clock.
	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81506 0x81508	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_START	T16P Running Control Register         T16P Internal Clock Control Register         T16P Interrupt Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Audio Clock Division ratio Register         I²S Start/Stop Register	Starts/stops the timer.         Selects an internal count clock.         Controls T16P interrupts.         Sets the I ² S output conditions.         Configures the master clock.         Configures the audio clock.         Controls/indicates I ² S start/stop status.
	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81506	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_START I2S_FIFO_	T16P Running Control Register         T16P Internal Clock Control Register         T16P Interrupt Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Audio Clock Division ratio Register	Starts/stops the timer. Selects an internal count clock. Controls T16P interrupts. Sets the I ² S output conditions. Configures the master clock. Configures the audio clock.
	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81506 0x81508 0x8150a	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_START I2S_FIFO_ STAT	T16P Running Control Register         T16P Internal Clock Control Register         T16P Interrupt Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Audio Clock Division ratio Register         I²S Start/Stop Register         I²S FIFO Status Register	Starts/stops the timer. Selects an internal count clock. Controls T16P interrupts. Sets the I ² S output conditions. Configures the master clock. Configures the audio clock. Controls/indicates I ² S start/stop status. Indicates the FIFO status.
	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81506 0x81508 0x8150a 0x8150a	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_START I2S_FIFO_ STAT I2S_INT	T16P Running Control Register         T16P Internal Clock Control Register         T16P Interrupt Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Audio Clock Division ratio Register         I²S Start/Stop Register         I²S FIFO Status Register         I²S Interrupt Control Register	Starts/stops the timer. Selects an internal count clock. Controls T16P interrupts. Sets the I ² S output conditions. Configures the master clock. Configures the audio clock. Controls/indicates I ² S start/stop status. Indicates the FIFO status. Controls I ² S interrupts.
	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81506 0x81508 0x8150a 0x8150a 0x8150c 0x81510	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_START I2S_FIFO_ STAT	T16P Running Control Register         T16P Internal Clock Control Register         T16P Interrupt Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Audio Clock Division ratio Register         I²S Start/Stop Register         I²S FIFO Status Register	Starts/stops the timer.         Selects an internal count clock.         Controls T16P interrupts.         Sets the I²S output conditions.         Configures the master clock.         Configures the audio clock.         Controls/indicates I²S start/stop status.         Indicates the FIFO status.         Controls I²S interrupts.         L-channel output data
	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81506 0x81508 0x8150a 0x8150a	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_START I2S_FIFO_ STAT I2S_INT	T16P Running Control Register         T16P Internal Clock Control Register         T16P Interrupt Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Audio Clock Division ratio Register         I²S Start/Stop Register         I²S FIFO Status Register         I²S Interrupt Control Register	Starts/stops the timer. Selects an internal count clock. Controls T16P interrupts. Sets the I ² S output conditions. Configures the master clock. Configures the audio clock. Controls/indicates I ² S start/stop status. Indicates the FIFO status. Controls I ² S interrupts.
(16-bit device)	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81506 0x81508 0x8150a 0x8150a 0x8150c 0x81510	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_START I2S_FIFO_ STAT I2S_INT	T16P Running Control Register         T16P Internal Clock Control Register         T16P Interrupt Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Audio Clock Division ratio Register         I²S Start/Stop Register         I²S FIFO Status Register         I²S Interrupt Control Register	Starts/stops the timer.         Selects an internal count clock.         Controls T16P interrupts.         Sets the I²S output conditions.         Configures the master clock.         Configures the audio clock.         Controls/indicates I²S start/stop status.         Indicates the FIFO status.         Controls I²S interrupts.         L-channel output data
(16-bit device)	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81506 0x81508 0x8150a 0x8150a 0x8150c 0x81510 0x81512 0x81600	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DI0_CLK I2S_START I2S_FIFO_ STAT I2S_FIFO SRAMC_WT	T16P Running Control Register         T16P Internal Clock Control Register         I/6P Interrupt Control Register         I/2S Control Register         I/2S Master Clock Division ratio Register         I/2S Audio Clock Division ratio Register         I/2S Start/Stop Register         I/2S FIFO Status Register         I/2S Interrupt Control Register         I/2S FIFO Register         I/2S RAMC Wait Cycle Configuration Register	Starts/stops the timer.         Selects an internal count clock.         Controls T16P interrupts.         Sets the I²S output conditions.         Configures the master clock.         Configures the audio clock.         Controls/indicates I²S start/stop status.         Indicates the FIFO status.         Controls I²S interrupts.         L-channel output data         R-channel output data         Configures static wait cycles.
(16-bit device) SRAM controller	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81506 0x81508 0x8150a 0x8150a 0x8150c 0x81510 0x81512 0x81600 0x81604	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_START I2S_FIFO_ STAT I2S_FIFO SRAMC_WT SRAMC_SIZE	T16P Running Control Register         T16P Internal Clock Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Master Clock Division ratio Register         I²S Audio Clock Division ratio Register         I²S Start/Stop Register         I²S Start/Stop Register         I²S Interrupt Control Register         I²S FIFO Register         SRAMC Wait Cycle Configuration Register         SRAMC Device Size Configuration Register	Starts/stops the timer.         Selects an internal count clock.         Controls T16P interrupts.         Sets the I²S output conditions.         Configures the master clock.         Configures the audio clock.         Controls/indicates I²S start/stop status.         Indicates the FIFO status.         Controls I²S interrupts.         L-channel output data         R-channel output data         Configures static wait cycles.         Selects the device size (8/16 bits).
(16-bit device) SRAM controller	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81506 0x81508 0x8150a 0x8150c 0x81510 0x81512 0x81600 0x81604 0x81608	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_START I2S_FIFO_ STAT I2S_FIFO SRAMC_WT SRAMC_SIZE SRAMC_MOD	T16P Running Control Register         T16P Internal Clock Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Master Clock Division ratio Register         I²S Audio Clock Division ratio Register         I²S Start/Stop Register         I²S Start/Stop Register         I²S Start/Stop Register         I²S FIFO Status Register         I²S FIFO Register         SRAMC Wait Cycle Configuration Register         SRAMC Device Size Configuration Register         SRAMC Device Mode Configuration Register	Starts/stops the timer.         Selects an internal count clock.         Controls T16P interrupts.         Sets the I²S output conditions.         Configures the master clock.         Configures the audio clock.         Controls/indicates I²S start/stop status.         Indicates the FIFO status.         Controls I²S interrupts.         L-channel output data         R-channel output data         Configures static wait cycles.         Selects the device size (8/16 bits).         Selects the device type (A0/BSL).
(16-bit device) SRAM controller	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81506 0x81508 0x8150a 0x8150a 0x8150c 0x81510 0x81512 0x81600 0x81604	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_START I2S_FIFO_ STAT I2S_FIFO SRAMC_WT SRAMC_MOD SRAMC_RD-	T16P Running Control Register         T16P Internal Clock Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Master Clock Division ratio Register         I²S Audio Clock Division ratio Register         I²S Start/Stop Register         I²S Start/Stop Register         I²S Interrupt Control Register         I²S FIFO Register         SRAMC Wait Cycle Configuration Register         SRAMC Device Size Configuration Register	Starts/stops the timer.         Selects an internal count clock.         Controls T16P interrupts.         Sets the I²S output conditions.         Configures the master clock.         Configures the audio clock.         Controls/indicates I²S start/stop status.         Indicates the FIFO status.         Controls I²S interrupts.         L-channel output data         R-channel output data         Configures static wait cycles.         Selects the device size (8/16 bits).
(16-bit device) SRAM controller	0x8140a 0x8140c 0x8140c 0x81500 0x81504 0x81506 0x81508 0x8150a 0x8150c 0x81510 0x81512 0x81602 0x81604 0x81608 0x8160c	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_START I2S_FIFO_ STAT I2S_FIFO SRAMC_WT SRAMC_MOD SRAMC_RD- BST	T16P Running Control Register         T16P Internal Clock Control Register         T16P Interrupt Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Master Clock Division ratio Register         I²S Start/Stop Register         I²S FIFO Status Register         I²S FIFO Register         I²S FIFO Register         SFIFO Register         SRAMC Wait Cycle Configuration Register         SRAMC Device Size Configuration Register         SRAMC Device Mode Configuration Register         SRAMC Burst Read Control Register	Starts/stops the timer. Selects an internal count clock. Controls T16P interrupts. Sets the I ² S output conditions. Configures the master clock. Configures the audio clock. Controls/indicates I ² S start/stop status. Indicates the FIFO status. Controls I ² S interrupts. L-channel output data R-channel output data Configures static wait cycles. Selects the device size (8/16 bits). Selects the device type (A0/BSL). Enables the burst read function.
(16-bit device) SRAM controller	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81506 0x81508 0x8150a 0x8150c 0x81510 0x81512 0x81600 0x81604 0x81608	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_FIFO_ STAT I2S_FIFO_ SRAMC_WT SRAMC_WT SRAMC_RD- BST SRAMC_CE-	T16P Running Control Register         T16P Internal Clock Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Master Clock Division ratio Register         I²S Audio Clock Division ratio Register         I²S Start/Stop Register         I²S Start/Stop Register         I²S Start/Stop Register         I²S FIFO Status Register         I²S FIFO Register         SRAMC Wait Cycle Configuration Register         SRAMC Device Size Configuration Register         SRAMC Device Mode Configuration Register	Starts/stops the timer.         Selects an internal count clock.         Controls T16P interrupts.         Sets the I²S output conditions.         Configures the master clock.         Configures the audio clock.         Controls/indicates I²S start/stop status.         Indicates the FIFO status.         Controls I²S interrupts.         L-channel output data         R-channel output data         Configures static wait cycles.         Selects the device size (8/16 bits).         Selects the device type (A0/BSL).
(16-bit device) SRAM controller	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81508 0x81508 0x8150a 0x8150a 0x8150c 0x8150c 0x81510 0x81600 0x81600 0x8160c 0x81610	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_START I2S_FIFO_ STAT I2S_FIFO SRAMC_WT SRAMC_WT SRAMC_MOD SRAMC_RD- BST SRAMC_CE- 1DIV	T16P Running Control Register         T16P Internal Clock Control Register         T16P Interrupt Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Master Clock Division ratio Register         I²S Start/Stop Register         I²S FIFO Status Register         I²S FIFO Register         I²S FIFO Register         SFIFO Register         SRAMC Wait Cycle Configuration Register         SRAMC Device Size Configuration Register         SRAMC Device Mode Configuration Register         SRAMC Burst Read Control Register	Starts/stops the timer. Selects an internal count clock. Controls T16P interrupts. Sets the I ² S output conditions. Configures the master clock. Configures the audio clock. Controls/indicates I ² S start/stop status. Indicates the FIFO status. Controls I ² S interrupts. L-channel output data R-channel output data Configures static wait cycles. Selects the device size (8/16 bits). Selects the device type (A0/BSL). Enables the burst read function.
(16-bit device) SRAM controller (16-bit device)	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81508 0x81508 0x8150a 0x8150a 0x8150c 0x8150c 0x81510 0x81600 0x81600 0x8160c 0x81610	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_FIFO_ STAT I2S_FIFO_ SRAMC_WT SRAMC_WT SRAMC_RD- BST SRAMC_CE-	T16P Running Control Register         T16P Internal Clock Control Register         T16P Interrupt Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Master Clock Division ratio Register         I²S Start/Stop Register         I²S FIFO Status Register         I²S FIFO Register         I²S FIFO Register         SFIFO Register         SRAMC Wait Cycle Configuration Register         SRAMC Device Size Configuration Register         SRAMC Device Mode Configuration Register         SRAMC Burst Read Control Register	Starts/stops the timer. Selects an internal count clock. Controls T16P interrupts. Sets the I ² S output conditions. Configures the master clock. Configures the audio clock. Controls/indicates I ² S start/stop status. Indicates the FIFO status. Controls I ² S interrupts. L-channel output data R-channel output data Configures static wait cycles. Selects the device size (8/16 bits). Selects the device type (A0/BSL). Enables the burst read function.
(16-bit device) SRAM controller (16-bit device)	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81508 0x81508 0x8150a 0x8150a 0x8150c 0x8150c 0x81510 0x81600 0x81600 0x8160c 0x81610 0x81700	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_START I2S_FIFO_ STAT I2S_FIFO SRAMC_WT SRAMC_WT SRAMC_MOD SRAMC_RD- BST SRAMC_CE- 1DIV	T16P Running Control Register         T16P Internal Clock Control Register         T16P Interrupt Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Master Clock Division ratio Register         I²S Audio Clock Division ratio Register         I²S Start/Stop Register         I²S FIFO Status Register         I²S FIFO Register         I²S FIFO Register         SRAMC Wait Cycle Configuration Register         SRAMC Device Size Configuration Register         SRAMC Device Mode Configuration Register         SRAMC Burst Read Control Register         SRAMC #CE1 Bus Clock Division Register         FLASHC Control Register	Starts/stops the timer.         Selects an internal count clock.         Controls T16P interrupts.         Sets the I²S output conditions.         Configures the master clock.         Configures the audio clock.         Controls/indicates I²S start/stop status.         Indicates the FIFO status.         Controls I²S interrupts.         L-channel output data         R-channel output data         Configures static wait cycles.         Selects the device size (8/16 bits).         Selects the burst read function.         Configures the bus clock for #CE1.
(16-bit device) SRAM controller (16-bit device)	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81508 0x81508 0x8150a 0x8150a 0x8150c 0x8150c 0x81510 0x81600 0x81600 0x8160c 0x81610 0x81700	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_START I2S_FIFO_ STAT I2S_FIFO_ SRAMC_WT SRAMC_WT SRAMC_MOD SRAMC_RD- BST SRAMC_CE- 1DIV FLASH_CTL FLASH_CTL	T16P Running Control Register         T16P Internal Clock Control Register         T16P Interrupt Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Audio Clock Division ratio Register         I²S Start/Stop Register         I²S FIFO Status Register         I²S FIFO Register         I²S FIFO Register         SRAMC Wait Cycle Configuration Register         SRAMC Device Size Configuration Register         SRAMC Device Mode Configuration Register         SRAMC Burst Read Control Register         SRAMC #CE1 Bus Clock Division Register	Starts/stops the timer.         Selects an internal count clock.         Controls T16P interrupts.         Sets the I²S output conditions.         Configures the master clock.         Configures the audio clock.         Controls/indicates I²S start/stop status.         Indicates the FIFO status.         Controls I²S interrupts.         L-channel output data         R-channel output data         Configures static wait cycles.         Selects the device size (8/16 bits).         Selects the burst read function.         Configures the bus clock for #CE1.
	0x8140a 0x8140c 0x8140e 0x81500 0x81504 0x81508 0x81508 0x8150a 0x8150a 0x8150c 0x8150c 0x81510 0x81600 0x81600 0x8160c 0x81610 0x81700	T16P_CTL T16P_RUN T16P_CLK T16P_INT I2S_CTL I2S_DV_MCLK I2S_DV_AU- DIO_CLK I2S_START I2S_FIFO_ STAT I2S_FIFO SRAMC_WT SRAMC_SIZE SRAMC_MOD SRAMC_RD- BST SRAMC_CE- 1DIV FLASH_CTL FLASH_ ADDR	T16P Running Control Register         T16P Internal Clock Control Register         T16P Interrupt Control Register         I²S Control Register         I²S Master Clock Division ratio Register         I²S Master Clock Division ratio Register         I²S Audio Clock Division ratio Register         I²S Start/Stop Register         I²S FIFO Status Register         I²S FIFO Register         I²S FIFO Register         SRAMC Wait Cycle Configuration Register         SRAMC Device Size Configuration Register         SRAMC Device Mode Configuration Register         SRAMC Burst Read Control Register         SRAMC #CE1 Bus Clock Division Register         FLASHC Control Register	Starts/stops the timer.         Selects an internal count clock.         Controls T16P interrupts.         Sets the I²S output conditions.         Configures the master clock.         Configures the audio clock.         Controls/indicates I²S start/stop status.         Indicates the FIFO status.         Controls I²S interrupts.         L-channel output data         R-channel output data         Configures static wait cycles.         Selects the device size (8/16 bits).         Selects the burst read function.         Configures the bus clock for #CE1.         Controls Flash erase/program operations.

Peripheral	Address		Register name	Function				
DMA controller	0x81800	DMA_CTL	DMAC General Control Register	Enables DMAC channels.				
(16-bit device)	0x81804	DMA_TBL_ BASEL	DMAC Control Table Base Address Low Register	Specify the control table start address.				
	0x81806	DMA_TBL_ BASEH	DMAC Control Table Base Address High Register					
	0x81808	DMA_IE	DMAC Interrupt Enable Register	Enables DMAC interrupts.				
	0x81810	DMA_TRG_ SEL	DMAC Trigger Select Register	Selects a trigger source.				
	0x81814	DMA_TRG_ FLG	DMAC Trigger Flag Register	Controls software trigger and indicates trigger status.				
	0x81818	DMA_END_ FLG	DMAC End-of-Transfer Flag Register	Indicates the DMA completed channels.				
	0x81820	DMA_RUN_ STA	DMAC Running Status Register	Indicates the running channel.				
	0x81824	DMA_ PAUSE_STA	DMAC Pause Status Register	Indicates the DMA suspended channels.				
	0x8182c	dma_data_ Bufl	DMAC Data Buffer Low Register	DMA transfer data buffer				
	0x8182e	dma_data_ Bufh	DMAC Data Buffer High Register					
LCD controller	0x81900	LCDC_FRMIE	LCDC Frame Interrupt Enable Register	Enables the frame interrupt.				
(16-bit device)	0x81902	LCDC_PS	Status and Power Save Configuration Register	Indicates the LCDC status and sets the power save mode.				
	0x81904	LCDC_HNDP	Horizontal Non-Displayed Period Register	Sets the horizontal non-display period.				
	0x81906	LCDC_HSIZE	Horizontal Panel Size Register	Sets the horizontal panel size.				
	0x81908	LCDC_VNDP	Vertical Non-Displayed Period Register	Sets the vertical non-display period.				
	0x8190a	LCDC_VSIZE	Vertical Panel Size Register	Sets the vertical panel size.				
	0x8190c	LCDC_MOD	MOD Rate Counter Setup Register	Sets the MOD signal condition.				
	0x8190e	LCDC_DMD1	LCDC Display Mode 1 Register	Sets the bpp mode.				
	0x81910	LCDC_DMD2	LCDC Display Mode 2 Register	Sets the panel conditions.				
	0x81912	LCDC_SAD- DR1	Screen Display Start Address Low Register	Specifies the display start address.				
	0x81914	LCDC_SAD- DR2	Screen Display Start Address High Register	Specifies the display start address and VRAM.				
8-bit	0x81a00	T8F_CLK0	T8F Ch.0 Input Clock Select Register	Selects a prescaler output clock.				
programmable	0x81a02	T8F_TR0	T8F Ch.0 Reload Data Register	Sets reload data.				
timer Ch.0 (16-bit device)	0x81a04	T8F_TC0	T8F Ch.0 Counter Data Register	Counter data				
(TO-bit device)	0x81a06	T8F_CTL0	T8F Ch.0 Control Register	Sets the timer mode and starts/stops the timer				
	0x81a08	T8F_INT0	T8F Ch.0 Interrupt Control Register	Controls the interrupt.				
8-bit	0x81a10	T8F_CLK1	T8F Ch.1 Input Clock Select Register	Selects a prescaler output clock.				
programmable	0x81a12	T8F_TR1	T8F Ch.1 Reload Data Register	Sets reload data.				
timer Ch.1 (16-bit device)	0x81a14	T8F_TC1	T8F Ch.1 Counter Data Register	Counter data				
	0x81a16	T8F_CTL1 T8F Ch.1 Control Register		Sets the timer mode and starts/stops the timer				
	0x81a18	T8F_INT1	T8F Ch.1 Interrupt Control Register	Controls the interrupt.				
8-bit	0x81a20	T8F_CLK2	T8F Ch.2 Input Clock Select Register	Selects a prescaler output clock.				
programmable	0x81a22	T8F_TR2	T8F Ch.2 Reload Data Register	Sets reload data.				
timer Ch.2 (16-bit device)	0x81a24	T8F_TC2	T8F Ch.2 Counter Data Register	Counter data				
	0x81a26	T8F_CTL2	T8F Ch.2 Control Register	Sets the timer mode and starts/stops the timer.				
	0x81a28	T8F_INT2	T8F Ch.2 Interrupt Control Register	Controls the interrupt.				

#### Core I/O Reserved Area (0xffff84–0xffffd0)

Peripheral	Address		Register name	Function
S1C17 Core	0xffff84	IDIR	Processor ID Register	Indicates the processor ID.
I/O	0xffff90	DBRAM	Debug RAM Base Register	Indicates the debug RAM base address.
	0xffffa0	DCR	Debug Control Register	Controls debugging.
	0xffffb4	IBAR1	Instruction Break Address Register 1	Sets Instruction break address #1.
	0xffffb8	IBAR2	Instruction Break Address Register 2	Sets Instruction break address #2.
	0xfffbc	IBAR3	Instruction Break Address Register 3	Sets Instruction break address #3.
	0xffffd0	IBAR4	Instruction Break Address Register 4	Sets Instruction break address #4.

**Note**: Unused peripheral circuit areas not marked in the table must not be accessed by application programs.

#### Prescaler Ch.0

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks	
PSC Ch.0	0x4020	D7–2	-	reserved		_		-	-	0 when being read.
Control Register	(8 bits)	D1	PRUND	PSC Ch.0 run/stop in debug mode	1	Run (	Stop	0	R/W	
(PSC_CTL0)		D0	PRUN	PSC Ch.0 run/stop control	1	Run (	Stop	0	R/W	

# 0x4100-0x4105

0x4020

# UART (with IrDA)

Register name	Address	Bit	Name	Function			Settin	g	Init.	R/W	Remarks
UART Status	0x4100	D7	-	reserved			-		-	-	0 when being read.
Register	(8 bits)	D6	FER	Framing error flag	1	Error	0	Normal	0	R/W	Reset by writing 1.
(UART_ST)		D5	PER	Parity error flag	1	Error	0	Normal	0	R/W	1
		D4	OER	Overrun error flag	1	Error	0	Normal	0	R/W	
		D3	RD2B	Second byte receive flag	1	Ready	0	Empty	0	R	
		D2	TRBS	Transmit busy flag	1	Busy	0	Idle	0	R	Shift register status
		D1	RDRY	Receive data ready flag	1	Ready	0	Empty	0	R	
		D0	TDBE	Transmit data buffer empty flag	1	Empty	0	Not empty	1	R	
UART Transmit	0x4101	D7–0	TXD[7:0]	Transmit data		0x0 1	to 0xff	(0x7f)	0x0	R/W	
Data Register	(8 bits)			TXD7(6) = MSB							
(UART_TXD)				TXD0 = LSB							
UART Receive	0x4102	D7–0	RXD[7:0]	Receive data in the receive data		0x0 1	to 0xff	(0x7f)	0x0	R	Older data in the buf-
Data Register	(8 bits)			buffer				. ,			fer is read out first.
(UART_RXD)				RXD7(6) = MSB							
				RXD0 = LSB							
UART Mode	0x4103	D7–5	-	reserved			-		-	-	0 when being read.
Register	(8 bits)	D4	CHLN	Character length select	1	8 bits	0	7 bits	0	R/W	
(UART_MOD)		D3	PREN	Parity enable	1	With pari	ity 0	No parity	0	R/W	
		D2	PMD	Parity mode select	1	Odd	0	Even	0	R/W	
		D1	STPB	Stop bit select	1	2 bits	0	1 bit	0	R/W	1
		D0	SSCK	Input clock select	1	External	0	Internal	0	R/W	
UART Control	0x4104	D7	-	reserved			-		-	-	0 when being read.
Register	(8 bits)	D6	REIEN	Receive error int. enable	1	Enable	0	Disable	0	R/W	-
(UART_CTL)		D5	RIEN	Receive buffer full int. enable	1	Enable	0	Disable	0	R/W	1
		D4	TIEN	Transmit buffer empty int. enable	1	Enable	0	Disable	0	R/W	1
		D3–2	-	reserved		•	-	•	-	-	0 when being read.
		D1	RBFI	Receive buffer full int. condition setup	1	2 bytes	0	1 byte	0	R/W	
		D0	RXEN	UART enable	1	Enable	0	Disable	0	R/W	
UART	0x4105	D7	-	reserved			-		-	-	0 when being read.
Expansion	(8 bits)	D6-4	IRCLK[2:0]	IrDA receive detection clock select	IR	CLK[2:0]		Clock	0x0	R/W	
Register						0x7	PCLK	_SOC•1/128			
(UART_EXP)						0x6		C_SOC•1/64			
						0x5		(_SOC•1/32			
						0x4		(_SOC•1/16			
						0x3		K_SOC•1/8			
						0x2		K_SOC•1/4			
						0x1		K_SOC•1/2			
		D0 1		reconved		0x0	PCL	K_SOC•1/1			Quuban baing ra!
		D3-1		reserved	-	0.		0#	-	- -	0 when being read.
		D0	IRMD	IrDA mode select	1	On	0	Off	0	R/W	

#### 0x4200-0x4208

#### CLG_T16FU0

Register name	Address	Bit	Name	Function		Setting	Init.	R/W	Remarks
CLG_T16FU0	0x4200	D15–4	-	reserved		-	-	-	0 when being read.
Input Clock	(16 bits)	D3–0	DF[3:0]	CLG_T16FU0 input clock select	DF[3:0]	Clock	0x0	R/W	
Select Register				(PSC Ch.0 output clock)	0xf	reserved			
(CLG_T16FU0					0xe	PCLK_SOC•1/16384			
CLK)					0xd	PCLK_SOC•1/8192			
_ /					0xc	PCLK_SOC•1/4096			
					0xb	PCLK_SOC•1/2048			
					0xa	PCLK_SOC•1/1024			
					0x9	PCLK_SOC•1/512			
					0x8	PCLK_SOC•1/256			
					0x7	PCLK_SOC•1/128			
					0x6	PCLK_SOC•1/64			
					0x5	PCLK_SOC•1/32			
					0x4	PCLK_SOC•1/16			
					0x3	PCLK_SOC•1/8			
					0x2	PCLK_SOC•1/4			
					0x1	PCLK_SOC•1/2			
					0x0	PCLK SOC•1/1			

Register name	Address	Bit	Name	Function		Set	tin	9	Init.	R/W	Remarks
CLG_T16FU0	0x4202	D15-0	TR[15:0]	CLG_T16FU0 reload data	Γ	0x0 to	o 0>	dfff	0x0	R/W	
Reload Data	(16 bits)			TR15 = MSB							
Register				TR0 = LSB							
(CLG_T16FU0											
_TR)											
CLG_T16FU0	0x4204	D15–0	TC[15:0]	CLG_T16FU0 counter data	Γ	0x0 to	0 0	dfff	0xffff	R	
Counter Data	(16 bits)			TC15 = MSB							
Register				TC0 = LSB							
(CLG_T16FU0											
_TC)											
CLG_T16FU0	0x4206	D15-12	-	reserved			_		-	-	0 when being read.
Control Register	(16 bits)	D11-8	TFMD[3:0]	Fine mode setup		0x0	to C	xf	0x0	R/W	Set a number of times
(CLG_T16FU0											to insert delay into a
_CTL)											16-underflow period.
		D7–5	-	reserved		-	-		-	-	0 when being read.
		D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
		D3–2	-	reserved		-	_		-	-	0 when being read.
		D1	PRESER	Timer reset	1	Reset	0	Ignored	0	W	
		D0	PRUN	Timer run/stop control	1	Run	0	Stop	0	R/W	
CLG_T16FU0	0x4208	D15–9	-	reserved	Γ	-	_		-	-	0 when being read.
Interrupt	(16 bits)	D8	T16FU0IE	CLG_T16FU0 interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D7–1	-	reserved			_		-	-	0 when being read.
(CLG_T16FU0_		D0	T16FU0IF	CLG_T16FU0 interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
INT)						interrupt		interrupt not			
						occurred		occurred			

# 0x4260-0x4268

#### CLG_T8I

Register name	Address	Bit	Name	Function		Setting	Init.	R/W	Remarks
CLG_T8I Input	0x4260	D15–4	-	reserved		_	-	-	0 when being read.
Clock Select	(16 bits)	D3–0	DF[3:0]	CLG_T8I input clock select	DF[3:0]	] Clock	0x0	R/W	-
Register				(PSC Ch.0 output clock)	0xf	reserved			
(CLG_T8I_CLK)					0xe	PCLK_SOC•1/16384			
					0xd	PCLK_SOC•1/8192			
					0xc	PCLK_SOC•1/4096			
					0xb	PCLK_SOC•1/2048			
					0xa	PCLK_SOC•1/1024			
					0x9 0x8	PCLK_SOC•1/512 PCLK_SOC•1/256			
					0x8 0x7	PCLK_SOC•1/256			
					0x7 0x6	PCLK SOC•1/64			
					0x5	PCLK SOC•1/32			
					0x4	PCLK SOC•1/16			
					0x3	PCLK SOC•1/8			
					0x2	PCLK_SOC•1/4			
					0x1	PCLK_SOC•1/2			
					0x0	PCLK_SOC•1/1			
CLG_T8I	0x4262	D15–8	-	reserved		-	-	-	0 when being read.
Reload Data	(16 bits)	D7–0	TR[7:0]	CLG_T8I reload data		0x0 to 0xff	0x0	R/W	
Register				TR7 = MSB					
(CLG_T8I_TR)				TR0 = LSB					
CLG_T8I	0x4264	D15–8	-	reserved		-	-	-	0 when being read.
Counter Data	(16 bits)	D7–0	TC[7:0]	CLG_T8I counter data		0x0 to 0xff	0xff	R	
Register				TC7 = MSB					
(CLG_T8I_TC)				TC0 = LSB					
CLG_T8I	0x4266	D15–5	-	reserved		-	-	-	0 when being read.
Control Register	(16 bits)	D4	TRMD	Count mode select	1 One	shot 0 Repeat	0	R/W	
(CLG_T8I_CTL)		D3–2	-	reserved		-	-	-	0 when being read.
		D1	PRESER	Timer reset	1 Rese		0	W	
		D0	PRUN	Timer run/stop control	1 Run	0 Stop	0	R/W	
CLG_T8I	0x4268	D15–9	-	reserved	-		-	-	0 when being read.
Interrupt	(16 bits)	D8	T8IIE	CLG_T8I interrupt enable	1 Enab	le 0 Disable	0	R/W	
Control Register		D7–1	-	reserved	_		-	-	0 when being read.
(CLG_T8I_INT)		D0	T8IIF	CLG_T8I interrupt flag	1 Caus interr occu	upt interrupt not	0	R/W	Reset by writing 1.

#### 0x42e6-0x42f8

# Interrupt Controller

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x42e6	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register 0	(16 bits)	D10-8	ILV1[2:0]	Port 0 interrupt level	0 to 7	0x0	R/W	
(ITC_LV0)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV0[2:0]	DMA interrupt level	0 to 7	0x0	R/W	

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x42e8	D15-11	-	reserved	_	-	-	0 when being read.
Setup Register 1	(16 bits)	D10-8	ILV3[2:0]	USI Ch.0 interrupt level	0 to 7	0x0	R/W	-
(ITC_LV1)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV2[2:0]	Port 1/T16A interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x42ea	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 2	(16 bits)	D10-8	ILV5[2:0]	ADC interrupt level	0 to 7	0x0	R/W	
(ITC_LV2)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV4[2:0]	USI Ch.1 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x42ec	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 3	(16 bits)	D10-8	ILV7[2:0]	LCDC interrupt level	0 to 7	0x0	R/W	
(ITC_LV3)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV6[2:0]	T16P/I2S interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x42ee	D15–3	-	reserved	-	-	-	0 when being read.
Setup Register 4	(16 bits)							
(ITC_LV4)			ILV8[2:0]	CLG_T16FU0 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x42f0	D15–11		reserved	_	-		0 when being read.
Setup Register 5	(16 bits)		ILV11[2:0]	CLG_T8I interrupt level	0 to 7	0x0	R/W	
(ITC_LV5)		D7–0	-	reserved	_	-	-	0 when being read.
Interrupt Level	0x42f2	D15–3	-	reserved	-	-	-	0 when being read.
Setup Register 6	(16 bits)							
(ITC_LV6)				UART interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x42f4	D15–11		reserved	_	-		0 when being read.
Setup Register 7	(16 bits)		ILV15[2:0]	I2CM interrupt level	0 to 7	0x0	R/W	
(ITC_LV7)		D7–0	-	reserved	_	-	-	0 when being read.
Interrupt Level	0x42f6	D15–11	-	reserved	-	-		0 when being read.
Setup Register 8	(16 bits)		ILV17[2:0]	T8F/T16A interrupt level	0 to 7	0x0	R/W	
(ITC_LV8)		D7–3	-	reserved	_	-		0 when being read.
		D2–0	ILV16[2:0]	I2CS interrupt level	0 to 7	0x0	R/W	<u> </u>
Interrupt Level	0x42f8	D15–11	-	reserved	-	-		0 when being read.
Setup Register 9	(16 bits)			REMC interrupt level	0 to 7	0x0	R/W	
(ITC_LV9)		D7–3		reserved	<u> </u>	-		0 when being read.
		D2-0	ILV18[2:0]	RTC interrupt level	0 to 7	0x0	R/W	

# 0x4340-0x4346

# I²C Master

De sister a sur e	<b>A</b> al al as a a	D:4	Nama	From atting	_	0-#			1	R/W	Dementer
	Address	Bit	Name	Function		Sett	Inç	9	Init.	R/W	Remarks
I ² C Master	0x4340	D15–1	-	reserved		-			-	-	0 when being read.
Enable Register	(16 bits)										
(I2CM_EN)		D0	I2CMEN	I ² C master enable	1	Enable	0	Disable	0	R/W	
I ² C Master	0x4342	D15–10	-	reserved					-	-	0 when being read.
Control Register	(16 bits)	D9	RBUSY	Receive busy flag	1	Busy	0	Idle	0	R	
(I2CM_CTL)		D8	TBUSY	Transmit busy flag	1	Busy	0	Idle	0	R	
		D7–5	-	reserved		-			-	-	0 when being read.
		D4	NSERM	Noise remove on/off	1	On	0	Off	0	R/W	
		D3–2	-	reserved		-			-	-	0 when being read.
		D1	STP	Stop control	1	Stop	0	Ignored	0	R/W	
		D0	STRT	Start control	1	Start	0	Ignored	0	R/W	
I ² C Master	0x4344	D15–12	-	reserved		_			-	-	0 when being read.
Data Register	(16 bits)	D11	RBRDY	Receive buffer ready flag	1	Ready	0	Empty	0	R	
(I2CM_DAT)		D10	RXE	Receive execution	1	Receive	0	Ignored	0	R/W	
		D9	TXE	Transmit execution	1	Transmit	0	Ignored	0	R/W	
		D8	RTACK	Receive/transmit ACK	1	Error	0	ACK	0	R/W	
		D7–0	RTDT[7:0]	Receive/transmit data		0x0 to	0 0	xff	0x0	R/W	
				RTDT7 = MSB							
				RTDT0 = LSB							
I ² C Master	0x4346	D15–2	-	reserved					-	-	0 when being read.
Interrupt	(16 bits)	D1	RINTE	Receive interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D0	TINTE	Transmit interrupt enable	1	Enable	0	Disable	0	R/W	
(I2CM_ICTL)											

#### 0x4360-0x436c

#### I²C Slave

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I ² C Slave	0x4360	D15-8	-	reserved	-	-	-	0 when being read.
Transmit Data	(16 bits)	D7–0	SDATA[7:0]	I ² C slave transmit data	0–0xff	0x0	R/W	
Register								
(I2CS_TRNS)								
I ² C Slave	0x4362	D15-8	-	reserved	-	-	-	0 when being read.
Receive Data	(16 bits)	D7–0	RDATA[7:0]	I ² C slave receive data	0–0xff	0x0	R	
Register								
(I2CS_RECV)								

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
I ² C Slave	0x4364	D15–7	-	reserved	Τ	-	-		-	-	0 when being read.
Address Setup	(16 bits)	D6–0	SADRS[6:0]	I ² C slave address		0-0	)x7	f	0x0	R/W	
Register											
(I2CS_SADRS)						-					
I ² C Slave	0x4366	D15–9	-	reserved		-	-		-	-	0 when being read.
Control Register	(16 bits)	D8	TBUF_CLR	I2CS_TRNS register clear	1	Clear state	0	Normal	0	R/W	
(I2CS_CTL)		D7	I2CSEN	I ² C slave enable	1	Enable	0	Disable	0	R/W	
		D6	SOFTRESET	Software reset	1	Reset	0	Cancel	0	R/W	
		D5	NAK_ANS	NAK answer	1	NAK	0	ACK	0	R/W	
		D4	BFREQ_EN	Bus free request enable	1	Enable	0	Disable	0	R/W	1
		D3	CLKSTR_EN	Clock stretch On/Off	1	On	0	Off	0	R/W	
		D2	NF_EN	Noise filter On/Off	1	On		Off	0	R/W	
		D1	ASDET_EN	Async.address detection On/Off	1	On		Off	0	R/W	]
		D0	COM_MODE	I ² C slave communication mode	1	Active	0	Standby	0	R/W	
I ² C Slave	0x4368	D15-8	-	reserved	Τ	-	-		-	-	0 when being read.
Status Register	(16 bits)	D7	BSTAT	Bus status transition	1	Changed	0	Unchanged	0	R	
(I2CS_STAT)		D6	-	reserved		-	-		-	-	0 when being read.
		D5	TXUDF	Transmit data underflow	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
			RXOVF	Receive data overflow							
		D4	BFREQ	Bus free request	1	Occurred	0	Not occurred	0	R/W	]
		D3	DMS	Output data mismatch	1	Error	0	Normal	0	R/W	
		D2	ASDET	Async. address detection status	1	Detected	0	Not detected	0	R/W	
		D1	DA_NAK	NAK receive status	_	NAK	-	ACK	0	R/W	
		D0	DA_STOP	STOP condition detect	1	Detected	0	Not detected	0	R/W	
I ² C Slave	0x436a	D15–5	-	reserved		-	-		-	-	0 when being read.
Access Status	(16 bits)	D4	RXRDY	Receive data ready	1	Ready	0	Not ready	0	R	
Register		D3	TXEMP	Transmit data empty	1	Empty	0	Not empty	0	R	1
(I2CS_ASTAT)		D2	BUSY	I ² C bus status	1	Busy	0	Free	0	R	]
		D1	SELECTED	I ² C slave select status	1	Selected	0	Not selected	0	R	
		D0	R/W	Read/write direction	1	Output	0	Input	0	R	
I ² C Slave	0x436c	D15–3	-	reserved		-	-		-	-	0 when being read.
Interrupt Control	(16 bits)	D2	BSTAT_IEN	Bus status interrupt enable	1	Enable	0	Disable	0	R/W	
Register		D1	RXRDY_IEN	Receive interrupt enable	1	Enable	0	Disable	0	R/W	]
(I2CS_ICTL)		D0	TXEMP_IEN	Transmit interrupt enable	1	Enable	0	Disable	0	R/W	1

#### 0x5324-0x532c

#### Misc Registers

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
MISC Protect	0x5324	D15–0	PROT[15:0]	MISC register write protect	Writing 0x96 re	moves the write	0x0	R/W	
Register	(16 bits)				protection of the	e MISC regis-			
(MISC_PROT)					ters.				
					Writing another	value set the			
					write protection				
Vector Table	0x5328	D15–8	TTBR[15:8]	Vector table base address A[15:8]	0x0-	–0xff	0x80	R/W	Write-protected
Address Low	(16 bits)	D7–0	TTBR[7:0]	Vector table base address A[7:0]	0	x0	0x0	R	
Register				(fixed at 0)					
(MISC_TTBRL)									
Vector Table	0x532a	D15–8	-	reserved	-	-	-	-	0 when being read.
Address High	(16 bits)	D7–0	TTBR[23:16]	Vector table base address	0x0	–0xff	0x0	R/W	Write-protected
Register				A[23:16]					
(MISC_TTBRH)									
PSR Register	0x532c	D15–8	-	reserved	-	_	-	-	0 when being read.
(MISC_PSR)	(16 bits)	D7–5	PSRIL[2:0]	PSR interrupt level (IL) bits	0x0 t	o 0x7	0x0	R	
		D4	PSRIE	PSR interrupt enable (IE) bit	1 1 (enable)	0 0 (disable)	0	R	
		D3	PSRC	PSR carry (C) flag	1 1 (set)	0 0 (cleared)	0	R	
		D2	PSRV	PSR overflow (V) flag	1 1 (set)	0 0 (cleared)	0	R	
		D1	PSRZ	PSR zero (Z) flag	1 1 (set)	0 0 (cleared)	0	R	1
		D0	PSRN	PSR negative (N) flag	1 1 (set)	0 0 (cleared)	0	R	1

# 0x80000-0x80010

# Clock Management Unit

Register name	Address	Bit	Name	Function		Sett	ing	Init.	R/W	Remarks
Clock Source	0x80000	D7–1	-	reserved		-	-	-	-	0 when being read.
Select Register	(8 bits)									
(CMU_OSCSRC)		D0	CLKSRC	System clock source select	1 (	OSC1	0 OSC3	0	R/W	Write-protected

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
Oscillation	0x80001	D7–4	OSC3WT[3:0]	OSC3 wait cycle select	OSC3WT[3:0]	Wait cycle	0xc		Write-protected
Control Register	(8 bits)				0xf	16 cycles			
(CMU_OSCCTL)	(/				0xe	32 cycles			
,					0xd	64 cycles			
					0xc	128 cycles			
					0xb	256 cycles			
					0xa	512 cycles			
					0x9	1,024 cycles			
					0x8	2,048 cycles			
					0x7	4,096 cycles			
					0x6	8,192 cycles			
					0x5	16,384 cycles			
					0x4	32,768 cycles			
					0x3	65,536 cycles			
					0x2	131,072 cycles			
					0x1	262,144 cycles			
					0x0	524,288 cycles			
		D3–1	-	reserved	-	-	-	-	0 when being read.
		D0	OSC3EN	OSC3 enable	1 Enable	0 Disable	1	R/W	Write-protected
Noise Filter	0x80002	D7–2	-	reserved	-	-	-	_	0 when being read.
Enable Register	(8 bits)	D1	DSINNFE	DSIO input noise filter enable	1 Enable	0 Disable	0	R/W	Write-protected
(CMU_NFEN)		D0	NMINFE	#NMI input noise filter enable	1 Enable	0 Disable	0	R/W	
LCDC Clock	0x80003	D7-4	LCLKDIV[3:0]	LCDC clock division ratio select	LCLKDIV[3:0]	Division ratio	0x7		Write-protected
Setup Register	(8 bits)	67-4	-0-1010[0.0]	CODO CIOCA CIVISION TALLO SELECL	Oxf	OSC3•1/16	UA1	10,44	The protected
(CMU_LCLK)					0xr 0xe	OSC3•1/16 OSC3•1/15			
(3					0xe 0xd	OSC3•1/15 OSC3•1/14			
					0xc	OSC3•1/14 OSC3•1/13			
					0xb	OSC3•1/13 OSC3•1/12			
					0xb 0xa	OSC3•1/12 OSC3•1/11			
					0x9	OSC3•1/10			
					0x8	OSC3•1/9			
					0x7	OSC3•1/8			
					0x6	OSC3•1/7			
					0x5	OSC3•1/6			
					0x4	OSC3•1/5			
					0x3	OSC3•1/4			
					0x2	OSC3•1/3			
					0x1	OSC3•1/2			
					0x0	OSC3•1/1			
		D3–1	-	reserved	-	-	-		0 when being read.
		D0	LCLK_EN	LCLK clock enable	1 Enable	0 Disable	0	R/W	Write-protected
Clock Control	0x80004	D7–4	-	reserved	-	-	_	-	0 when being read.
Register	(8 bits)	D3	BCLK_EN	BCLK clock enable (in HALT)	1 Enable	0 Disable	1	R/W	Write-protected
(CMU_CLKCTL)	. ,	D2		PCLK2 clock enable	1 Enable	0 Disable	1	R/W	
		D1		PCLK1 clock enable	1 Enable	0 Disable	1	R/W	
		D0		PCLK_SOC clock enable	1 Enable	0 Disable	1	R/W	
System Clock	0x80005	D7-3		reserved			<u> </u>		0 when being read.
Division Ratio	(8 bits)	D7-3 D2-0	SAGUI KUM	System clock division ratio select		Divider		_ R/W	-
Select Register		D2-0	[2:0]	Cystem clock uivision fallo Select	SYSCLKDIV[2:0] 0x7-0x6	Divider OSC•1/1	010	11/11	Write-protected
(CMU_			L0]		0x7=0x6 0x5	OSC•1/1 OSC•1/32			
SYSCLKDIV)					0x5 0x4	OSC•1/32 OSC•1/16			
			1		U V V V V V V V V V V V V V V V V V V V	000-1/10			
					0.2	05C+1/8			
					0x3 0x2	OSC•1/8 OSC•1/4			
					0x2	OSC•1/4			
						OSC•1/4 OSC•1/2			
	0x80006	D7-4		reserved	0x2 0x1	OSC•1/4			0 when being road
CMU_CLK Select Begister	<b>0x80006</b> (8 bits)	D7-4	- CMU	reserved CMLL CLK select	0x2 0x1 0x0	OSC•1/4 OSC•1/2 OSC•1/1	- 0x0		0 when being read.
Select Register	<b>0x80006</b> (8 bits)	D7–4 D3–0	- CMU_ CL KSEL [3:0]	reserved CMU_CLK select	0x2 0x1 0x0 - CMU_CLKSEL[3:0]	OSC•1/4 OSC•1/2 OSC•1/1 - CMU_CLK	_ 0x0	– R/W	0 when being read. Write-protected
			– СМU_ CLKSEL[3:0]		0x2 0x1 0x0 	OSC•1/4 OSC•1/2 OSC•1/1 - CMU_CLK reserved	_ 0x0	– R/W	
Select Register					0x2 0x1 0x0 	OSC•1/4 OSC•1/2 OSC•1/1 - - CMU_CLK reserved LCLK	_ 0x0	– R/W	
Select Register					0x2 0x1 0x0 CMU_CLKSEL[3:0] 0xf-0x8 0x7 0x6	OSC•1/4 OSC•1/2 OSC•1/1 - - CMU_CLK reserved LCLK PCLK2	_ 0x0	_ R/W	
Select Register					0x2 0x1 0x0 	OSC+1/4 OSC+1/2 OSC+1/1 - - CMU_CLK reserved LCLK PCLK2 PCLK1	_ 0x0	_ R/W	
Select Register					0x2 0x1 0x0 CMU_CLKSEL[3:0] 0xf-0x8 0x7 0x6	OSC•1/4 OSC•1/2 OSC•1/1 - - CMU_CLK reserved LCLK PCLK2	_ 0x0	_ R/W	
Select Register					0x2 0x1 0x0 	OSC+1/4 OSC+1/2 OSC+1/1 - - CMU_CLK reserved LCLK PCLK2 PCLK1 PCLK_SOC	_ 0x0	_ R/W	
Select Register					0x2 0x1 0x0 CMU_CLKSEL[:0] 0xf-0x8 0x7 0x6 0x5 0x5 0x4 0x3	OSC+1/4 OSC+1/2 OSC+1/1 - - CMU_CLK reserved LCLK PCLK2 PCLK1 PCLK2 PCLK1 PCLK_SOC BCLK	 0x0	– R/W	
Select Register					0x2 0x1 0x0 CMU_CLKSEL[30] 0xf-0x8 0x7 0x6 0x5 0x4 0x3 0x2	OSC+1/4 OSC+1/2 OSC+1/1 - - CMU_CLK reserved LCLK PCLK2 PCLK1 PCLK_SOC BCLK CCLK	_ 0x0	R/W	
Select Register	(8 bits)				0x2 0x1 0x0 	OSC+1/4 OSC+1/2 OSC+1/1 - - - CMU_CLK reserved LCLK PCLK2 PCLK1 PCLK_SOC BCLK CCLK OSC1	_ 0x0	_ R/W	
Select Register (CMU_CMUCLK)	(8 bits)	D3–0		CMU_CLK select	0x2 0x1 0x0 	OSC+1/4 OSC+1/2 OSC+1/1 - - - CMU_CLK reserved LCLK PCLK2 PCLK1 PCLK_SOC BCLK CCLK OSC1			Write-protected
Select Register (CMU_CMUCLK) MAC Wait Cycle	(8 bits) 0x80007	D3–0		CMU_CLK select	0x2 0x1 0x0 	OSC+1/4 OSC+1/2 OSC+1/1 - - - CMU_CLK reserved LCLK PCLK2 PCLK1 PCLK_SOC BCLK CCLK OSC1			Write-protected
Select Register (CMU_CMUCLK) MAC Wait Cycle Select Register	(8 bits) 0x80007	D3-0 D7-1	CLKSEL[3:0]	CMU_CLK select reserved MAC wait cycle select	0x2 0x1 0x0 CMU_CLKSEL[:0] 0xf-0x8 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 0x0	OSC+1/4 OSC+1/2 OSC+1/1 - - CMU_CLK reserved LCLK PCLK2 PCLK1 PCLK_SOC BCLK CCLK OSC1 OSC3 -	_		Write-protected
Select Register (CMU_CMUCLK) MAC Wait Cycle Select Register (MAC_WAIT) CMU Write	(8 bits) 0x80007 (8 bits) 0x80010	D3-0 D7-1 D0	CLKSEL[3:0]	CMU_CLK select	0x2 0x1 0x0 CMU_CLKSEL[:0] 0xf-0x8 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 0x1 0x0 0x1 0x0	OSC•1/4 OSC•1/2 OSC•1/1 - - - - - - - - - - - - - - - - - -	- 0	- R/W	Write-protected
Select Register (CMU_CMUCLK) MAC Wait Cycle Select Register (MAC_WAIT) CMU Write Protect Register	(8 bits) 0x80007 (8 bits) 0x80010	D3-0 D7-1 D0	CLKSEL[3:0]	CMU_CLK select reserved MAC wait cycle select	0x2 0x1 0x0 CMU_CLKSEL[30] 0xf-Ox8 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 	OSC•1/4 OSC•1/2 OSC•1/1 CMU_CLK reserved LCLK PCLK2 PCLK1 PCLK_SOC BCLK CCLK OSC1 OSC3 - 0 0 cycles 10 (0x96) ite protection of	- 0	- R/W	Write-protected
Select Register (CMU_CMUCLK) MAC Wait Cycle Select Register (MAC_WAIT) CMU Write Protect Register (CMU_	(8 bits) 0x80007 (8 bits) 0x80010	D3-0 D7-1 D0	CLKSEL[3:0]	CMU_CLK select reserved MAC wait cycle select	0x2 0x1 0x0 0xf-0x8 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 1 1 cycle Writing 100101 removes the wr the CMU registe	OSC+1/4 OSC+1/2 OSC+1/1 CMU_CLK reserved LCLK PCLK2 PCLK1 PCLK_SOC BCLK CCLK OSC1 OSC3 - 0 0 cycles 10 (0x96) ite protection of	- 0	- R/W	Write-protected
Select Register (CMU_CMUCLK) MAC Wait Cycle Select Register (MAC_WAIT) CMU Write Protect Register	(8 bits) 0x80007 (8 bits) 0x80010	D3-0 D7-1 D0	CLKSEL[3:0]	CMU_CLK select reserved MAC wait cycle select	0x2 0x1 0x0 CMU_CLKSEL[30] 0xf-Ox8 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 	OSC+1/4 OSC+1/2 OSC+1/1 CMU_CLK reserved LCLK PCLK2 PCLK1 PCLK_SOC BCLK CCLK OSC1 OSC3 - 0 0 cycles 10 (0x96) ite protection of ers (0x80000-	- 0	- R/W	Write-protected

#### 0x80100-0x8023f **GPIO & Port MUX** Register name Address Bit Function Setting Init. R/W Remarks Name 0 when being read. P0 Port Input 0x80100 D7-4 reserved Data Register (8 bits) P0IN[3:0] 1 1 (H) 0 0 (L) R D7-0 P0[3:0] port input data × (P0 IN) P1 Port Input 0x80110 _____ D7–0 1 1 (H) 0 0 (L) P1IN[7:0] P1[7:0] port input data × R Data Register (8 bits) (P1_IN) P1 Port Output 0x80111 P1OUT[7:0] P1[7:0] port output data D7-0 1 1 (H) 0 0 (L) 0 R/W Data Register (8 bits) (P1_OUT) P1 Port 0x80112 P1I0[7:0] P1[7:0] port I/O direction control D7-0 1 Output 0 Input 0 R/W I/O Direction (8 bits) Register (P1 OEN) P2 Port Input 0x80120 D7-0 P2IN[7:0] P2[7:0] port input data 1 1 (H) 0 0 (L) R × Data Register (8 bits) (P2_IN) P2 Port Output 0x80121 D7-0 P2OUT[7:0] P2[7:0] port output data 1 1 (H) 0 0 (L) 0 R/W . Data Register (8 bits) (P2 OUT) P2 Port 0x80122 D7-0 P2IO[7:0] P2[7:0] port I/O direction control 1 Output 0 Input R/W 0 I/O Direction (8 bits) Reaister (P2 OEN) Port Interrupt 0 0x80124 D7 PEDGE07 Port int. 07 trigger mode select 1 Level trigger 0 Edge trigger 0 R/W Trigger Mode PEDGE06 (8 bits) D6 Port int. 06 trigger mode select 1 Level trigger 0 Edge trigger 0 R/W PEDGE05 Select Register 1 Level trigger 0 Edge trigger D5 Port int. 05 trigger mode select R/W 0 (PP EDGE0) 1 Level trigger 0 Edge trigger D4 PEDGE04 Port int. 04 trigger mode select 0 R/W D3 PEDGE03 Port int. 03 trigger mode select 1 Level trigger 0 Edge trigger 0 R/W D2 PEDGE02 Port int. 02 trigger mode select 1 Level trigger 0 Edge trigger 0 R/W Port int. 01 trigger mode select D1 PEDGE01 1 Level trigger 0 Edge trigger 0 R/W D0 PEDGE00 Port int. 00 trigger mode select 1 Level trigger 0 Edge trigger 0 R/W Port Interrupt 0 0x80125 D7 PIE07 Port interrupt 07 enable 1 Enable 0 Disable R/W 0 Enable Register (8 bits) PIE06 1 Enable 0 Disable D6 Port interrupt 06 enable 0 R/W (PP IE0) PIE05 Port interrupt 05 enable 1 Enable 0 Disable 0 R/W D5 PIE04 1 Enable 0 Disable D4 0 R/W Port interrupt 04 enable D3 PIE03 Port interrupt 03 enable 1 Enable 0 Disable 0 R/W PIE02 0 Disable D2 Port interrupt 02 enable 1 Enable R/W 0 PIE01 1 Enable 0 Disable R/W D1 Port interrupt 01 enable 0 PIE00 0 Disable D0 Port interrupt 00 enable 1 Enable 0 R/W Port Interrupt 0 0x80126 PPOI 07 Port int. 07 signal polarity select 1 Low / ↓ 0 High / 1 R/W D7 0 Polarity Control (8 bits) PPOL06 D6 Port int. 06 signal polarity select 1 Low / ↓ 0 High / 1 0 R/W Register PPOL 05 0 High / 1 D5 Port int. 05 signal polarity select 1 Low /↓ 0 R/W (PP POLO) D4 PPOL04 Port int. 04 signal polarity select 1 Low /↓ 0 High / 1 0 R/W PPOI 03 D3 Port int. 03 signal polarity select 1 Low /↓ 0 |High / ↑ 0 R/W D2 PPOL 02 Port int. 02 signal polarity select 1 Low /↓ 0 High / 1 0 R/W PPOL01 D1 Port int. 01 signal polarity select 1 Low /↓ 0 High / 1 0 R/W D0 PPOL00 Port int. 00 signal polarity select 1 Low /↓ 0 High / ↑ 0 R/W Port Interrupt 0 0x80127 PFLAG07 Port interrupt 07 flag 1 Cause of 0 Cause of D7 0 R/W Reset by writing 1 in Flag Register (8 bits) PFLAG06 Port interrupt 06 flag interrupt linterrupt not 0 R/W edge trigger mode. D6 (PP FLAG0) PFLAG05 Port interrupt 05 flag occurred occurred 0 R/W D5 D4 PFLAG04 Port interrupt 04 flag 0 R/W PFLAG03 D3 Port interrupt 03 flag 0 R/W D2 PFLAG02 Port interrupt 02 flag 0 R/W D1 PFLAG01 R/W Port interrupt 01 flag 0 D0 PFLAG00 Port interrupt 00 flag 0 R/W

Register name	Address	Bit	Name	Function		Set	tind	3	Init.	R/W	Remarks
P2 Port	0x80128	D7	-	reserved	İ	-	_		-		0 when being read.
Chattering Filter Control	(8 bits)	D6-4	P2CHAT1 [2:0]	P2[7:4]/P8[6:4] chattering filter time select	P2	2CHAT1[2:0] 0x7		Filter time 64/fpcLk2	0x0	R/W	boiling foud.
Register (P2_CHAT)						0x6 0x5		32/fpclk2 16/fpclk2			
,						0x4		8/fPCLK2			
						0x3		4/fPCLK2			
						0x2 0x1		2/fpclk2 1/fpclk2			
						0x0		None			
		D3 D2–0	- P2CHAT0	reserved P2[3:0]/P8[3:0] chattering filter			-	Filter time	- 0x0	– R/W	0 when being read.
		D2-0	[2:0]	time select		2CHAT0[2:0] 0x7		64/fpclk2		H/ VV	
						0x6		32/fpclk2			
						0x5 0x4		16/fpclk2 8/fpclk2			
						0x4 0x3		4/fpclk2			
						0x2		2/fpclk2			
						0x1 0x0		1/fpclk2 None			
P3 Port Input	0x80130	D7–0	P3IN[7:0]	P3[7:0] port input data	1	1 (H)	0	0 (L)	×	R	
Data Register (P3_IN)	(8 bits)						ľ	0 (L)			
P3 Port Output	0x80131	D7–0	P3OUT[7:0]	P3[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
Data Register (P3_OUT) P3 Port	(8 bits)	D7–0	P3IO[7:0]	P3[7:0] port I/O direction control		Outout		Input	0	R/W	
I/O Direction	(8 bits)	0-10	-30[7:0]			Output	ľ	Input			
Register	,										
(P3_OEN) P4 Port Input	0120140	D7 0	L	record	$\vdash$						0 when heine
P4 Port Input Data Register	0x80140 (8 bits)	D7–6 D5–0	– P4IN[5:0]	reserved P4[5:0] port input data	1	- 1 (H)	0	0 (L)	- ×	– R	0 when being read.
(P4_IN)	(				Ľ	,	Ĺ	- (-/			
P4 Port Output	0x80141	D7-6	-	reserved	<b>—</b>		-	• (1)	-	-	0 when being read.
Data Register (P4_OUT)	(8 bits)	D5–0	P4OUT[5:0]	P4[5:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
P4 Port	0x80142	D7–6	-	reserved	t	-	-	L	-	-	0 when being read.
I/O Direction Register (P4_OEN)	(8 bits)	D5-0	P4IO[5:0]	P4[5:0] port I/O direction control	1	Output	0	Input	0	R/W	
Port Interrupt 1	0x80145	D7	PSEL17	Port interrupt 17 port select	T	P/	47	L	0	R	
Port Select	(8 bits)	D6	PSEL16	Port interrupt 16 port select			46		0	R	
Register (PP_SEL1)		D5	PSEL15	Port interrupt 15 port select		P45		PA5	0	R/W	
(FF_3EL1)		D4 D3	PSEL14 PSEL13	Port interrupt 14 port select Port interrupt 13 port select		P44 P43		PA4 PA3	0	R/W R/W	
		D2	PSEL12	Port interrupt 12 port select		P42		PA2	0	R/W	
		D1	PSEL11	Port interrupt 11 port select	_	P41		PA1	0	R/W	
		D0	PSEL10	Port interrupt 10 port select	+	P40	-	PA0	0	R/W	
P5 Port Input Data Register (P5_IN)	0x80150 (8 bits)	D7–0	P5IN[7:0]	P5[7:0] port input data	1	1 (H)	0	0 (L)	×	R	
P5 Port Output	0x80151	D7–0	P5OUT[7:0]	P5[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
Data Register (P5_OUT)	(8 bits)										
P5 Port I/O Direction	0x80152 (8 bits)	D7–0	P5IO[7:0]	P5[7:0] port I/O direction control	1	Output	0	Input	0	R/W	
Register											
(P5_OEN) P6 Port Input	0x80160	D7–0	DEINIZIO	P6[7:0] port input data		1 (山)		0 (L)		R	[
P6 Port Input Data Register (P6_IN)	(8 bits)	07-0	P6IN[7:0]	P6[7:0] port input data		1 (H)		U (L)	×	н	
P6 Port Output	0x80161	D7–0	P6OUT[7:0]	P6[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
Data Register (P6_OUT)	(8 bits)					. ,					
P6 Port I/O Direction	0x80162 (8 bits)	D7–0	P6IO[7:0]	P6[7:0] port I/O direction control	1	Output	0	Input	0	R/W	
Register (P6_OEN)											
P7 Port Input	0x80170	D7–0	P7IN[7:0]	P7[7:0] port input data	1	1 (H)	0	0 (L)	×	R	
Data Register (P7_IN)	(8 bits)										
P7 Port Output Data Register	0x80171 (8 bits)	D7–0	P7OUT[7:0]	P7[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
P7 Port	0x80172	D7–0	P7IO[7:0]	P7[7:0] port I/O direction control	1	Output	0	Input	0	R/W	
I/O Direction	(8 bits)										
Register											
(P7_OEN)											
P8 Port Input	0x80180	D7	-	reserved		-	-		-	-	0 when being read.
Data Register	(8 bits)	D6–0	P8IN[6:0]	P8[6:0] port input data	1	1 (H)	0	0 (L)	×	R	
(P8_IN)					<u> </u>						
P8 Port Output	0x80181	D7	-	reserved		-	-		-	-	0 when being read.
Data Register	(8 bits)	D6–0	P8OUT[6:0]	P8[6:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
(P8_OUT)	000100		1		+					1	
P8 Port I/O Direction	0x80182 (8 bits)	D7 D6–0	-	reserved	-	Output	-	Input	-	– R/W	0 when being read.
Register	(0 01(3)	0-00	P8IO[6:0]	P8[6:0] port I/O direction control	1'	Output	ľ	Input			
(P8_OEN)											
Port Interrupt 0	0x80185	D7	PSEL07	Port interrupt 07 port select	T	Pź	27		0	R	
Port Select	(8 bits)	D6	PSEL06	Port interrupt 06 port select	1	P86		P26	0	R/W	
Register	, ,	D5	PSEL05	Port interrupt 05 port select	1	P85	0	P25	0	R/W	
(PP_SEL0)		D4	PSEL04	Port interrupt 04 port select	1	P84	0	P24	0	R/W	
		D3	PSEL03	Port interrupt 03 port select	1	P83	0	P23	0	R/W	1
		D2	PSEL02	Port interrupt 02 port select	1	P82	0	P22	0	R/W	1
		D1	PSEL01	Port interrupt 01 port select	1	P81	0	P21	0	R/W	
		D0	PSEL00	Port interrupt 00 port select	1	P80	0	P20	0	R/W	1
P9 Port Input	0x80190	D7–0	P9IN[7:0]	P9[7:0] port input data	1	1 (H)	0	0 (L)	×	R	
Data Register	(8 bits)										
(P9_IN)											
P9 Port Output	0x80191	D7–0	P9OUT[7:0]	P9[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
Data Register	(8 bits)										
(P9_OUT)											
P9 Port	0x80192	D7–0	P9IO[7:0]	P9[7:0] port I/O direction control	1	Output	0	Input	0	R/W	
I/O Direction	(8 bits)										
Register											
(P9_OEN)											
PA Port Input	0x801a0	D7–0	PAIN[7:0]	PA[7:0] port input data	1	1 (H)	0	0 (L)	×	R	
Data Register	(8 bits)										
(PA_IN)								 		 	
PA Port Output	0x801a1	D7–0	PAOUT[7:0]	PA[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
Data Register	(8 bits)										
(PA_OUT) PA Port	0001-0	D7.0	DALO[7:0]		+	0		lan sat			
I/O Direction	0x801a2 (8 bits)	D7–0	PAIO[7:0]	PA[7:0] port I/O direction control	1'	Output	0	Input	0	R/W	
Register	(0 01(3)										
(PA_OEN)											
Port Interrupt 1	0x801a4	D7	PEDGE17	Port int. 17 trigger mode select	11	Level trigger	0	Edge trigger	0	R/W	
Trigger Mode	(8 bits)	D6	PEDGE16	Port int. 16 trigger mode select	1			Edge trigger	0	R/W	
Select Register	` <i>`</i>	D5	PEDGE15	Port int. 15 trigger mode select	1	Level trigger			0	R/W	
(PP_EDGE1)		D4	PEDGE14	Port int. 14 trigger mode select		Level trigger			0	R/W	
		D3	PEDGE13	Port int. 13 trigger mode select	1	Level trigger	0	Edge trigger	0	R/W	1
		D2	PEDGE12	Port int. 12 trigger mode select	1	Level trigger	0	Edge trigger	0	R/W	
		D1	PEDGE11	Port int. 11 trigger mode select	1	Level trigger	0	Edge trigger	0	R/W	]
		D0	PEDGE10	Port int. 10 trigger mode select	1	Level trigger	0	Edge trigger	0	R/W	
Port Interrupt 1	0x801a5	D7	PIE17	Port interrupt 17 enable	1	Enable	0	Disable	0	R/W	
Enable Register	(8 bits)	D6	PIE16	Port interrupt 16 enable		Enable	0	Disable	0	R/W	]
(PP_IE1)		D5	PIE15	Port interrupt 15 enable	1	Enable	0	Disable	0	R/W	]
		D4	PIE14	Port interrupt 14 enable	1	Enable		Disable	0	R/W	ļ
		D3	PIE13	Port interrupt 13 enable	_	Enable		Disable	0	R/W	ļ
		D2	PIE12	Port interrupt 12 enable	_	Enable		Disable	0	R/W	
		D1	PIE11	Port interrupt 11 enable	-	Enable	-	Disable	0	R/W	
		D0	PIE10	Port interrupt 10 enable	1	Enable	0	Disable	0	R/W	
Port Interrupt 1	0x801a6	D7	PPOL17	Port int. 17 signal polarity select	_	Low /↓		High / ↑	0	R/W	
Polarity Control	(8 bits)	D6	PPOL16	Port int. 16 signal polarity select	_	Low /↓	—	High / 1	0	R/W	ļ
Register		D5	PPOL15	Port int. 15 signal polarity select	_	Low /↓	-	High / 1	0	R/W	
(PP_POL1)		D4	PPOL14	Port int. 14 signal polarity select	_	Low /↓		High / ↑	0	R/W	
		D3	PPOL13	Port int. 13 signal polarity select		Low /↓		High / ↑	0	R/W	
		D2	PPOL12	Port int. 12 signal polarity select	_	Low /↓		High / ↑	0	R/W	
		D1	PPOL11	Port int. 11 signal polarity select	_	Low /↓		High / ↑	0	R/W	
		D0	PPOL10	Port int. 10 signal polarity select	-	Low /↓	-	High / 1	0	R/W	
Port Interrupt 1	0x801a7	D7	PFLAG17	Port interrupt 17 flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1 in
Flag Register	(8 bits)	D6	PFLAG16	Port interrupt 16 flag		interrupt		interrupt not	0	R/W	edge trigger mode.
(PP_FLAG1)		D5	PFLAG15	Port interrupt 15 flag		occurred		occurred	0	R/W	
		D4	PFLAG14	Port interrupt 14 flag	4				0	R/W	
		D3	PFLAG13	Port interrupt 13 flag	4				0	R/W	
		D2	PFLAG12	Port interrupt 12 flag	4				0	R/W	
		D1	PFLAG11	Port interrupt 11 flag	-				0	R/W	
		D0	PFLAG10	Port interrupt 10 flag					0	R/W	

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
PA Port	0x801a8	D7	-	reserved	İ		_		-	-	0 when being read.
Chattering Filter Control	(8 bits)	D6-4	PACHAT1	PA[7:4]/P4[5:4] chattering filter	P/	ACHAT1[2:0]		Filter time	0x0	R/W	o when being read.
Register			[2:0]	time select		0x7		64/fpclk2			
(PA_CHAT)						0x6 0x5		32/fpclk2 16/fpclk2			
						0x5 0x4		8/fpclk2			
						0x4 0x3		4/fpclk2			
						0x3 0x2		2/fpclk2			
						0x1		1/fPCLK2			
						0x0		None			
		D3	-	reserved			_	None	- 1	-	0 when being read.
		D2-0	PACHAT0	PA[3:0]/P4[3:0] chattering filter	P/	ACHAT0[2:0]	1	Filter time	0x0	R/W	
			[2:0]	time select		0x7		64/fpclk2			
						0x6		32/fpclk2			
						0x5		16/fpclk2			
						0x4		8/fpclk2			
						0x3		4/fpclk2			
					1	0x2		2/fpclk2			
					1	0x1		1/fpclk2			
						0x0	L	None			
PB Port Input	0x801b0	D7–0	PBIN[7:0]	PB[7:0] port input data	1	1 (H)	0	0 (L)	×	R	
Data Register	(8 bits)				1						
(PB_IN)											
	0x801b1	D7–0	PBOUT[7:0]	PB[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
Data Register	(8 bits)										
(PB_OUT)											
PB Port	0x801b2	D7–0	PBIO[7:0]	PB[7:0] port I/O direction control	1	Output	0	Input	0	R/W	
I/O Direction	(8 bits)										
Register											
(PB_OEN)											
PC Port Input	0x801c0	D7–0	PCIN[7:0]	PC[7:0] port input data	1	1 (H)	0	0 (L)	×	R	
Data Register	(8 bits)										
(PC_IN)									<u> </u>		1
PC Port Output	0x801c1	D7–0	PCOUT[7:0]	PC[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
Data Register (PC_OUT)	(8 bits)										
<u> </u>	0.001.0	<b>D7</b> 0						L			
PC Port	0x801c2 (8 bits)	D7–0	PCIO[7:0]	PC[7:0] port I/O direction control	1	Output	0	Input	0	R/W	
I/O Direction Register	(o bits)										
(PC_OEN)											
P0[3:0] Port	0x80200	D7–6	CFP03[1:0]	P03 port function select		CFP03[1:0]	<u> </u>	Function	0x0	DAM	Write-protected
Function Select	(8 bits)	0-10	511 00[1.0]		H	0x3	-	reserved		11/11	inte-protected
Register					1	0x3 0x2		reserved			
(P0_03_CFP)					1	0x2 0x1		P03			
,					1	0x0		AIN3			
		D5–4	CFP02[1:0]	P02 port function select	0	CFP02[1:0]	1	Function	0x0	R/W	1
						0x3		reserved	]		
					1	0x2		reserved			
					1	0x1		P02			
					1	0x0		AIN2	<b> </b>		
		D3–2	CFP01[1:0]	P01 port function select		CFP01[1:0]		Function	0x0	R/W	
					1	0x3		reserved			
					1	0x2		reserved			
					1	0x1		P01			
		D1-0	CFP00[1:0]	P00 port function select	+ ,	0x0 CFP00[1:0]	-	AIN1 Function	0x0	R/W	-
		0-10			H	0x3	-	reserved			
					1	0x3 0x2		reserved			
					1	0x2 0x1		P00			
					1	0x0		AINO			
ι			1	I	1	0.00	<u> </u>	/			1

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P1[3:0] Port	0x80202	D7–6	CFP13[1:0]	P13 port function select	CFP13[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	reserved			
P1_03_CFP)					0x1	I2S_MCLK			
,					0x0	P13			
		D5-4	CFP12[1:0]	P12 port function select	CFP12[1:0]	Function	0x0	R/W	1
		00 4			0x3	reserved			
					0x0 0x2	reserved			
					0x2 0x1	I2S_SCK			
		<b>DO</b> O	0504444.01		0x0	P12		DAV	-
		D3–2	CFP11[1:0]	P11 port function select	CFP11[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	I2S_WS			
					0x0	P11			
		D1–0	CFP10[1:0]	P10 port function select	CFP10[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	I2S_SDO			
					0x0	P10			
P1[7:4] Port	0x80203	D7–6	CFP17[1:0]	P17 port function select	CFP17[1:0]	Function	0x0	DAM	Write-protected
		07-0	GFP1/[1:0]	F 17 port function select				H/W	write-protected
unction Select	(8 bits)				0x3	reserved			
Register					0x2	reserved			
P1_47_CFP)					0x1	REMC_OUT			
					0x0	P17			
		D5–4	CFP16[1:0]	P16 port function select	CFP16[1:0]	Function	0x0	R/W	
					0x3	reserved	]		
					0x2	reserved			
					0x1	REMC_IN			
					0x0	P16			
		D3–2	CFP15[1:0]	P15 port function select	CFP15[1:0]	Function	0x0	R/W	-
		D0 L			0x3	reserved			
					0x2	reserved			
					0x1	#ADTRG			
			0554444 03		0x0	P15			-
		D1–0	CFP14[1:0]	P14 port function select	CFP14[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	CMU_CLK			
					0x0	P14			
2[3:0] Port	0x80204	D7–6	CFP23[1:0]	P23 port function select	CFP23[1:0]	Function	0x0	R/W	Write-protected
unction Select		-			0x3	#SMWR	1		
Register	(2.5.00)				0x3 0x2	#US_SSI0			
P2_03_CFP)					0x2 0x1	#03_3310 12CS_SCL			
1 <u>2_03_01</u> F)									
			OF DOOL 1	D00 nort function and and	0x0	P23	00	D ^ 4'	-
		D5–4	CFP22[1:0]	P22 port function select	CFP22[1:0]	Function	0x0	R/W	
					0x3	#SMRD			
					0x2	US_SCK0			
					0x1	I2CS_SDA			
					0x0	P22			]
		D3–2	CFP21[1:0]	P21 port function select	CFP21[1:0]	Function	0x0	R/W	
					0x3	TMH			
					0x2	US_SDO0			
					0x1	I2CM_SCL			
					0x0	P21			
		D1-0	CFP20[1:0]	P20 port function select	CFP20[1:0]	Function	0x0	R/W	1
		51-0	0.120[1.0]		0x3	EXCL0		1.0.00	
					0x3 0x2	US SDI0			
					0x1 0x0	I2CM_SDA P20			

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P2[7:4] Port	0x80205	D7–6	CFP27[1:0]	P27 port function select	CFP27[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)		.		0x3	reserved	1		
Register					0x2	reserved			
(P2_47_CFP)					0x1	#SMWR			
					0x0	P27			
		D5–4	CFP26[1:0]	P26 port function select	CFP26[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	#SMRD			
					0x0	P26			-
		D3–2	CFP25[1:0]	P25 port function select	CFP25[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	#I2CS_BRST			
					0x1	ATMB			
		<b>D</b> 1 0	0500474-01		0x0	P25	0.0	DAA	-
		D1–0	CFP24[1:0]	P24 port function select	CFP24[1:0]	Function	0x0	R/W	
					0x3 0x2	reserved #ADTRG			
					0x2 0x1	ATMA			
					0x0	P24			
D2[2:0] Dort	0x80206	D7–6	CED22[1:0]	P22 part function calent			0x0	DAM	Mrite protected
P3[3:0] Port Function Select		0/-6	CFP33[1:0]	P33 port function select	CFP33[1:0]	Function	UXU	H/W	Write-protected
Register	(8 bits)				0x3 0x2	reserved			
(P3_03_CFP)					-	#US_SSI1			
(F3_03_CFF)					0x1	#SCLK			
		D5–4	CFP32[1:0]	P32 port function select	0x0 CFP32[1:0]	P33 Function	0x0	R/W	-
		D5-4	GFF32[1.0]	P32 port function select	0x3	reserved	0.00	n/ vv	
					0x3 0x2	US_SCK1			
					0x2 0x1	SOUT			
					0x0	P32			
		D3–2	CFP31[1:0]	P31 port function select	CFP31[1:0]	Function	0x0	R/W	-
		00 2			0x3	reserved	0.0	10.00	
					0x2	US_SDO1			
					0x1	SIN			
					0x0	P31			
		D1-0	CFP30[1:0]	P30 port function select	CFP30[1:0]	Function	0x0	R/W	
					0x3	EXCL1			
					0x2	US_SDI1			
					0x1	WDT_CLK			
					0x0	P30			
P3[7:4] Port	0x80207	D7–6	CFP37[1:0]	P37 port function select	CFP37[1:0]	Function	0x0	R/W	Write-protected
Function Select					0x3	reserved	1		
Register					0x2	reserved			
(P3_47_CFP)					0x1	P37			
-					0x0	DST2			
		D5–4	CFP36[1:0]	P36 port function select	CFP36[1:0]	Function	0x0	R/W	]
					0x3	reserved			
					0x2	reserved			
					0x1	P36			
					0x0	DSIO			4
		D3–2	CFP35[1:0]	P35 port function select	CFP35[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	TML			
		B/ -	0550 000 00		0x0	P35	0.5	D.***	4
		D1–0	CFP34[1:0]	P34 port function select	CFP34[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	TMH			
	1		1		0x0	P34		1	1

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P4[3:0] Port	0x80208	D7–6	CFP43[1:0]	P43 port function select	CFP43[1:0]	Function	0x0	R/W	Write-protected
Function Select Register	(8 bits)				0x3	TML			
(P4_03_CFP)					0x2 0x1	I2S_MCLK #US_SSI0			
( /					0x0	P43			
		D5–4	CFP42[1:0]	P42 port function select	CFP42[1:0]	Function	0x0	R/W	
					0x3 0x2	ATMA I2S_SCK			
					0x1	US_SCK0			
					0x0	P42			
		D3–2	CFP41[1:0]	P41 port function select	CFP41[1:0] 0x3	Function I2CM SCL	0x0	R/W	
					0x3 0x2	I2CM_SCL			
					0x1	US_SDO0			
		D1 0	CFP40[1:0]	D40 mont franction and ant	0x0	P41 Function	0x0	R/W	
		D1–0	CFP40[1:0]	P40 port function select	CFP40[1:0] 0x3	I2CM_SDA	UXU	H/VV	
					0x2	I2S_SDO			
					0x1	US_SDI0			
DAIE: 41 Dawt	0+00000	D7 4		leasanuad	0x0	P40		[	O when heing read
P4[5:4] Port Function Select	0x80209 (8 bits)	D7-4 D3-2	- CFP45[1:0]	reserved P45 port function select	 CFP45[1:0]	Function	- 0x0	– R/W	0 when being read. Write-protected
Register	(= =)	20 L			0x3	#I2CS_BRST			
(P4_45_CFP)					0x2	TML			
					0x1 0x0	ATMA P45			
		D1–0	CFP44[1:0]	P44 port function select	CFP44[1:0]	Function	0x0	R/W	
					0x3	I2CS_SDA			
					0x2	TMH EXCL1			
					0x1 0x0	P44			
P5[3:0] Port	0x8020a	D7–6	CFP53[1:0]	P53 port function select	CFP53[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	EXCL0			
Register (P5_03_CFP)					0x2	#ADTRG			
(F3_03_01 F)					0x1 0x0	#US_SSI1 P53			
		D5–4	CFP52[1:0]	P52 port function select	CFP52[1:0]	Function	0x0	R/W	
					0x3 0x2	I2CS_SCL			
					0x2 0x1	WDT_CLK US_SCK1			
					0x0	P52			
		D3–2	CFP51[1:0]	P51 port function select	CFP51[1:0]	Function	0x0	R/W	
					0x3 0x2	REMC_OUT #WDT_NMI			
					0x1	US_SDO1			
		D1 0	05050[4:0]		0x0	P51	00	DAA	
		D1–0	CFP50[1:0]	P50 port function select	CFP50[1:0] 0x3	Function REMC_IN	0x0	R/W	
					0x2	CMU_CLK			
					0x1	US_SDI1			
P5[7:4] Port	0x8020b	D7–6	CFP57[1:0]	P57 port function coloct	0x0	P50	0x0	D/\/	Write-protected
Function Select		0-10	51 F 57[1.0]	P57 port function select	CFP57[1:0] 0x3	Function reserved	0.00		Write-protected
Register	· · · · ·				0x2	FPDRDY			
(P5_47_CFP)					0x1	REMC_OUT			
		D5–4	CFP56[1:0]	P56 port function select	0x0 CFP56[1:0]	P57 Function	0x0	R/W	
					0x3	reserved			
					0x2	FPSHIFT			
					0x1 0x0	REMC_IN P56			
		D3–2	CFP55[1:0]	P55 port function select	CFP55[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2 0x1	FPLINE #SMWR			
					0x0	#5MWR P55			
		D1–0	CFP54[1:0]	P54 port function select	CFP54[1:0]	Function	0x0	R/W	1
					0x3 0x2	reserved			
					0x2 0x1	FPFRAME #SMRD			

Register name	Address	Bit	Name	Function	Sett	ing	Init.	R/W	Remarks
P6[3:0] Port	0x8020c	D7–6	CFP63[1:0]	P63 port function select	CFP63[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)		.		0x3	reserved	1		
Register					0x2	reserved			
P6_03_CFP)					0x1	A3			
					0x0	P63			
		D5–4	CFP62[1:0]	P62 port function select	CFP62[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A2			
					0x0	P62			-
		D3–2	CFP61[1:0]	P61 port function select	CFP61[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A1 P61			
		D1 0	000001101	DC0 part function colort	0x0		0.0	R/W	-
		D1–0	CFP60[1:0]	P60 port function select	CFP60[1:0] 0x3	Function reserved	0x0	^m / vV	
					0x3 0x2	reserved			
					0x2 0x1	A0/#BSL			
					0x0	P60			
P6[7:4] Port	0x8020d	D7–6	CFP67[1:0]	P67 port function select	CFP67[1:0]	Function	0x0	B/W	Write-protected
Function Select	(8 bits)	2, 0			0x3	reserved			
Register	(0 510)				0x3 0x2	reserved			
(P6_47_CFP)					0x1	A7			
					0x0	P67			
		D5-4	CFP66[1:0]	P66 port function select	CFP66[1:0]	Function	0x0	R/W	1
		20 .			0x3	reserved			
					0x2	reserved			
					0x1	A6			
					0x0	P66			
		D3–2	CFP65[1:0]	P65 port function select	CFP65[1:0]	Function	0x0	R/W	1
					0x3	reserved			
					0x2	reserved			
					0x1	A5			
					0x0	P65			
		D1–0	CFP64[1:0]	P64 port function select	CFP64[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	A4			
					0x0	P64			
P7[3:0] Port	0x8020e	D7–6	CFP73[1:0]	P73 port function select	CFP73[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved			
Register					0x2	reserved			
P7_03_CFP)					0x1	A11			
		D5–4	CFP72[1:0]	P72 port function select	0x0 CFP72[1:0]	P73 Function	0x0	R/W	-
		00-4	GFF12[1:0]		0x3	reserved			
					0x3 0x2	reserved			
					0x2 0x1	A10			
					0x0	P72			
		D3-2	CFP71[1:0]	P71 port function select	CFP71[1:0]	Function	0x0	R/W	1
					0x3	reserved	1		
					0x2	reserved			
					0x1	A9			
					0x0	P71			
		D1–0	CFP70[1:0]	P70 port function select	CFP70[1:0]	Function	0x0	R/W	1
			.		0x3	reserved	7		
					0x2	reserved			
					0x1	A8			
					0x0	P70	1		

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P7[7:4] Port	0x8020f	D7–6	CFP77[1:0]	P77 port function select	CFP77[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved			
Register					0x2	reserved			
(P7_47_CFP)					0x1 0x0	A15 P77			
		D5–4	CFP76[1:0]	P76 port function select	CFP76[1:0]	Function	0x0	R/W	
		20 .			0x3	reserved			
					0x2	reserved			
					0x1	A14			
		D3-2	CED75[1:0]	D75 port function colort	0x0	P76	0x0	R/W	
		D3-2	CFP75[1:0]	P75 port function select	CFP75[1:0] 0x3	Function reserved			
					0x2	reserved			
					0x1	A13			
					0x0	P75			
		D1–0	CFP74[1:0]	P74 port function select	CFP74[1:0]	Function	0x0	R/W	
					0x3 0x2	reserved reserved			
					0x2 0x1	A12			
					0x0	P74			
P8[3:0] Port	0x80210	D7–6	CFP83[1:0]	P83 port function select	CFP83[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	reserved			
(P8_03_CFP)					0x1	A19			
			CEDOOLTO	P90 port function colort	0x0	P83	0.0	D ^ ^ /	
		D5–4	CFP82[1:0]	P82 port function select	CFP82[1:0] 0x3	Function reserved	0x0	R/W	
					0x3 0x2	reserved			
					0x1	A18			
					0x0	P82			
		D3–2	CFP81[1:0]	P81 port function select	CFP81[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2 0x1	reserved A17			
					0x0	P81			
		D1-0	CFP80[1:0]	P80 port function select	CFP80[1:0]	Function	0x0	R/W	
					0x3	reserved	1		
					0x2	reserved			
					0x1	A16 P80			
P8[6:4] Port	0x80211	D7–6	L	reserved	0x0	F0U	-		0 when being read.
Function Select		D7=0	- CFP86[1:0]	P86 port function select	 CFP86[1:0]	Function	0x0		Write-protected
Register	(0 2.10)	03 4	011 00[1.0]	r oo port function select	0x3	reserved		1.0.00	White-protected
(P8_46_CFP)					0x2	reserved			
					0x1	A22			
					0x0	P86			
		D3–2	CFP85[1:0]	P85 port function select	CFP85[1:0]	Function reserved	0x0	R/W	
					0x3 0x2	reserved			
					0x1	A21			
					0x0	P85			
		D1–0	CFP84[1:0]	P84 port function select	CFP84[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	#CE1			
					0x1 0x0	A20 P84			
P9[3:0] Port	0x80212	D7–6	CFP93[1:0]	P93 port function select	CFP93[1:0]	Function	0x0	B/W	Write-protected
Function Select		2. 0			0x3	reserved	1		
Register	、 ···/				0x2	reserved			
(P9_03_CFP)					0x1	D3			
		<b>DC</b> <i>i</i>	0550011 0		0x0	P93			
		D5–4	CFP92[1:0]	P92 port function select	CFP92[1:0]	Function	0x0	R/W	
					0x3 0x2	reserved reserved			
					0x2 0x1	D2			
			1		0x0	P92			
						Function	0x0	R/W	
		D3–2	CFP91[1:0]	P91 port function select	CFP91[1:0]			1.0.00	
		D3–2	CFP91[1:0]	P91 port function select	0x3	reserved			
		D3–2	CFP91[1:0]	P91 port function select	0x3 0x2	reserved reserved			
		D3-2	CFP91[1:0]	P91 port function select	0x3 0x2 0x1	reserved reserved D1			
					0x3 0x2 0x1 0x0	reserved reserved D1 P91			
		D3-2 D1-0	CFP91[1:0] CFP90[1:0]	P91 port function select P90 port function select	0x3 0x2 0x1 0x0 CFP90[1:0]	reserved reserved D1 P91 Function		R/W	
					0x3 0x2 0x1 0x0	reserved reserved D1 P91			
					0x3 0x2 0x1 0x0 <u>CFP90[1:0]</u> 0x3	reserved reserved D1 P91 Function reserved			

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P9[7:4] Port	0x80213	D7–6	CFP97[1:0]	P97 port function select	CFP97[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)		.		0x3	reserved	1		
Register					0x2	reserved			
P9_47_CFP)					0x1	D7			
					0x0	P97			
		D5–4	CFP96[1:0]	P96 port function select	CFP96[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D6			
					0x0	P96			-
		D3–2	CFP95[1:0]	P95 port function select	CFP95[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D5			
		54.0	0500454-03		0x0	P95	0.0	DAM	-
		D1–0	CFP94[1:0]	P94 port function select	CFP94[1:0]	Function	0x0	R/W	
					0x3 0x2	reserved reserved			
					0x2 0x1	D4			
					0x1 0x0	P94			
PA[3:0] Port	0x80214	D7–6	CFPA3[1:0]	PA3 port function select	CFPA3[1:0]	Function	0x0	D/M	Write-protected
PA[3:0] Port Function Select	(8 bits)	07-6	GEPA3[1:0]	FAS port function select			UXU	H/W	withe-protected
Register	(8 DItS)				0x3	reserved			
PA_03_CFP)					0x2	reserved			
(FA_03_CFF)					0x1	#CE3			
		D5–4	CFPA2[1:0]	PA2 port function select	0x0 CFPA2[1:0]	PA3 Function	0x0	R/W	-
		D5-4	CFPA2[1:0]	PA2 port function select	0x3	reserved	UXU	H/VV	
					0x3 0x2	reserved			
					0x1	#CE2			
					0x0	PA2			
		D3-2	CFPA1[1:0]	PA1 port function select	CFPA1[1:0]	Function	0x0	R/W	-
		20 2			0x3	reserved			
					0x2	reserved			
					0x1	#CE1			
					0x0	PA1			
		D1-0	CFPA0[1:0]	PA0 port function select	CFPA0[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	#CE0			
					0x0	PA0			
PA[7:4] Port	0x80215	D7–6	CFPA7[1:0]	PA7 port function select	CFPA7[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	reserved			
PA_47_CFP)					0x1	#WAIT			
					0x0	PA7			
		D5–4	CFPA6[1:0]	PA6 port function select	CFPA6[1:0]	Function	0x0	R/W	]
					0x3	reserved			
					0x2	reserved			
					0x1	#WRH/#BSH			
					0x0	PA6			
		D3–2	CFPA5[1:0]	PA5 port function select	CFPA5[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	#WRL			
			L		0x0	PA5			4
		D1–0	CFPA4[1:0]	PA4 port function select	CFPA4[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	#RD			
					0x0	PA4			

Register name	Address	Bit	Name	Function	Sett	ing	Init.	R/W	Remarks
PB[3:0] Port	0x80216	D7–6	CFPB3[1:0]	PB3 port function select	CFPB3[1:0]	Function	0x0	R/W	Write-protected
unction Select	(8 bits)				0x3	reserved	1		
Register					0x2	reserved			
PB_03_CFP)					0x1	D11			
/					0x0	PB3			
		D5-4	CFPB2[1:0]	PB2 port function select	CFPB2[1:0]	Function	0x0	R/W	
		00 4	011 02[1:0]	1 Dz port function select	0x3	reserved		10.00	
					0x3 0x2	reserved			
					0x2 0x1	D10			
						PB2			
		<b>DO</b> O	05004/4-01		0x0			DAV	-
		D3–2	CFPB1[1:0]	PB1 port function select	CFPB1[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D9			
					0x0	PB1			
		D1–0	CFPB0[1:0]	PB0 port function select	CFPB0[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D8			
					0x0	PB0			
PB[7:4] Port	0x80217	D7-6	CEPB7[1:0]	PB7 port function select	CFPB7[1:0]	Function	0x0	B/W	Write-protected
function Select		57-0	0.1 0/[1.0]		0x3	reserved	+	1000	protected
Register	(o bits)								
					0x2	reserved			
PB_47_CFP)					0x1	D15			
					0x0	PB7			
		D5–4	CFPB6[1:0]	PB6 port function select	CFPB6[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	D14			
					0x0	PB6			
		D3–2	CFPB5[1:0]	PB5 port function select	CFPB5[1:0]	Function	0x0	R/W	1
					0x3	reserved	1		
					0x2	reserved			
					0x1	D13			
					0x0	PB5			
		D1-0	CFPB4[1:0]	PB4 port function select	CFPB4[1:0]	Function	0x0	R/W	1
		D1=0	CIFD4[1.0]	FB4 port function select	0x3	reserved			
					0x2	reserved			
					0x1	D12	1		
			ļ		0x0	PB4			
PC[3:0] Port	0x80218	D7–6	CFPC3[1:0]	PC3 port function select	CFPC3[1:0]	Function	0x0	R/W	Write-protected
unction Select	(8 bits)				0x3	reserved	1		
Register					0x2	FPDAT3	1		
PC_03_CFP)					0x1	I2S_MCLK	1		
,					0x0	PC3			
		D5-4	CEPC2[1:0]	PC2 port function select	CFPC2[1:0]	Function	0x0	R/W	1
		00-4			0x3	reserved		1.0.00	
					0x3 0x2	FPDAT2	1		
							1		
					0x1	I2S_SCK	1		
					0x0	PC2	-	-	
		D3–2	CFPC1[1:0]	PC1 port function select	CFPC1[1:0]	Function	0x0	R/W	
					0x3	reserved	1		
					0x2	FPDAT1			
					0x1	I2S_WS	1		
					0x0	PC1	1		
		D1-0	CFPC0[1:0]	PC0 port function select	CFPC0[1:0]	Function	0x0	R/W	1
		-			0x3	reserved	1		
					0x2	FPDAT0			
					0x1	I2S_SDO	1		
			1	1	0.1	120_000	1	1	1
	1				0x0	PC0			

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
PC[7:4] Port	0x80219	D7–6	CFPC7[1:0]	PC7 port function select	CFPC7[1:0]	Function	0x0	R/W	Write-protected
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	FPDAT7			
(PC_47_CFP)					0x1	ATMB			
					0x0	PC7			
		D5–4	CFPC6[1:0]	PC6 port function select	CFPC6[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FPDAT6			
					0x1	EXCL0			
					0x0	PC6			
		D3–2	CFPC5[1:0]	PC5 port function select	CFPC5[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FPDAT5			
					0x1	TML			
					0x0	PC5			-
		D1–0	CFPC4[1:0]	PC4 port function select	CFPC4[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FPDAT4			
					0x1	TMH			
					0x0	PC4			
P Port Noise	0x8023e	D7–1	-	reserved	-	-	-	-	0 when being read.
Filter Control	(8 bits)								
Register		D0	ANFEN	Input port noise filter enable	1 Enable	0 Disable	0	R/W	
(PP_NFC)			-				-		
Port Function	0x8023f	D7–0	PFWEN	Port function select register	Writing 100101	· · ·	0x0	R/W	
Protect Register	(8 bits)		[7:0]	protect flag	removes the wri				
(PF_WREN)					the port function				
					ters (0x80200-0	,			
					Writing another				
					write protection.				

# 0x80300

# Prescaler Ch.1, Ch.2

Register name	Address	Bit	Name	Function		Sett	tin	g	Init.	R/W	Remarks
PSC Ch.1-2	0x80300	D7–2	-	reserved		-	-		-	-	0 when being read.
Control Register (PSC_CTL1)	(8 bits)	D1		PSC Ch.1–2 run/stop in debug mode	1	Run	0	Stop	0	R/W	
		D0	PRUN	PSC Ch.1–2 run/stop control	1	Run	0	Stop	0	R/W	

# 0x80500-0x80572

#### USI Ch.0

Register name	Address	Bit	Name	Function		Set	ting	Init.	R/W	Remarks
USI Ch.0 Global	0x80500	D7–4	-	reserved		-	-	-	-	0 when being read.
Configuration	(8 bits)	D3	LSBFST	MSB/LSB first mode select	1	MSB first	0 LSB first	0	R/W	
Register		D2–0	USIMOD	Interface mode configuration	U	SIMOD[2:0]	I/F mode	0x0	R/W	
(USI_GCFG0)			[2:0]			0x7–0x6	reserved			
						0x5	I ² C slave			
						0x4	I ² C master			
						0x3	SPI slave			
						0x2	SPI master			
						0x1	UART			
						0x0	Software reset			
USI Ch.0	0x80501	D7–0	TD[7:0]	USI transmit data buffer		0x0 t	o 0xff	0x0	R/W	
Transmit Data	(8 bits)			TD7 = MSB						
Buffer Register				TD0 = LSB						
(USI_TD0)										
USI Ch.0	0x80502	D7–0	RD[7:0]	USI receive data buffer		0x0 t	o 0xff	0x0	R	
Receive Data	(8 bits)			RD7 = MSB						
Buffer Register				RD0 = LSB						
(USI_RD0)										
USI Ch.0	0x80540	D7–4	-	reserved		-	-	-	-	0 when being read.
UART Mode	(8 bits)	D3	UCHLN	Character length select	1	8 bits	0 7 bits	0	R/W	
Configuration		D2	USTPB	Stop bit select	1	2 bits	0 1 bit	0	R/W	
Register		D1	UPMD	Parity mode select	1	Even	0 Odd	0	R/W	]
(USI_UCFG0)		D0	UPREN	Parity enable	1	With parity	0 No parity	0	R/W	
USI Ch.0 UART	0x80541	D7–3	-	reserved		-	-	-	-	0 when being read.
Mode Interrupt	(8 bits)	D2	UEIE	Receive error interrupt enable	1	Enable	0 Disable	0	R/W	
Enable Register		D1	URDIE	Receive buffer full interrupt enable	1	Enable	0 Disable	0	R/W	1
(USI_UIE0)		D0	UTDIE	Transmit buffer empty int. enable	1	Enable	0 Disable	0	R/W	1

	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
USI Ch.0 UART	0x80542	D7	-	reserved	Ē	-	-		_	_	0 when being read.
Mode Interrupt	(8 bits)	D6	URBSY	Receive busy flag	1	Busy	0	Idle	0	R	gzui
Flag Register	,	D5	UTBSY	Transmit busy flag		Busy	_	Idle	0	R	1
(USI_UIF0)		D4	UPEIF	Parity error flag		Error		Normal	0	R/W	Reset by writing 1.
		D3	USEIF	Framing error flag		Error	_	Normal	0	R/W	,,
		D2	UOEIF	Overrun error flag	· ·	Error	· ·	Normal	0	R/W	1
		D1	URDIF	Receive buffer full flag	_	Full		Not full	0	R/W	
		D0	UTDIF	Transmit buffer empty flag		Empty		Not empty	0	R/W	
USI Ch.0 SPI	0x80550	D7-6		reserved	H	Empty	_	Not empty		1.0.00	O when being read
Master/Slave	(8 bits)	D7-6 D5	- SCMD	Command bit (for 9-bit data)	-	- Lliab	0	Low	-	_ R/W	0 when being read.
Mode Configu-	(0 0113)	D3 D4	SCHLN			High 9 bits	_	8 bits	0	R/W	
ration Register			SCPHA	Character length select			<u> </u>				
(USI_SCFG0)		D3	SCPOL	Clock phase select		Phase 1	-	Phase 0 Active H	0	R/W	
(001_001 00)		D2		Clock polarity select		Active L	0		0	R/W	
		D1	SMSKEN	Receive data mask enable	-	Enable	_	Disable	0	R/W	
		D0	SFSTMOD	Fast mode select	1	Fast	0	Normal	0	R/W	
USI Ch.0 SPI	0x80551	D7–3		reserved			-		-	-	0 when being read.
Master/Slave	(8 bits)	D2	SEIE	Receive error interrupt enable		Enable	_	Disable	0	R/W	
Mode Interrupt		D1	SRDIE	Receive buffer full interrupt enable	1	Enable		Disable	0	R/W	
Enable Register		D0	STDIE	Transmit buffer empty int. enable	1	Enable	0	Disable	0	R/W	
(USI_SIE0)			Ļ		ப						
USI Ch.0 SPI	0x80552	D7–4	-	reserved	Ľ		_		-		0 when being read.
Master/Slave	(8 bits)	D3	SSIF	Transfer busy flag (master)	1	Busy	0	Idle	0	R	
Mode Interrupt				ss signal low flag (slave)	_	ss = H	0	ss = L			
Flag Register		D2	SEIF	Overrun error flag	1	Error	0	Normal	0	R/W	Reset by writing 1.
(USI_SIF0)		D1	SRDIF	Receive buffer full flag	1	Full	0	Not full	0	R/W	
		D0	STDIF	Transmit buffer empty flag		Empty		Not empty	0	R/W	1
USI Ch.0 SPI	0x8055f	D7-0	SMSK[7:0]	Receive data mask bit	H	0x0 t			0x0	R/W	·
Master/Slave Mode Receive	(8 bits)	07-0	0.001(1.0]	SMSK7 = MSB SMSK0 = LSB		0.01	00		0.0	10.00	
Data Mask Register (USI_SMSK0)											
USI Ch.0 I ² C	0x80560	D7–5	<u></u>	reserved	⊢		_		_	_	0 when boing road
USI Ch.0 I ² C Master Mode	(8 bits)		– IMTG	reserved	-	Trigger	-	lanored		-	0 when being read.
Master Mode Trigger Register	(ບັນແຮງ	D4	INVI G	I ² C master operation trigger		Trigger		Ignored	0	W	
(USI_IMTG0)			<b> </b>		μIJ	Waiting	U	Finished		R	O when he is
(031_1111100)		D3	-	reserved		-	-		-	-	0 when being read.
		D2–0	IMTGMOD	I ² C master trigger mode select	IM	TGMOD[2:0]		rigger mode	0x0	R/W	
			[2:0]			0x7		reserved			
						0x6		ceive ACK/NAK			
						0x5		ansmit NAK			
						0x4 0x3		ansmit ACK			
						0x3 0x2		ansmit data			
						0x2 0x1		op condition			
						0x0		art condition			
USI Ch.0 I ² C	000501		<u> </u>		⊢	0.00	01	art condition			
	0x80561	D7–2	-	reserved		-	-				
Master Mode	(8 bits)									-	0 when being read.
			1							-	0 when being read.
•						Enchl-	6	Diaght	0	-	0 when being read.
Register		D1		Receive error interrupt enable		Enable		Disable	0	- R/W	0 when being read.
Register (USI_IMIE0)		D0	IMEIE IMIE	Operation completion int. enable		Enable Enable		Disable Disable	0	R/W	
Register (USI_IMIE0) USI Ch.0 I ² C	0x80562	D0 D7–6	IMIE -	Operation completion int. enable reserved	1	Enable	0	Disable	0	R/W	0 when being read.
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode	0x80562 (8 bits)	D0 D7–6 D5	IMIE - IMBSY	Operation completion int. enable	1		0		0	R/W	
Master Mode Interrupt Flag		D0 D7–6	IMIE -	Operation completion int. enable reserved	1	Enable - Busy MSTA[2:0]	0	Disable Standby Status	0	R/W	
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register		D0 D7–6 D5	IMIE - IMBSY	Operation completion int. enable reserved I ² C master busy flag	1	Enable Busy MSTA[2:0] 0x7	0	Disable Standby Status reserved	0 - 0	R/W - R	
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag		D0 D7–6 D5	IMIE - IMBSY	Operation completion int. enable reserved I ² C master busy flag	1	Enable Busy MSTA[2:0] 0x7 0x6	0 0 N	Disable Standby Status reserved AK received	0 - 0	R/W - R	
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register		D0 D7–6 D5	IMIE - IMBSY	Operation completion int. enable reserved I ² C master busy flag	1	Enable Busy MSTA[2:0] 0x7 0x6 0x5	0 0 N A	Disable Standby Status reserved AK received CK received	0 - 0	R/W - R	
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register		D0 D7–6 D5	IMIE - IMBSY	Operation completion int. enable reserved I ² C master busy flag	1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4	0 0 N A0	Disable Standby Status reserved AK received CK received CK/NAK sent	0 - 0	R/W - R	
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register		D0 D7–6 D5	IMIE - IMBSY	Operation completion int. enable reserved I ² C master busy flag	1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3	0 0 N A A F	Disable Standby Status reserved AK received CK received CK/NAK sent ax buffer full	0 - 0 0x0	R/W - R	
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register		D0 D7–6 D5	IMIE - IMBSY	Operation completion int. enable reserved I ² C master busy flag	1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x5 0x4 0x3 0x2	0 0 Ai AC F Tx	Disable Standby Status reserved AK received CK received CK/NAK sent tx buffer full buffer empty	0 - 0 0x0	R/W - R	
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register		D0 D7–6 D5	IMIE - IMBSY	Operation completion int. enable reserved I ² C master busy flag	1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x2 0x1	0 N A A Tx Sto	Disable Standby Status reserved AK received CK received CK/NAK sent tx buffer full buffer empty op generated	0 - 0 0x0	R/W - R	
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register		D0 D7-6 D5 D4-2	IMIE - IMBSY IMSTA[2:0]	Operation completion int. enable reserved I ² C master busy flag I ² C master status	1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0	0 N. A A Tx Sta	Disable Standby Status reserved AK received CK received CK/NAK sent tx buffer full buffer empty pg generated art generated	0 - 0 0x0	R/W - R R	0 when being read.
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register		D0 D7-6 D5 D4-2 D1	IMIE - IMBSY IMSTA[2:0] IMEIF	Operation completion int. enable reserved I ² C master busy flag I ² C master status	1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 Error	0 N A A F Tx S ta 0	Disable Standby Status reserved AK received CK received CK/NAK sent tx buffer full buffer empty op generated Normal	0  0x0	R/W - R R	
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register (USI_IMIF0)	(8 bits)	D0 D7-6 D5 D4-2 D1 D0	IMIE - IMBSY IMSTA[2:0]	Operation completion int. enable reserved I ² C master busy flag I ² C master status Overrun error flag Operation completion flag	1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 Error	0 N A A F Tx S ta 0	Disable Standby Status reserved AK received CK received CK/NAK sent tx buffer full buffer empty pg generated art generated	0 - 0 0x0	R/W - R R	0 when being read.
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register (USI_IMIF0) USI_Ch.0 I ² C	(8 bits) 0x80570	D0 D7-6 D5 D4-2 D4-2 D1 D0 D7-5	IMIE - IMBSY IMSTA[2:0] IMEIF IMIF	Operation completion int. enable reserved I ² C master busy flag I ² C master status Overrun error flag Operation completion flag reserved	1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 Error Completed	0 N A A Tx Sta 0 0	Disable Standby Status reserved AK received CK received CK/NAK sent tx buffer full buffer empty pp generated art generated Normal Not completed	0  0x0 0x0 	R/W - R R R/W R/W -	0 when being read.
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register (USI_IMIF0) USI Ch.0 I ² C Slave Mode	(8 bits)	D0 D7-6 D5 D4-2 D1 D0	IMIE - IMBSY IMSTA[2:0] IMEIF	Operation completion int. enable reserved I ² C master busy flag I ² C master status Overrun error flag Operation completion flag		Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 Error Completed Trigger	0 N A A Tx Sta 0 0	Disable Standby Status reserved AK received CK received CK/NAK sent tx buffer full buffer empty pp generated art generated Normal Not completed	0  0x0 0x0	R/W - R R R/W R/W - W	0 when being read.
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register (USI_IMIF0) USI Ch.0 I ² C Slave Mode Trigger Register	(8 bits) 0x80570	D0 D7-6 D5 D4-2 D4-2 D1 D0 D7-5	IMIE - IMBSY IMSTA[2:0] IMEIF IMIF	Operation completion int. enable reserved I ² C master busy flag I ² C master status Overrun error flag Operation completion flag reserved		Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 Error Completed	0 N A A Tx Sta 0 0	Disable Standby Status reserved AK received CK received CK/NAK sent tx buffer full buffer empty pp generated art generated Normal Not completed	0  0x0 0x0 	R/W - R R R/W R/W -	0 when being read.
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register (USI_IMIF0) USI Ch.0 I ² C Slave Mode	(8 bits) 0x80570	D0 D7-6 D5 D4-2 D4-2 D1 D0 D7-5	IMIE - IMBSY IMSTA[2:0] IMEIF IMIF - ISTG -	Operation completion int. enable reserved I ² C master busy flag I ² C master status Overrun error flag Operation completion flag reserved		Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 Error Completed Trigger	0 N A A Tx Sta 0 0	Disable Standby Status reserved AK received CK received CK/NAK sent tx buffer full buffer empty pp generated art generated Normal Not completed	0  0x0 0x0 	R/W - R R R/W R/W - W	0 when being read.
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register (USI_IMIF0) USI Ch.0 I ² C Slave Mode Trigger Register	(8 bits) 0x80570	D0 D7-6 D5 D4-2 D4-2 D4-2 D4-2 D4-2 D4-2	IMIE - IMBSY IMSTA[2:0] IMEIF IMIF	Operation completion int. enable reserved I ² C master busy flag I ² C master status Overrun error flag Operation completion flag reserved I ² C slave operation trigger	1 1 1 1 1 1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 Error Completed Trigger	0 N AC F T Sta Sta 0 0 - 0 0	Disable Standby Status reserved AK received CK received CK/NAK sent tx buffer full buffer empty pp generated art generated Normal Not completed	0 	R/W - R R R W R/W - W R	0 when being read. Reset by writing 1. 0 when being read.
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register (USI_IMIF0) USI Ch.0 I ² C Slave Mode Trigger Register	(8 bits) 0x80570	D0 D7-6 D5 D4-2 D4-2 D4-2 D4-2 D4-2 D4 D7-5 D4 D3	IMIE - IMBSY IMSTA[2:0] IMEIF IMIF - ISTG -	Operation completion int. enable reserved I ² C master busy flag I ² C master status Overrun error flag Operation completion flag reserved I ² C slave operation trigger reserved	1 1 1 1 1 1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 Error Completed Trigger Waiting	0 N AC F T Sta Sta 0 0 - 0 0	Disable Standby Status reserved AK received CK received CK/NAK sent tx buffer full buffer empty pg enerated art generated Normal Not completed Finished	0  0x0 0x0  0 	R/W - R R R/W R/W - W R M -	0 when being read. Reset by writing 1. 0 when being read.
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register (USI_IMIF0) USI Ch.0 I ² C Slave Mode Trigger Register	(8 bits) 0x80570	D0 D7-6 D5 D4-2 D4-2 D4-2 D4-2 D4-2 D4 D7-5 D4 D3	IMIE - IMBSY IMSTA[2:0] IMEIF IMIF - ISTG - ISTGMOD	Operation completion int. enable reserved I ² C master busy flag I ² C master status Overrun error flag Operation completion flag reserved I ² C slave operation trigger reserved	1 1 1 1 1 1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 Error Completed Trigger Waiting	0 N A A F T S t S 0 0 - 0 0 -	Disable Standby Status reserved AK received CK received CK/NAK sent tx buffer full buffer empty pop generated Normal Not completed lignored Finished	0  0 0x0  0 0x0	R/W - R R R/W R/W - W R M -	0 when being read. Reset by writing 1. 0 when being read.
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register (USI_IMIF0) USI Ch.0 I ² C Slave Mode Trigger Register	(8 bits) 0x80570	D0 D7-6 D5 D4-2 D4-2 D4-2 D4-2 D4-2 D4 D7-5 D4 D3	IMIE - IMBSY IMSTA[2:0] IMEIF IMIF - ISTG - ISTGMOD	Operation completion int. enable reserved I ² C master busy flag I ² C master status Overrun error flag Operation completion flag reserved I ² C slave operation trigger reserved	1 1 1 1 1 1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 Error Completed Trigger Waiting TGMOD[2:0] 0x7	0 NA AC F T S tr 0 0 0 - T R	Disable Standby Status reserved AK received CK received CK/NAK sent tx buffer full buffer empty op generated Normal Not completed Finished igger mode reserved	0  0 0x0  0 0x0	R/W - R R R/W R/W - W R M -	0 when being read. Reset by writing 1. 0 when being read.
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register (USI_IMIF0) USI Ch.0 I ² C Slave Mode Trigger Register	(8 bits) 0x80570	D0 D7-6 D5 D4-2 D4-2 D4-2 D4-2 D4-2 D4 D7-5 D4 D3	IMIE - IMBSY IMSTA[2:0] IMEIF IMIF - ISTG - ISTGMOD	Operation completion int. enable reserved I ² C master busy flag I ² C master status Overrun error flag Operation completion flag reserved I ² C slave operation trigger reserved	1 1 1 1 1 1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 Error Completed Trigger Waiting TGMOD[2:0] 0x7 0x6	0 N A A F T St St 0 0 - Ti Re Tr	Disable Standby Status reserved AK received CK received CK received CK/NAK sent tx buffer full buffer empty pg generated art generated Not completed lignored Finished rigger mode reserved ceive ACK/NAK	0  0 0x0  0 0x0	R/W - R R R/W R/W - W R M -	0 when being read. Reset by writing 1. 0 when being read.
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register (USI_IMIF0) USI Ch.0 I ² C Slave Mode Trigger Register	(8 bits) 0x80570	D0 D7-6 D5 D4-2 D4-2 D4-2 D4-2 D4-2 D4 D7-5 D4 D3	IMIE - IMBSY IMSTA[2:0] IMEIF IMIF - ISTG - ISTGMOD	Operation completion int. enable reserved I ² C master busy flag I ² C master status Overrun error flag Operation completion flag reserved I ² C slave operation trigger reserved	1 1 1 1 1 1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 Error Completed Trigger Waiting TGMOD[2:0] 0x7 0x6 0x5	0 N AC F TX Sta 0 0 I TI Rev Tr Tr	Disable Standby Status reserved AK received CK received CK/NAK sent tx buffer full buffer empty pp generated art generated Normal Not completed Ignored Finished reserved reserved reserved reserved reserved	0  0 0x0  0 0x0	R/W - R R R/W R/W - W R M -	0 when being read. Reset by writing 1. 0 when being read.
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register (USI_IMIF0) USI Ch.0 I ² C Slave Mode Trigger Register	(8 bits) 0x80570	D0 D7-6 D5 D4-2 D4-2 D4-2 D4-2 D4-2 D4 D7-5 D4 D3	IMIE - IMBSY IMSTA[2:0] IMEIF IMIF - ISTG - ISTGMOD	Operation completion int. enable reserved I ² C master busy flag I ² C master status Overrun error flag Operation completion flag reserved I ² C slave operation trigger reserved	1 1 1 1 1 1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 Error Completed Trigger Waiting TGMOD[2:0] 0x7 0x6 0x5 0x4	0 N A A F T St St 0 0 - T Re Tr Tr R	Disable Standby Status reserved AK received CK received CK received CK/NAK sent tx buffer full buffer empty pg generated art generated Normal Not completed lignored Finished reserved ceive ACK/NAK ansmit NAK	0  0 0x0  0 0x0	R/W - R R R/W R/W - W R M -	0 when being read. Reset by writing 1. 0 when being read.
Register (USI_IMIE0) USI Ch.0 I ² C Master Mode Interrupt Flag Register (USI_IMIF0) USI Ch.0 I ² C Slave Mode Trigger Register	(8 bits) 0x80570	D0 D7-6 D5 D4-2 D4-2 D4-2 D4-2 D4-2 D4 D7-5 D4 D3	IMIE - IMBSY IMSTA[2:0] IMEIF IMIF - ISTG - ISTGMOD	Operation completion int. enable reserved I ² C master busy flag I ² C master status Overrun error flag Operation completion flag reserved I ² C slave operation trigger reserved	1 1 1 1 1 1	Enable Busy MSTA[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0 Error Completed Trigger Waiting 	0 N A A F T St St 0 0 - T Re Tr Tr R	Disable Standby Status reserved AK received CK received CK/NAK sent tx buffer full buffer empty pop generated pop generated Normal Not completed lignored Finished reserved ceive ACK/NAK ansmit NAK ansmit ACK eceive data	0  0 0x0  0 0x0	R/W - R R R/W R/W - W R M -	0 when being read. Reset by writing 1. 0 when being read.

Register name	Address	Bit	Name	Function		Set	ting	Init.	R/W	Remarks
USI Ch.0 I ² C	0x80571	D7–2	-	reserved			_	-	-	0 when being read.
Slave Mode	(8 bits)									-
Interrupt Enable										
Register		D1	ISEIE	Receive error interrupt enable	1	Enable	0 Disable	0	R/W	
(USI_ISIE0)		D0	ISIE	Operation completion int. enable	1	Enable	0 Disable	0	R/W	
USI Ch.0 I ² C	0x80572	D7–6	-	reserved			_	-	-	0 when being read.
Slave Mode	(8 bits)	D5	ISBSY	I ² C slave busy flag	1	Busy	0 Standby	0	R	
Interrupt Flag		D4–2	ISSTA[2:0]	I ² C slave status		ISSTA[2:0]	Status	0x0	R	1
Register						0x7	reserved	1		
(USI_ISIF0)						0x6	NAK received			
						0x5	ACK received			
						0x4	ACK/NAK sent			
						0x3	Rx buffer full			
						0x2	Tx buffer empty			
						0x1	Stop detected			
						0x0	Start detected			
		D1	ISEIF	Overrun error flag	1	Error	0 Normal	0	R/W	Reset by writing 1.
		D0	ISIF	Operation completion flag	1	Completed	0 Not completed	0	R/W	

# 0x80600-0x80672

# USI Ch.1

Register name	Address	Bit	Name	Function		Set	ting	)	Init.	R/W	Remarks
USI Ch.1 Global	0x80600	D7–4	-	reserved			_		-	-	0 when being read.
Configuration	(8 bits)	D3	LSBFST	MSB/LSB first mode select	1	MSB first	0	LSB first	0	R/W	, in the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second s
Register		D2-0	USIMOD	Interface mode configuration	U	SIMOD[2:0]		I/F mode	0x0	R/W	
(USI_GCFG1)			[2:0]	-		0x7–0x6		reserved			
						0x5		I ² C slave			
						0x4		² C master			
						0x3		SPI slave			
						0x2	8	SPI master			
						0x1		UART			
						0x0	-	oftware reset			
	0x80601	D7–0	TD[7:0]	USI transmit data buffer		0x0 t	0 0	xff	0x0	R/W	
Transmit Data	(8 bits)			TD7 = MSB TD0 = LSB							
Buffer Register (USI_TD1)				100 = LSB							
	0x80602	D7–0	RD[7:0]	USI receive data buffer		0x0 t	0.01		0x0	R	
Receive Data	(8 bits)	0-10	נט: יןעח	BD7 = MSB		UXU t	0 03	XII			
Buffer Register				RD7 = MSB RD0 = LSB							
(USI_RD1)											
	0x80640	D7-4	-	reserved			_		_	_	0 when being read.
UART Mode	(8 bits)	D3	UCHLN	Character length select	1	8 bits	0	7 bits	0	R/W	o mon boing roud.
Configuration	, í	D2	USTPB	Stop bit select	1	2 bits	0	1 bit	0	R/W	
Register		D1	UPMD	Parity mode select	1	Even	0	Odd	0	R/W	
(USI_UCFG1)		D0	UPREN	Parity enable	1	With parity	0	No parity	0	R/W	
USI Ch.1 UART	0x80641	D7–3	-	reserved		-	_		-	-	0 when being read.
Mode Interrupt	(8 bits)	D2	UEIE	Receive error interrupt enable	1	Enable	0	Disable	0	R/W	
Enable Register		D1	URDIE	Receive buffer full interrupt enable	1	Enable	0	Disable	0	R/W	
(USI_UIE1)		D0	UTDIE	Transmit buffer empty int. enable	1	Enable	0	Disable	0	R/W	
USI Ch.1 UART	0x80642	D7	-	reserved		-	-		-	-	0 when being read.
Mode Interrupt	(8 bits)	D6	URBSY	Receive busy flag	1	Busy	· ·	Idle	0	R	
Flag Register		D5	UTBSY	Transmit busy flag	1	Busy		Idle	0	R	
(USI_UIF1)		D4	UPEIF	Parity error flag	1	Error	· ·	Normal	0	R/W	Reset by writing 1.
		D3	USEIF	Framing error flag	1	Error	<u> </u>	Normal	0	R/W	
		D2	UOEIF	Overrun error flag	1	Error	· ·	Normal	0	R/W	
		D1	URDIF	Receive buffer full flag	1	Full	<u> </u>	Not full	0	R/W	
		D0	UTDIF	Transmit buffer empty flag	1	Empty	0	Not empty	0	R/W	
	0x80650	D7–6	-	reserved			-		-	-	0 when being read.
Master/Slave	(8 bits)	D5	SCMD	Command bit (for 9-bit data)	_	High		Low	0	R/W	
Mode Configu-		D4	SCHLN	Character length select	1	9 bits	<u> </u>	8 bits	0	R/W	
ration Register		D3	SCPHA	Clock phase select	1	Phase 1		Phase 0	0	R/W	
(USI_SCFG1)		D2	SCPOL	Clock polarity select	1	Active L		Active H	0	R/W	
	ŀ	D1 D0	SMSKEN SFSTMOD	Receive data mask enable	1	Enable	<u> </u>	Disable	0	R/W	
	000051	-	SFSTWOD	Fast mode select	1	Fast	10	Normal	-	R/W	 
USI Ch.1 SPI Master/Slave	0x80651	D7-3	- SEIE	reserved	4	- Enchl-		Disabl-	-	- D^4	0 when being read.
Master/Slave	(8 bits)	D2 D1	SEIE	Receive error interrupt enable	1	Enable Enable	· ·	Disable Disable	0	R/W	
Enable Register				Receive buffer full interrupt enable	· ·		-		0	R/W	
(USI_SIE1)		D0	STDIE	Transmit buffer empty int. enable	1	Enable	0	Disable	0	R/W	
(001_0121)			1			l			1	I	

Register name	Address	Bit	Name	Function		Set	ting	Init.	R/W	Remarks
USI Ch.1 SPI	0x80652	D7–4	-	reserved	Τ	-	-	-	-	0 when being read.
Master/Slave	(8 bits)	D3	SSIF	Transfer busy flag (master)	1	Busy	0 Idle	0	R	-
Mode Interrupt				ss signal low flag (slave)	1	ss = H	0 ss = L			
Flag Register		D2	SEIF	Overrun error flag	1	Error	0 Normal	0	R/W	Reset by writing 1.
(USI_SIF1)		D1	SRDIF	Receive buffer full flag	1	Full	0 Not full	0	R/W	
		D0	STDIF	Transmit buffer empty flag	1	Empty	0 Not empty	0	R/W	
USI Ch.1 SPI	0x8065f	D7–0	SMSK[7:0]	Receive data mask bit	Ē	0x0 te	o 0xff	0x0	R/W	
Master/Slave Mode Receive Data Mask Register (USI_SMSK1)	(8 bits)	5, 0		SMSK7 = MSB SMSK0 = LSB				o ku		
USI Ch.1 I ² C	0x80660	D7–5	-	reserved	1		-	-	-	0 when being read.
Master Mode	(8 bits)	D4	IMTG	I ² C master operation trigger	1	Trigger	0 Ignored	0	W	
Trigger Register					1	Waiting	0 Finished		R	
(USI_IMTG1)		D3	-	reserved		-	-	_	-	0 when being read.
		D2-0	IMTGMOD	I ² C master trigger mode select	IM	TGMOD[2:0]	Trigger mode	0x0	R/W	
			[2:0]			0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0	reserved Receive ACK/NAK Transmit NAK Transmit ACK Receive data Transmit data Stop condition Start condition			
USI Ch.1 I ² C	0x80661	D7–2	-	reserved	Î		_	_	_	0 when being read.
Master Mode	(8 bits)	-								
Interrupt Enable	. ,									
Register		D1	IMEIE	Receive error interrupt enable	1	Enable	0 Disable	0	R/W	
(USI_IMIE1)		D0	IMIE	Operation completion int. enable	1	Enable	0 Disable	0	R/W	
USI Ch.1 I ² C	0x80662	D7–6	-	reserved	Ī	-	-	-	-	0 when being read.
Master Mode	(8 bits)	D5	IMBSY	I ² C master busy flag	1	Busy	0 Standby	0	R	v
Interrupt Flag	. ,	D4-2	IMSTA[2:0]	I ² C master status	-	MSTA[2:0]	Status	0x0	R	
(USI_IMIF1)						0x1	NAK received ACK received ACK/NAK sent Rx buffer full Tx buffer empty Stop generated Start generated			
		D1	IMEIF	Overrun error flag	1	Error	0 Normal	0	R/W	Reset by writing 1.
		D0	IMIF	Operation completion flag	1	Completed	0 Not completed	0	R/W	
USI Ch.1 I ² C	0x80670	D7–5		reserved	T		-	_	_	0 when being read.
Slave Mode	(8 bits)	D1 0	ISTG	I ² C slave operation trigger	1	Trigger	0 Ignored	0	w	o which boing road.
Trigger Register	(0 2.1.0)	54			1	Waiting	0 Finished	Ŭ	R	
(USI_ISTG1)		D3	_	reserved	<u> </u>	waiting				0 when being read.
		D2-0	ISTGMOD [2:0]	I ² C slave trigger mode select	IS	TGMOD[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1	Trigger mode reserved Receive ACK/NAK Transmit NAK Transmit ACK Receive data Transmit data reserved	0x0	R/W	
						0x0	Wait for start			
USI Ch.1 I ² C	0x80671	D7–2		reserved		0x0	Wait for start	_	_	0 when being read.
USI Ch.1 I ² C Slave Mode	0x80671 (8 bits)	D7–2	<u> </u>	reserved		0x0	Wait for start	_	-	0 when being read.
		D7-2	-	reserved		0x0	Wait for start		_	0 when being read.
Slave Mode Interrupt Enable Register		D7–2 D1	- ISEIE	reserved Receive error interrupt enable	1	0x0 - Enable	Wait for start	-	– R/W	0 when being read.
Slave Mode Interrupt Enable			- ISEIE ISIE		-	-	-			0 when being read.
Slave Mode Interrupt Enable Register (USI_ISIE1)	(8 bits)	D1 D0		Receive error interrupt enable Operation completion int. enable	-	Enable	0 Disable	0	R/W	
Slave Mode Interrupt Enable Register (USI_ISIE1) USI Ch.1 I ² C Slave Mode Interrupt Flag		D1		Receive error interrupt enable	1	Enable Enable Busy SSTA[2:0]	0 Disable 0 Disable - 0 Standby Status	0	R/W	0 when being read. 0 when being read.
Slave Mode Interrupt Enable Register (USI_ISIE1) USI Ch.1 I ² C Slave Mode	(8 bits) 0x80672	D1 D0 D7–6 D5	ISIE - ISBSY	Receive error interrupt enable Operation completion int. enable reserved I ² C slave busy flag	1	Enable Enable Busy	0 Disable 0 Disable - 0 Standby	0 0 - 0	R/W R/W – R	

#### 0x80800-0x8080f

#### **Real-Time Clock**

Register name	Address	Bit	Name	Function		Set	ting	Init.	R/W	Remarks
RTC Interrupt 0	00808x0	D7–1	-	reserved		-	_	-	-	0 when being read.
Status Register (RTC_INTSTAT)	(8 bits)	D0	RTCIRQ	Interrupt status	1	Occurred	0 Not occurred	X (0)	R/W	Reset by writing 1.
RTC Interrupt 0	0x80801	D7–4	-	reserved		-	_	-	-	0 when being read.
	(8 bits)	D3–2	RTCT[1:0]	RTC interrupt cycle setup		RTCT[1:0]	Cycle	Х	R/W	
(RTC_INTMODE)						0x3	1 hour	(0x1)		
						0x2	1 minute			
						0x1	1 second			
		D1	RTCIMD	reserved	-	0x0	1/64 second	X (1)	R/W	Always set to 1.
	ŀ			RTC interrupt enable	1	Enable	0 Disable	X (0)	R/W	Aiways set to 1.
RTC Control 0 0	0x80802	D7-5	_	reserved	<u> </u>	2.10010	0 Bioabio	77 (0)		0 when being read
	(8 bits)	D7=3 D4	RTC24H	24H mode select	1	24H	0 reserved (use prohib- ited)	X (0)	R/W	Always set to 1.
		D3	-	reserved		-	-	_	-	0 when being read
			RTCADJ	30-second adjustment		Adjust	0 –	X (0)	R/W	
	ļ	D1	RTCSTP	Divider run/stop control		Stop	0 Run	X (0)	R/W	
			RTCRST	Software reset	1	Reset	0 –	X (X)	R/W	
	0x80803	D7–2	-	reserved		-	-	-	-	0 when being read
-	(8 bits)		RTCBSY	Counter busy flag	-	Busy	0 R/W possible	. ,	R	
(RTC_CNTL1)			RTCHLD	Counter hold control	1	Hold	0 Running	X (0)	R/W	
	0x80804	D7	-	reserved		-	-	-	-	0 when being read
	(8 bits)			RTC 10-second counter		0 te		X (*)	R/W	
(RTC_SEC)		D3–0		RTC 1-second counter		0 te	o 9	X (*)	R/W	
	0x80805	D7		reserved		-	-	-	-	0 when being read
•	(8 bits)			RTC 10-minute counter		0 te		X (*)	R/W	
(RTC_MIN)		D3–0	RTCMIL[3:0]	RTC 1-minute counter		0 te	o 9	X (*)	R/W	
	0x80806	D7–6	-	reserved		-	-	-	-	0 when being read
	(8 bits)	D5–4		RTC 10-hour counter		0 te	-	X (*)	R/W	
(RTC_HOUR)		D3–0	RTCHL[3:0]	RTC 1-hour counter		0-	-9	X (*)	R/W	
	0x80807	D7–6	-	reserved		-		-	-	0 when being read
	(8 bits)	D5–4		RTC 10-day counter		0 te		X (*)	R/W	
(RTC_DAY)			RTCDL[3:0]	RTC 1-day counter		0 te	o 9	X (*)	R/W	
	0x80808	D7–5	-	reserved		-		-	-	0 when being read
•	(8 bits)	D4		RTC 10-month counter		0 te		X (*)	R/W	-
(RTC_MONTH)				RTC 1-month counter		0 te		X (*)	R/W	
	)x80809	D7–4		RTC 10-year counter			o 9	X (*)	R/W	-
Register (RTC_YEAR)	(8 bits)	D3–0	RTCYL[3:0]	RTC 1-year counter		0 te	o 9	X (*)	R/W	
· · · · · ·	)x8080a	D7–3		reserved						0 when being read
	(8 bits)		- BTCWK[2:0]	RTC days of week counter		- TCWK[2:0]	- Days of week	– X (*)	- R/W	when being read
(RTC_WEEK)	(0 513)	D2-0	RIGWR[2.0]	The days of week counter		0x7	Days of week	<b>^</b> (*)	10,00	
(						0x6	Saturday			
						0x5	Friday			
						0x4	Thursday			
						0x3	Wednesday			
						0x2	Tuesday			
						0x1	Monday			
				L	<u> </u>	0x0	Sunday			
	0x8080f	D7–2	-	reserved		-	-	-	-	0 when being read
Configuration Register	(8 bits)	D1	WUP CTL	WAKEUP control	1	Active	0 Inactive	X (0)	R/W	
REGISTER	ŀ	DI D0		WAKEUP control WAKEUP polarity select	-	Active low	0 Active high	X (0) X (0)		-
(IIIO_WARLOF)		DU	WUF_FUL	WAREOF polarity select	11	Active IOW	o Active high	× (0)	m/ vV	L

Init.: ( ) indicates the value set after a software reset (RTCRST  $\rightarrow$  1  $\rightarrow$  0) is performed.

* Software reset (RTCRST → 1 → 0) does not affect the counter values. This register retains the value set before a software reset is performed.

#### 0x80900-0x8090f

Register name	Address	Bit	Name	Function	Sett	Init.	R/W	Remarks	
BBRAM0	0x80900	D7–0	BBRAMD	BBRAM data	0x0 to 0xff		Х	R/W	
1	1		[7:0]						
BBRAM15	0x8090f								
	(8 bits)								
RTC Wait	0x80910	D7–3	-	reserved	-	-	-	-	0 when being read.
Control Register	(8 bits)	D2-0	RTC_WAIT	RTC access wait cycle setup	RTC_WAIT[2:0]	Wait cycle	0x7	R/W	
(RTC_WAIT)			[2:0]		0x7	7 cycles			
					:	:			
					0x0	0 cycles			

BBRAM

0x81060-	-0x810	6c					V	Vato	hdog Timer		
Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
WDT	0x81060	D15–0	WDPTC	WDT register write protect flag	Wr	iting 0x96 re	mo	ves the write	Х	W	0 when being read.
Write Protect	(16 bits)		[15:0]		pro	otection of the	϶W	D_EN, WD_			
Register						1P_L, and W	D_	CMP_H			
(WD_WP)						jisters.					
						iting another		lue set the			
			1		wr	te protection					
WDT Enable	0x81062	D15–7	-	reserved		-	-	1	-	-	0 when being read.
and Setup	(16 bits)	D6	CLKSEL	WDT input clock select		External clk		Internal clk	0	R/W	Write-protected
Register		D5	CLKEN RUNSTP	WDT clock output control	_	On	<u> </u>	Off	0	R/W	
(WD_EN)		D4 D3–2	RUNSIP	WDT Run/Stop control reserved		Run	0	Stop	0	R/W	0 when being read.
			– NMIEN	WDT NMI enable	1	Enable	_   _	Disable	0	_ R/W	Write-protected
			RESEN	WDT RESET enable	_	Enable		Disable	0	R/W	White-protected
WDT	0x81064	-	CMPDT	WDT comparison data	T	0x0 to (	<u> </u>		0x0		Write-protected
Comparison	(16 bits)	015 0	[15:0]	CMPDT0 = LSB		(low-orde			0.00	10,00	White-protected
Data L Register	(10 5.00)		[]			(.011 0.00		0 21(0)			
(WD_CMP_L)											
WDT	0x81066	D15–14	-	reserved		-	-		_	-	0 when being read.
Comparison	(16 bits)	D13-0	CMPDT	WDT comparison data		0x0 to (	0x3	fffffff	0x0	R/W	Write-protected
Data H Register (WD_CMP_H)			[29:16]	CMPDT29 = MSB		(high-ord	er '	14 bits)			
WDT Count	0x81068	D15–0	CTRDT	WDT counter data	İ	0x0 to (	0x3	ffffff	Х	R	
Data L Register	(16 bits)		[15:0]	CTRDT0 = LSB		(low-orde	er 1	6 bits)			
(WD_CNT_L)											
WDT Count	0x8106a	D15-14	-	reserved		-	-		-	-	0 when being read.
Data H Register	(16 bits)	D13-0	CTRDT	WDT counter data		0x0 to (	0x3	fffffff	Х	R	
(WD_CNT_H)			[29:16]	CTRDT29 = MSB		(high-ord	er [.]	14 bits)			
WDT Control	0x8106c	D15-1	-	reserved		-	-		-	-	0 when being read.
Register	(16 bits)										
(WD_CTL)		D0	WDRESEN	WDT reset	1	Reset	0	ignored	0	W	

# 0x81100-0x81106

#### A/D Converter

					_	0-#1					
Register name		Bit	Name	Function	Setting			Init.	R/W	Remarks	
A/D Conversion		D15–0	ADD[15:0]	A/D converted data		0x0 to 0x3ff			0x0	R	
Result Register	(16 bits)			ADD[9:0] are effective when							
(ADC10_ADD)				STMD = 0 (ADD[15:10] = 0)							
				ADD[15:6] are effective when							
				STMD = 1 (ADD[5:0] = 0)							
A/D Trigger/	0x81102	D15–14	-	reserved		-	-		-	-	0 when being read.
Channel Select	(16 bits)	D13–11	ADCE[2:0]	End channel select		0x0 t	o 0	x3	0x0	R/W	
Register		D10-8	ADCS[2:0]	Start channel select		0x0 t	0x0 to 0x3		0x0	R/W	
(ADC10_TRG)		D7	STMD	Conversion result storing mode	1	ADD[15:6]	DD[15:6] 0 ADD[9:0]		0	R/W	
		D6	ADMS	Conversion mode select	1	Continuous	0	Single	0	R/W	
		D5–4	ADTS[1:0]	Conversion trigger select		ADTS[1:0]		Trigger	0x0	R/W	
						0x3	#	ADTRG pin			
						0x2		reserved			
						0x1		T8F Ch.2			
						0x0		Software			
		D3	-	reserved				-	-	0 when being read.	
		D2–0	ADST[2:0]	Sampling time setting		ADST[2:0]		ampling time	0x7	R/W	
						0x7		9•ADCCLK			
						0x6		B•ADCCLK			
						0x5		7•ADCCLK			
						0x4		6•ADCCLK			
						0x3		5•ADCCLK			
						0x2					
						0x1		3•ADCCLK			
			1			0x0		2•ADCCLK			
A/D Control/	0x81104	D15	-	reserved		-		-	-	0 when being read.	
Status Register	(16 bits)		ADICH[2:0]	Conversion channel indicator		0x0 to 0x3		0x0	R		
(ADC10_CTL)		D11	-	reserved		-	-	r	-	-	0 when being read.
		D10	ADIBS	ADC10 status		Busy	_	Idle	0	R	
		D9	ADOWE	Overwrite error flag		Error		Normal	0		Reset by writing 1.
		D8	ADCF	Conversion completion flag	1	Completed	0	Run/Stand-	0	R	Reset when ADC10_
								by			ADD is read.
		D7-6	-	reserved		-	-	<b>D:</b> 11	-	-	0 when being read.
		D5	ADOIE	Overwrite error interrupt enable	_	Enable		Disable	0	R/W R/W	
		D2 0	ADCIE	Conversion completion int. enable	1	Enable	10	Disable	0		
		D3-2 D1	- ADCTL	reserved A/D conversion control	1	Start	-	Stop	-	– R/W	0 when being read.
		1 		A/D conversion control ADC10 enable	-	Enable		Stop Disable	0	R/W	
		00	ADEN	ADCTU enable			10	Disable	0	H/W	

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
A/D Clock	0x81106	D15–4	-	reserved	-		-	-	0 when being read.
Control Register	(16 bits)	D3–0	ADDF[3:0]	A/D converter clock division ratio	ADDF[3:0]	A/D clock	0x0	R/W	
(ADC10_CLK)				select	0xf	reserved			
					0xe	PCLK2•1/32768			
					0xd	PCLK2•1/16384			
					0xc	PCLK2•1/8192			
					0xb	PCLK2•1/4096			
					0xa	PCLK2•1/2048			
					0x9	PCLK2•1/1024			
					0x8	PCLK2•1/512			
					0x7	PCLK2•1/256			
					0x6	PCLK2•1/128			
					0x5	PCLK2•1/64			
					0x4	PCLK2•1/32			
					0x3	PCLK2•1/16			
					0x2	PCLK2•1/8			
					0x1	PCLK2•1/4			
					0x0	PCLK2•1/2			

# 0x81200-0x81206

#### Remote Controller

Register name	Address	Bit	Name	Function		Setting			Init.	R/W	Remarks
REMC	0x81200	D15-12	CGCLK[3:0]	Carrier generator clock select	С	GCLK[3:0]		Clock	0x0	R/W	
Configuration	(16 bits)			(Prescaler output clock)	L	CCLK[3:0]		CIOCK			
Register						0xf		reserved			
(REMC_CFG)						0xe	1° 7	LK2•1/16384			
						0xd		CLK2•1/8192			
						0xc		CLK2•1/4096			
						0xb	0xa PCLK2•1/1024 0x9 PCLK2•1/512				
		D11-8	LCCLK[3:0]	Length counter clock select	1	0x8		CLK2•1/256	0x0	R/W	
				(Prescaler output clock)		0x7		CLK2•1/128			
				· · · · · · · · · · · · · · · · · · ·		0x6 0x5		PCLK2•1/64 PCLK2•1/32			
						0x5 0x4		CLK2•1/32 CLK2•1/16			
						0x4 0x3		PCLK2•1/16			
						0x3 0x2		PCLK2•1/8			
						0x2	1 3	PCLK2•1/4			
						0x0	1 3	PCLK2•1/2			
		D7–2	-	reserved			-	-		-	0 when being read.
		D1	REMMD	REMC mode select	1	Receive	0	Transmit	0	R/W	
		D0	REMEN	REMC enable	1	Enable	0	Disable	0	R/W	
REMC Carrier	0x81202	D15–14	-	reserved		-			-	-	0 when being read.
Length Setup	(16 bits)	D13–8	REMCL[5:0]	Carrier L length setup		0x0 to 0x3f			0x0	R/W	
Register		D7–6	-	reserved		_			-	-	0 when being read.
(REMC_CAR)		D5–0	REMCH[5:0]	Carrier H length setup		0x0 to 0x3f			0x0	R/W	
REMC Length	0x81204	D15-8	REMLEN[7:0]	Transmit/receive data length count		0x0 to 0xff			0x0	R/W	
Counter Register	(16 bits)			(down counter)							
(REMC_LCNT)	. ,	D7–1	-	reserved		-		-	-	0 when being read.	
		D0	REMDT	Transmit/receive data	1	1 (H)	0	0 (L)	0	R/W	
REMC Interrupt		-		reserved		-		-	-	0 when being read.	
Control Register	(16 bits)	D10	REMFIF	Falling edge interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
(REMC_INT)		D9	REMRIF	Rising edge interrupt flag	]  i	interrupt		interrupt not	0	R/W	
		D8	REMUIF	Underflow interrupt flag	1 0	occurred		occurred	0	R/W	
		D7–3	-	reserved		_		-	-	0 when being read.	
		D2	REMFIE	Falling edge interrupt enable	1	Enable	0	Disable	0	R/W	
		D1	REMRIE	Rising edge interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	REMUIE	Underflow interrupt enable	1	Enable	0	Disable	0	R/W	

#### 16-bit PWM Timer 0x81300-0x8130c Register name Address Function Setting Init. R/W Remarks Bit Name T16A Counter 0x81300 D15-12 reserved 0 when being read. **Control Register** (16 bits) D11-8 CLKS[3:0] CLKS[3:0] R/W Counter clock select Clock 0x0 (T16A CTL) 0xf External clock 0xe PCLK1•1/16384 0xd PCLK1•1/8192 PCLK1•1/4096 0xc 0xb PCLK1•1/2048 PCLK1•1/1024 0xa PCLK1•1/512 0x9 PCLK1•1/256 0x8 PCI K1•1/128 0x7 0x6 PCI K1•1/64 0x5 PCLK1•1/32 0x4 PCI K1•1/16 0x3 PCLK1•1/8 0x2 PCLK1•1/4 PCLK1•1/2 0x1 PCLK1•1/1 0x0 D7-4 reserved 0 when being read. 0 Disable CBUFFN Compare buffer enable 1 Enable R/W D3 0 D2 TMMD Count mode select 1 One-shot 0 Repeat 0 R/W PRESET D1 Counter reset 1 Reset 0 Ignored 0 W 0 when being read. D0 PRUN Counter run/stop control 1 Run 0 0 Stop R/W T16A Counter 0x81302 T16ATC Counter data 0x0 to 0xffff D15-0 0x0 R T16ATC15 = MSB Data Register (16 bits) [15:0] (T16A_TC) T16ATC0 = LSB T16A 0x81304 D15-14 CAPBTRG Capture B trigger select CAPBTRG[1:0] Trigger edge 0x0 R/W Comparator/ (16 bits) [1:0] 0x3 `and ↓ . Capture Control 0x2 T ↑ Register 0x1 (T16A_CCCTL) 0x0 None TOUTBMD[1:0] D13-12 TOUTBMD TOUT B mode select Mode 0x0 R/W [1:0] cmp B: ↑ or ↓ 0x3 0x2 cmp A: ↑ or ↓ cmp A: ↑, B: ↓ 0x1 Off 0x0 D11-10 reserved 0 when being read. D9 TOUTBINV TOUT B invert 1 Invert 0 Normal 0 R/W D8 CCBMD T16A_CCB register mode select 1 Capture 0 Comparator 0 R/W CAPATRG CAPATRG[1:0] D7-6 Capture A trigger select Trigger edge R/W 0x0 [1:0] 0x3 î and ↓ 0x2 1 0x1 ↑ 0x0 None TOUT A mode select D5-4 TOUTAMD TOUTAMD[1:0] Mode 0x0 R/W cmp B: ↑ or ↓ [1:0] 0x3 0x2 cmp A: ↑ or ↓ cmp A: ↑, B:↓ $0 \times 1$ 0x0 Off D3-2 reserved 0 when being read. TOUTAINV R/W D1 TOUT A invert 1 Invert 0 Normal 0 D0 CCAMD T16A_CCA register mode select 1 Capture 0 Comparator 0 R/W T16A 0x81306 D15-0 CCA[15:0] Compare/capture A data 0x0 to 0xffff 0x0 R/W Comparator/ (16 bits) CCA15 = MSB . Capture A Data CCA0 = LSB Register (T16A_CCA) T16A 0x81308 D15-0 CCB[15:0] Compare/capture B data 0x0 to 0xffff 0x0 B/W Comparator/ (16 bits) CCB15 = MSB Capture B Data CCB0 = LSB Register (T16A_CCB) T16A 0x8130a D15-6 0 when being read. reserved Comparator/ (16 bits) D5 CAPBOWIE Capture B overwrite interrupt enable 1 Enable 0 Disable 0 R/W Capture CAPAOWIE 1 Enable 0 Disable D4 Capture A overwrite interrupt enable 0 R/W Interrupt Enable D3 CAPBIE Capture B interrupt enable 1 Enable 0 Disable 0 R/W Register D2 CAPAIE Capture A interrupt enable 1 Enable 0 Disable 0 R/W (T16A_IEN) D1 CBIE Compare B interrupt enable 1 Enable 0 Disable 0 R/W CAIE D0 Compare A interrupt enable 1 Enable 0 Disable 0 R/W 0x8130c T16A D15-6 0 when being read. reserved _ _ Comparator/ (16 bits) D5 CAPBOWIF Capture B overwrite interrupt flag Cause of Cause of 0 R/W Reset by writing 1. Capture CAPAOWIF interrupt nterrupt not D4 Capture A overwrite interrupt flag 0 R/W . occurred Interrupt Flag occurred D3 CAPBIF Capture B interrupt flag 0 R/W Register D2 CAPAIF Capture A interrupt flag 0 R/W (T16A_IFLG) D1 CBIF Compare B interrupt flag 0 R/W CAIF D0 0 R/W Compare A interrupt flag

#### Appendix A: List of I/O Registers

#### 0x81400-0x8140e

#### 16-bit Audio PWM Timer

Register name	Address	Bit	Name	Function		Set	ting	Init.	R/W	Remarks
T16P Compare	0x81400	D15–0	CMPA[15:0]	Compare A data		0x0 to	0xffff	Х	R/W	
A Buffer	(16 bits)			CMPA15 = MSB						
Register	. ,			CMPA0 = LSB						
(T16P_A)										
T16P Compare	0x81402	D15-0	CMPB[15:0]	Compare B data	Γ	0x0 to	0xffff	X	R/W	
B Buffer	(16 bits)			CMPB15 = MSB						
Register	, ,			CMPB0 = LSB						
(T16P_B)										
T16P Counter	0x81404	D15-0	CNT_DATA	Counter data	T	0x0 to	0xffff	X	R/W	
Data Register	(16 bits)		[15:0]	CNT DATA15 = MSB						
(T16P_CNT_	Ň,			CNT_DATA0 = LSB						
DATA)										
T16P Volume	0x81406	D15-8	-	reserved	Γ	-	_	-	-	0 when being read.
Control Register	(16 bits)	D7	VOLBPS	Volume control enable	1	Disable	0 Enable	1	R/W	Effective only for 16-
(T16P_VOL_	, ,	D6–0	VOLSEL	Volume level select		OLSEL[6:0]	Volume level	0x40		bit data
CTL)			[6:0]			0x7f	× 127/64			
						0x7e	× 126/64			
						:	:			
						0x40	× 64/64			
						:	:			
						0x2	× 2/64			
						0x1	× 1/64			
						0x0	× 0 (mute)			
T16P Control	0x81408	D15-12	BCNT[3:0]	B match count		0x0 t	o 0xf	0x0	R/W	
Register	(16 bits)	D11	RESSEL	PCM data resolution select	1	16 bits	0 8 bits	1	R/W	
(T16P_CTL)	` ´	D10	SGNSEL	PCM data format select		Signed	0 Unsigned	1	R/W	
		D9-8	SPLTMD	Split mode select		PLTMD[1:0]	Split mode	0x0		Effective only for 16-
			[1:0]			0x3	10 bits + 6 bits	1		bit data
						0x2	9 bits + 7 bits			
						0x1	8 bits + 8 bits			
						0x0	Normal (16 bits)			
		D7	-	reserved		-	-	-	-	0 when being read.
		D6	SELFM	Fine mode select	1	Fine mode	0 Normal	0	R/W	
		D5	-	reserved		-	-	-	-	0 when being read.
		D4	INITOL	Initial output level select		High	0 Low	0	R/W	
		D3	CLKSEL	Input clock select	1	External	0 Internal	0	R/W	
		D2	-	reserved	<b> </b> .	-	-	-	-	0 when being read.
		D1	PRESET	T16P reset	1	Reset	0 Ignored	0	W	
		D0	-	reserved	<u> </u>	-	_	-		
T16P Running	0x8140a	D15–1	-	reserved		-	-	-	-	0 when being read.
Control Register	(16 bits)		DDUN			<b>B</b>			DAM	
(T16P_RUN)		D0	PRUN	T16P run/stop control	11	Run	0 Stop	0	R/W	
T16P Internal	0x8140c	D15-4	-	reserved	$\perp$	-	-	_	-	0 when being read.
Clock Control	(16 bits)	D3–0	CLKDIV	Clock division ratio selection		CLKDIV[3:0]	Count clock	0x0	R/W	
Register			[3:0]	(Prescaler output clock)		0xf–0xd	reserved			
(T16P_CLK)						0xc 0xb	PCLK1•1/4096 PCLK1•1/2048			
						0xb 0xa	PCLK1•1/2048			
						0xa 0x9	PCLK1•1/1024			
						0x8	PCLK1•1/256			
						0x7	PCLK1•1/128			
						0x6	PCLK1•1/64			
						0x5	PCLK1•1/32			
						0x4	PCLK1•1/16			
						0x3	PCLK1•1/8			
						0x2	PCLK1•1/4			
						0x1	PCLK1•1/2			
			1	1	+	0x0	PCLK1•1/1			
T16P Interrupt	0x8140e			reserved		-	-	-	-	0 when being read.
Control Register	(16 bits)	D10	BUFEF	Buffer empty interrupt flag	1	Cause of	0 Cause of	X	R/W	Reset by writing 1.
(T16P_INT)			INTBF	B match interrupt flag		interrupt occurred	interrupt not occurred	0	R/W	
		D8	INTAF	A match interrupt flag	$\vdash$	occurred	loccutted	0	R/W	
		D7-3		reserved	-	-	-	-	-	0 when being read.
		D2		Buffer empty interrupt enable		Enable	0 Disable	0	R/W	4
		D1		B match interrupt enable		Enable	0 Disable	0	R/W	4
		D0	INTAEN	A match interrupt enable	1	Enable	0 Disable	0	R/W	l

0x81500-	-0x815	12									l ² S
Register name	Address	Bit	Name	Function		Set	ting		Init.	R/W	Remarks
I ² S Control	0x81500	D15–9	-	reserved		-	_		-	-	0 when being read.
Register (I2S_CTL)	(16 bits)	D8	DTSIGN	I ² S signed/unsigned data format select		Signed		nsigned	0	R/W	
		D7	WCLKMD	I ² S output word clock mode select		L: High R: Low	R	Low High	0	R/W	
		D6	BCLKPOL	I ² S output bit clock polarity select	-	Negative		OSITIVE	0	R/W	
		D5 D4	DTFORM I2SOUTEN	I ² S output data format select		LSB first Enable		SB first isable	0	R/W R/W	
		D3-2		I ² S output enable I ² S output data timing select		TTMG[1:0]		ing mode	0x0	R/W	
		D3-2	DTTMG[1.0]	1-3 output data timing select	P	0x3		served			
						0x2		nt justified			
						0x1 0x0	· ·	t justified I ² S			
		D1–0	CHMD[1:0]	I ² S output channel mode select	C	CHMD[1:0]	Chai	nnel mode	0x0	R/W	
						0x3		Mute			
						0x2	M	ono left			
						0x1		ono right			
						0x0		Stereo			
² S Master	0x81504	D15–6	-	reserved		-			-	-	0 when being read.
Clock Division	(16 bits)	D5–0	MCLKDIV	I2S_MCLK division ratio select	MC	CLKDIV[5:0]		S_MCLK	0x0	R/W	
Ratio Register			[5:0]			0x3f		LK1•1/64			
(I2S_DV_MCLK)						0x3e		LK1•1/63			
						0x3d		LK1•1/62			
						: 0x2		: :LK1•1/3			
						0x2 0x1		LK 1•1/3 LK1•1/2			
						0x0		LK1•1/1			
² S Audio Clock	0v81506	D15–13	<u> </u>	reserved	1	0.00			_		0 when being read.
Division Ratio	(16 bits)	D12-8		I ² S WS clock cycle setup	ws	CLKCYC[4:0]	Clo	ck period	0x0	R/W	o when being read.
Register	(10 510)	D12 0	[4:0]			021010[4.0] 0x1f=0x11		eserved		10,00	
(I2S_DV_AUDIO			[]			0x10		2 clocks			
CLK)						0xf		l clocks			
-						0xe		) clocks			
						0xd 0xc		) clocks 3 clocks			
						0xb		7 clocks			
						0xa		6 clocks			
						0x9		5 clocks			
						0x8 0x7		1 clocks 3 clocks			
						0x7 0x6		2 clocks			
						0x5	21	l clocks			
						0x4		) clocks			
						0x3 0x2		) clocks 3 clocks			
						0x2 0x1		7 clocks			
						0x0		6 clocks			]
		D7–0	BCLKDIV	I ² S bit clock division ratio select	BC	CLKDIV[7:0]		it clock	0x0	R/W	
			[7:0]			0xff		K1•1/512			
						0xfe 0xfd		.K1•1/510 .K1•1/508			
						:		:			
						0x2		LK1•1/6			
						0x1		LK1•1/4			
120 Ote-+/01	0-01-000	D/7 7			<u> </u>	0x0		LK1•1/2		l	l Durken t
I ² S Start/Stop	0x81508	D15-8		reserved	-	- Buov	-   _ l		-	-	0 when being read.
Register (I2S_START)	(16 bits)	D7	I2SBUSY	I ² S busy flag	11	Busy	0 Id	ie	0	R	Quuhan haire and
(120_01AN1)		D6-1	-	reserved I ² S start/stop control	4	- Start (run)		an	-	- D/M	0 when being read.
20 EIEO 0: ·	001 50	D0	I2SSTART	· · ·		otari (run)	0 St	ioh	0	R/W	l Duuhana hai an i
	0x8150a	D15-5	-	reserved		-	-	01-1-	-	-	0 when being read.
Register (I2S_ FIFO STAT)	(16 bits)	D4–2	FIFOSTAT [2:0]	I ² S FIFO state machine		OSTAT[2:0] 0x7-0x6		State served	0x0	R	
			[2.0]			0x7-0x0 0x5		LUSH			
						0x4		MPTY			
						0x3		LACK			
						0x2 0x1		FULL INIT			
						0x1 0x0		STOP			
		D1	I2SFIFOFF	I ² S FIFO full flag	1	Full		ot full	0	R	1
		D0	I2SFIFOEF	I ² S FIFO empty flag	+ +	Empty		ot empty	1	R	1
•	0x8150c	D15-11		reserved	Ê	· ·	_		_		0 when being read.
I ² S Interrunt			WEIF	I ² S FIFO whole empty int. flag	1	Cause of	0	ause of	0	R/W	Reset by writing 1.
	(16 bits)	010							-		
Control Register	(16 bits)	D10 D9			11	interrupt	0 lin	terrupt not	0	R/W	
Control Register	(16 bits)	D9	HEIF	I ² S FIFO half empty interrupt flag		interrupt occurred		curred	0	R/W R/W	
Control Register	(16 bits)	D9 D8		I ² S FIFO half empty interrupt flag I ² S FIFO one empty interrupt flag	· ·		1 × 1		0	R/W R/W	0 when being read
Control Register	(16 bits)	D9 D8 D7–3	HEIF OEIF -	I ² S FIFO half empty interrupt flag I ² S FIFO one empty interrupt flag reserved	1	occurred	0 00	curred	0	R/W –	0 when being read.
I ² S Interrupt Control Register (I2S_INT)	(16 bits)	D9 D8	HEIF	I ² S FIFO half empty interrupt flag I ² S FIFO one empty interrupt flag	1		0 00 - 0 Di		0		0 when being read.

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I ² S FIFO	0x81510	D15-0	I2SFIFO	I ² S FIFO (L-channel output data)	0 to 0xffff	0x0	W	0 when being read.
Register	(16 bits)		[15:0]					-
(I2S_FIFO)	0x81512	D15–0		I ² S FIFO (R-channel output data)				
	(16 bits)							

### 0x81600-0x81610

#### SRAM Controller

Register name	Addroop	Bit	Name	Function		Set	line		Init.	R/W	Remarks
							_	·	<u>  nnt.</u>		neillaiks
SRAMC		D15–12		#CE3 static wait cycle	С	E <i>x</i> _WT[3:0]	1	Wait cycle	0xf	R/W	
Wait Cycle	(16 bits)		[3:0]	configuration		0xf		15 cycles			
Configuration		D11–8		#CE2 static wait cycle		0xe		14 cycles	0xf	R/W	
Register				configuration		0xd		13 cycles			
(SRAMC_WT)		D7–4		#CE1 static wait cycle		:		:	0xf	R/W	
				configuration		0x2		2 cycles			
		D3–0		#CE0 static wait cycle		0x1		1 cycle	0xf	R/W	
			[3:0]	configuration		0x0		0 cycles			
SRAMC	0x81604	D15–4	-	reserved		-	-		-	-	0 when being read.
Device Size	(16 bits)	D3	CE3_SZ	#CE3 device size configuration	1	16 bits	0	8 bits	0	R/W	
Configuration		D2	CE2_SZ	#CE2 device size configuration	1	16 bits	0	8 bits	0	R/W	
Register		D1	CE1_SZ	#CE1 device size configuration	1	16 bits	0	8 bits	0	R/W	
(SRAMC_SIZE)		D0	CE0_SZ	#CE0 device size configuration	1	16 bits	0	8 bits	0	R/W	
SRAMC	0x81608	D15-4	-	reserved		-	-		-	-	0 when being read.
Device Mode	(16 bits)	D3	CE3_MOD	#CE3 device mode configuration	1	BSL	0	A0	0	R/W	
Configuration		D2	CE2_MOD	#CE2 device mode configuration	1	BSL	0	A0	0	R/W	
Register		D1	CE1_MOD	#CE1 device mode configuration	1	BSL	0	A0	0	R/W	
(SRAMC_MOD)		D0	CE0_MOD	#CE0 device mode configuration	1	BSL	0	A0	0	R/W	
SRAMC	0x8160c	D15-4	-	reserved		-	-		-	-	0 when being read.
Burst Read	(16 bits)	D3	CE3_RDBST	#CE3 burst read enable	1	Disable	0	Enable	0	R/W	
Control Register		D2	CE2_RDBST	#CE2 burst read enable	1	Disable	0	Enable	0	R/W	
(SRAMC_		D1	CE1_RDBST	#CE1 burst read enable	1	Disable	0	Enable	0	R/W	
RDBST)		D0	CE0_RDBST	#CE0 burst read enable	1	Disable	0	Enable	0	R/W	
SRAMC	0x81610	D15–2	-	reserved		-	-		-	-	0 when being read.
#CE1 Bus	(16 bits)	D1–0	CE1_DIV	#CE1 bus clock division ratio	С	E1_DIV[1:0]		Bus clock	0x0	R/W	
Clock Division			[1:0]	select		0x3		BCLK•1/8			
Register						0x2		BCLK•1/4			
(SRAMC_						0x1		BCLK•1/2			
CE1DIV)						0x0		BCLK•1/1			

### 0x81700-0x81710

#### Flash Controller

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
FLASHC	0x81700	D15	FLS_STAT	Flash status flag	1	Busy	0	Idle	1	R	
Control Register	(16 bits)	D14–11	-	reserved		-	-		-	-	0 when being read.
(FLASH_CTL)		D10	STOP	Flash erase/program stop	1	Stop	0	Ignored	0	W	0 when being read.
		D9	START HOLD	Hold period start	1	Start	0	Ignored	0	W	Write-protected
		D8	START	Flash erasing start	1	Start	0	Ignored	0	w	
		D7–3	-	reserved		-	-		-	-	0 when being read.
		D2	CHIP_ERS _EN	Flash chip erase enable	1	Enable	0	Disable	0	R/W	Write-protected
		D1	SCT_ERS _EN	Flash sector erase enable	1	Enable	0	Disable	0	R/W	
		D0	WR_EN	Flash programming enable	1	Enable	0	Disable	0	R/W	
FLASHC	0x81702	D15–7	-	reserved		-	-		-	-	0 when being read.
Sector Address Register	(16 bits)	D6–0	FLS_ADDR [6:0]	Erase sector address		Address	s[1(	6:10]	0x0	R/W	
(FLASH_ADDR)			[0:0]								
FLASHC Wait	0x81704	D15–3	_	reserved	Ī	-	_		-	-	0 when being read.
Register	(16 bits)	D2-0	FLS_WAIT	Flash read access wait cycle	FL	S_WAIT[2:0]		Wait cycle	0x7	R/W	-
(FLASH_WAIT)			[2:0]	setup		0x7		7 cycles			
						: 0x0		: 0 cycles			
FLASHC	0x81710	D15-8	-	reserved		-	-		-	-	0 when being read.
Protect Register	(16 bits)	D7–0	FLS_PROT	FLASHC register protect flag	W	riting 100101	10	(0x96)	0x0	R/W	-
(FLASH_PROT)			[7:0]		the Wi	noves the wr FLASH_CT riting another ite protection	L re val	egister.			

#### 0x81800-0x8182e DMA Controller Register name Address Function Setting Init. R/W Remarks Bit Name DMAC General 0x81800 D15-4 reserved _ 0 when being read. Control Register (16 bits) DMAON3 D3 DMAC Ch.3 enable 1 Enable 0 Disable R/W 0 (DMA CTL) D2 DMAON2 DMAC Ch.2 enable 1 Enable 0 Disable 0 R/W DMAON1 1 Enable 0 Disable D1 DMAC Ch.1 enable 0 R/W D0 DMAON0 1 Enable 0 Disable 0 R/W DMAC Ch.0 enable DMAC Control 0x81804 TBL BASE DMAC control table base address 0x0 to 0xffff R/W TBL BASE[9:0] is D15-0 0x0 Table Base (TBL_BASE[23:0] = 0x0 to (low-order 16 bits) fixed at 0 (cannot be (16 bits) [15:0] Address I ow 0xfffc00, a 1,024-byte boundary altered). Reaister address within a RAM) (DMA TBL BASEL) DMAC Control 0x81806 D15-8 reserved 0 when being read. Table Base TBL BASE DMAC control table base address (16 bits) D7-0 0x0 to 0xff 0xc R/W Address High [23:16] (high-order 8 bits) (TBL BASE[23:0] = 0x0 to Register 0xfffc00, a 1,024-byte boundary (DMA_TBL address within a RAM) BASEH) DMAC Interrupt 0x81808 D15-4 reserved 0 when being read. Enable Register (16 bits) DMAIE3 D3 DMAC Ch.3 interrupt enable 1 Fnable 0 Disable 0 R/W (DMA_IE) D2 DMAIE2 DMAC Ch.2 interrupt enable 1 Enable 0 Disable 0 R/W D1 DMAIE1 DMAC Ch.1 interrupt enable 1 Enable 0 Disable 0 R/W D0 DMAIE0 0 Disable DMAC Ch.0 interrupt enable 1 Enable 0 R/W DMAC Trigger 0x81810 D15-8 reserved 0 when being read. TRG_SEL3[1:0] Trigger source Select Register (16 bits) TRG SEL3 Ch.3 trigger select R/W D7-6 0x0 (DMA TRG [1:0] 0x3 USI Ch.1 Tx SEL) 0x2 12S I 0x1 reserved No hard trigger 0x0 TRG_SEL2 Ch.2 trigger select D5-4 TRG_SEL2[1:0] Trigger source 0x0 R/W [1:0] USI Ch.1 Rx 0x3 0x2 T16P 0x1reserved 0x0 No hard trigger TRG_SEL1 Ch.1 trigger select D3-2 TRG SEL1[1:0] Trigger source 0x0 R/W [1:0] 0x3 USI Ch.0 Tx 0x2 I²S R 0x1 ADC No hard trigger 0x0 D1-0 TRG_SEL0 Ch.0 trigger select TRG_SEL0[1:0] Trigger source R/W 0x0 [1:0] USI Ch.0 Rx 0x3 0x2 12S I T16P 0x1 0x0 No hard trigger DMAC Trigger 0 when being read. 0x81814 D15-4 reserved Flag Register (16 bits) D3 TRG3 Ch.3 software trigger/trigger status (W) 0 R/W 0 (W) 1 (DMA TRG D2 TRG2 Ch.2 software trigger/trigger status Soft trigger Ignored 0 R/W FLG) D1 TRG1 Ch.1 software trigger/trigger status 0 R/W (R) (R) TRG0 Triggered Not triggered D0 Ch.0 software trigger/trigger status 0 R/W DMAC End-of-0x81818 D15-4 reserved 0 when being read. Transfer Flag (16 bits) ENDE3 Ch.3 end-of-transfer flag 1 Finished 0 Not finished R/W Reset by writing 1. D3 Ω Register D2 ENDF2 Ch.2 end-of-transfer flag 1 Finished 0 Not finished 0 R/W (DMA_END ENDF1 0 Not finished D1 Ch.1 end-of-transfer flag 1 Finished 0 R/W Ch.0 end-of-transfer flag FLG) D0 ENDF0 1 Finished 0 Not finished 0 R/W DMAC Running 0x81820 D15-4 reserved 0 when being read. Status Register 1 Running (16 bits) D3 BUN3 Ch.3 running status 0 Idle/paused 0 R (DMA_RUN_ RUN2 0 Idle/paused D2 Ch.2 running status 1 Running 0 R STA) RUN1 Running 0 Idle/paused R D1 Ch.1 running status 1 0 RUN0 1 Running 0 Idle/paused D0 Ch.0 running status 0 R DMAC Pause 0x81824 D15-4 reserved 0 when being read. _ Status Register (16 bits) PAUSE3 Ch.3 pause status 1 Paused 0 Not paused 0 R D3 (DMA_PAUSE_ PAUSE2 Ch.2 pause status 1 Paused 0 Not paused R D2 0 STA) PAUSE1 1 Paused R 0 Not paused D1 Ch.1 pause status 0 D0 PAUSE0 Ch.0 pause status 1 Paused 0 Not paused 0 R DMAC Data DBUF 0x8182c D15-0 DMAC transfer data buffer 0x0 to 0xffff 0x0 R Buffer Low (16 bits) (low-order 16 bits) [15:0] Register (DMA DATA BUFL) DMAC Data DBUE 0x8182e D15-0 DMAC transfer data buffer 0x0 to 0xffff 0x0 R Buffer High (16 bits) [31:16] (high-order 16 bits) Register (DMA_DATA_ BUFH)

0x81900-0x81914

#### LCD Controller

Register name	Address	Bit	Name	Function		Sett	ing	Init.	R/W	Remarks
LCDC Frame	0x81900	D15	FRMIE	Frame interrupt enable	1 Ena	ble	0 Disable	0	R/W	
Interrupt	(16 bits)	D14–0	-	reserved		-		-	-	0 when being read.
Enable Register										
(LCDC_FRMIE)										
Status and	0x81902	D15	FRMIF	Frame interrupt flag	1 Occ	urred	0 Not occurred	0	R/W	Reset by writing 1.
Power Save	(16 bits)	D14–10	-	reserved				-	-	0 when being read.
Configuration		D9	FIFOEF	LCDC FIFO empty flag	1 Emp	oty	0 Not empty	0	R	
Register (LCDC_PS)		D8	-	reserved		-		-	-	0 when being read.
(LCDC_F3)		D7	VNDPF	Vertical display status flag	1 VNC	DP	0 VDP	0	R	
		D6-2	-	reserved		-		-	-	0 when being read.
		D1–0	PSAVE[1:0]	Power save mode select		/E[1:0]	Mode	0x0	R/W	
						x3 x2	Normal Doze			
						x2 x1	reserved			
						x0	Power save			
Horizontal Non-	0x81904	D15–5		reserved		-		_	_	0 when being read.
Display Period	(16 bits)	D4-0	HNDP[4:0]	Horizontal non-display period		0 to	31	0x0	R/W	o mion boing road.
Register	(,			setup		(32 to 28		0,10		
(LCDC_HNDP)						(				
Horizontal	0x81906	D15–7	_	reserved		_		-	-	0 when being read.
Panel Size	(16 bits)	D6-0	HSIZE[6:0]	Horizontal resolution setup		1 to	127	0x0	R/W	<u> </u>
Register	. ,			· · · · · · · · · · · · · · ·	(	16 to 102	24 pixels)			
(LCDC_HSIZE)					,		• •			
Vertical Non-	0x81908	D15–6	-	reserved		-		-	-	0 when being read.
Display Period	(16 bits)	D5-0	VNDP[5:0]	Vertical non-display period setup		0 to	63	0x0	R/W	
Register						(0 to 63	lines)			
(LCDC_VNDP)										
Vertical Panel	0x8190a	D15–10	-	reserved		-		-	-	0 when being read.
Size Register	(16 bits)	D9–0	VSIZE[9:0]	Vertical resolution setup		0 to 1	023	0x0	R/W	
(LCDC_VSIZE)						(1 to 102	4 lines)			
MOD Rate	0x8190c	D15–6	-	reserved		-		-	-	0 when being read.
Counter Setup	(16 bits)	D5–0	MOD[5:0]	LCD MOD rate setup		0 to	63	0x0	R/W	
Register										
(LCDC_MOD)										
LCDC Display	0x8190e	D15–3	-	reserved				-	-	0 when being read.
Mode 1 Register	(16 bits)	D2-0	BPP[2:0]	Bit-per-pixel mode select		P[2:0]	Mode	0x0	R/W	
(LCDC_DMD1)						-0x3	reserved			
						x2 x1	4 bpp 2 bpp			
						x0	2 bpp 1 bpp			
LCDC Display	0x81910	D15_14	_	reserved	1			_		0 when being read.
Mode 2 Register		D13=14	- FPSMASK	FPSHIFT mask enable	1 Enal	ble I	0 Disable	0	 R/W	o men being reau.
(LCDC_DMD2)	(10 010)		DWD[2:0]	STN panel data width select		D[2:0]	Data width	0x0	R/W	
,,		512-10	[]			-0x5	reserved	0.00		
						x4	1 bit			
					0x3-	-0x2	reserved			
						x1	8 bits			
					-	x0	4 bits			
		D9	SWINV	Software video invert	1 Inve		0 Normal	0	R/W	
		D8	BLANK	Display blank enable	1 Blank 0 Normal		0	R/W		
		D7–0	-	reserved	L	_		-	-	0 when being read.
Screen Display	0x81912	D15–0	SADDR	Screen display start address	0 to 0xfffe		0x0	R/W	SADDR0 (D0) is	
Start Address	(16 bits)		[15:0]	low-order 16 bits					fixed at 0.	
Low Register										
(LCDC_SADDR1)					<u> </u>				<u> </u>	 
Screen Display	0x81914	D15-8	-	reserved	<u> </u>			-	-	0 when being read.
Start Address	(16 bits)	D7–0	SADDR	Screen display start address		0 to	0xff	0x0	R/W	
High Register			[23:16]	high-order 8 bits						
(LCDC_SADDR2)		l		1	1					

#### 8-bit Programmable Timer Ch.0

						•			
Register name	Address	Bit	Name	Function	S	etting	Init.	R/W	Remarks
T8F Ch.0 Input	0x81a00	D15–4	-	reserved		-	-	-	0 when being read.
Clock Select	(16 bits)	D3–0	DF[3:0]	T8F input clock select	DF[3:0]	Clock	0x0	R/W	
Register				(Prescaler output clock)	0xf	reserved	1		
(T8F_CLK0)					0xe	PCLK1•1/16384			
					0xd	PCLK1•1/8192			
					0xc	PCLK1•1/4096			
					0xb	PCLK1•1/2048			
					0xa	PCLK1•1/1024			
					0x9	PCLK1•1/512			
					0x8	PCLK1•1/256			
					0x7	PCLK1•1/128			
					0x6	PCLK1•1/64			
					0x5 0x4	PCLK1•1/32 PCLK1•1/16			
					0x4 0x3	PCLK1•1/18 PCLK1•1/8			
					0x3 0x2	PCLK1•1/8			
					0x1	PCLK1•1/2			
					0x0	PCLK1•1/1			
T8F Ch.0	0x81a02	D15-8	_	reserved		-	-	-	0 when being read.
Reload Data	(16 bits)	D7-0	TR[7:0]	T8F reload data	0x0	) to 0xff	0x0	R/W	Ŭ
Register	` '			TR7 = MSB					
(T8F_TR0)				TR0 = LSB					
T8F Ch.0	0x81a04	D15-8	-	reserved		_	-	-	0 when being read.
Counter Data	(16 bits)	D7–0	TC[7:0]	T8F counter data	0x0	) to 0xff	0xff	R	-
Register	· /			TC7 = MSB					
(T8F_TC0)				TC0 = LSB					
T8F Ch.0	0x81a06	D15–12	-	reserved		_	-	-	0 when being read.
Control Register	(16 bits)	D11-8	TFMD[3:0]	Fine mode setup	0x0	) to 0xf	0x0	R/W	Set a number of times
(T8F_CTL0)									to insert delay into a
									16-underflow period.
		D7–5	-	reserved		-	-	-	0 when being read.
		D4	TRMD	Count mode select	1 One shot	0 Repeat	0	R/W	
		D3–2	-	reserved		-	-	-	0 when being read.
		D1	PRESER	Timer reset	1 Reset	0 Ignored	0	W	
		D0	PRUN	Timer run/stop control	1 Run	0 Stop	0	R/W	
T8F Ch.0	0x81a08	D15–9	-	reserved			-	-	0 when being read.
Interrupt	(16 bits)	D8	T8FIE	T8F interrupt enable	1 Enable	0 Disable	0	R/W	
Control Register		D7–1	-	reserved		-	-	-	0 when being read.
(T8F_INT0)		D0	T8FIF	T8F interrupt flag	1 Cause of	0 Cause of	0	R/W	Reset by writing 1.
					interrupt	interrupt not			
					occurred	occurred			

### 0x81a10-0x81a18

0x81a00-0x81a08

### 8-bit Programmable Timer Ch.1

Register name	Address	Bit	Name	Function	S	etting	Init.	R/W	Remarks
T8F Ch.1 Input	0x81a10	D15–4	-	reserved		_	-	-	0 when being read.
Clock Select	(16 bits)	D3–0	DF[3:0]	T8F input clock select	DF[3:0]	Clock	0x0	R/W	
Register				(Prescaler output clock)	0xf	reserved			
(T8F_CLK1)					0xe	PCLK2•1/16384			
					0xd	PCLK2•1/8192			
					0xc	PCLK2•1/4096			
					0xb	PCLK2•1/2048			
					0xa	PCLK2•1/1024			
					0x9	PCLK2•1/512			
					0x8	PCLK2•1/256			
					0x7	PCLK2•1/128			
					0x6	PCLK2•1/64			
					0x5	PCLK2•1/32			
					0x4	PCLK2•1/16			
					0x3	PCLK2•1/8			
					0x2	PCLK2•1/4			
					0x1	PCLK2•1/2			
					0x0	PCLK2•1/1			
T8F Ch.1	0x81a12	D15-8	-	reserved		-	-	-	0 when being read.
Reload Data	(16 bits)	D7–0	TR[7:0]	T8F reload data	0x0	) to 0xff	0x0	R/W	
Register				TR7 = MSB					
(T8F_TR1)				TR0 = LSB					
T8F Ch.1	0x81a14	D15-8	-	reserved		-	-	-	0 when being read.
Counter Data	(16 bits)	D7–0	TC[7:0]	T8F counter data	0x0	) to 0xff	0xff	R	-
Register				TC7 = MSB					
(T8F_TC1)				TC0 = LSB					

#### Appendix A: List of I/O Registers

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
T8F Ch.1	0x81a16	D15-12	-	reserved		-	-		-	-	0 when being read.
Control Register	(16 bits)	D11-8	TFMD[3:0]	Fine mode setup		0x0 t	to 0	xf	0x0	R/W	Set a number of times
(T8F_CTL1)											to insert delay into a
											16-underflow period.
		D7–5	-	reserved		-	-		-	-	0 when being read.
		D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
		D3–2	-	reserved		-	_		-	-	0 when being read.
		D1	PRESER	Timer reset	1	Reset	0	Ignored	0	W	
		D0	PRUN	Timer run/stop control	1	Run	0	Stop	0	R/W	
T8F Ch.1	0x81a18	D15–9	-	reserved		-	-		-	-	0 when being read.
Interrupt	(16 bits)	D8	T8FIE	T8F interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D7–1	-	reserved		-	_		-	-	0 when being read.
(T8F_INT1)		D0	T8FIF	T8F interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
						interrupt		interrupt not			
						occurred		occurred			

#### 0x81a20-0x81a28

### 8-bit Programmable Timer Ch.2

Register name	Address	Bit	Name	Function		Se	ettin	g	Init.	R/W	Remarks
T8F Ch.2 Input	0x81a20	D15–4	-	reserved			-		-	-	0 when being read.
Clock Select	(16 bits)	D3–0	DF[3:0]	T8F input clock select		DF[3:0]		Clock	0x0	R/W	
Register				(Prescaler output clock)		0xf		reserved			
(T8F_CLK2)						0xe		LK2•1/16384			
						0xd		LK2•1/8192			
						0xc		LK2•1/4096			
						0xb 0xa		LK2•1/2048 LK2•1/1024			
						0xa 0x9		CLK2•1/1024			
						0x8		CLK2•1/256			
						0x0 0x7		CLK2•1/128			
						0x6		CLK2•1/64			
						0x5	Р	CLK2•1/32			
						0x4		CLK2•1/16			
						0x3		PCLK2•1/8			
						0x2		PCLK2•1/4			
						0x1		PCLK2•1/2			
			1			0x0	F	PCLK2•1/1			
T8F Ch.2	0x81a22	D15-8	-	reserved			-		-	-	0 when being read.
Reload Data	(16 bits)	D7–0	TR[7:0]	T8F reload data		0x0	to 0	lxff	0x0	R/W	
Register				TR7 = MSB							
(T8F_TR2)			1	TR0 = LSB						 	
T8F Ch.2	0x81a24	D15-8	-	reserved			-		-	-	0 when being read.
Counter Data	(16 bits)	D7–0	TC[7:0]	T8F counter data		0x0	to 0	lxff	0xff	R	
Register				TC7 = MSB							
(T8F_TC2)				TC0 = LSB	<u> </u>						
T8F Ch.2	0x81a26	-		reserved			-		-	-	0 when being read.
Control Register	(16 bits)	D11–8	TFMD[3:0]	Fine mode setup		0x0	to C	Dxf	0x0	R/W	Set a number of times
(T8F_CTL2)											to insert delay into a
		D7–5		reserved	-				_	-	16-underflow period. 0 when being read.
		D7=3	- TRMD	Count mode select	1	One shot	10	Repeat	0	R/W	o when being read.
		D3-2	_	reserved	+-1			riepear	-	-	0 when being read.
		D0 2	PRESER	Timer reset	1	Reset	0	Ignored	0	w	o when being read.
		D0	PRUN	Timer run/stop control		Run		Stop	0	R/W	
T8F Ch.2	0x81a28	D15–9	-	reserved	+		-			-	0 when being read.
Interrupt	(16 bits)	D8	T8FIE	T8F interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register	, i	D7–1	-	reserved	1		-		-	-	0 when being read.
(T8F_INT2)		D0	T8FIF	T8F interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
						interrupt		interrupt not			
						occurred		occurred			

#### 0xffff84–0xffffd0

### S1C17 Core I/O

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Processor ID	0xffff84	D7-0	IDIR[7:0]	Processor ID	0x10	0x10	R	
Register	(8 bits)			0x10: S1C17 Core				
(IDIR)								
Debug RAM	0xffff90	D31-24	-	Unused (fixed at 0)	0x0	0x0	R	
Base Register	(32 bits)	D23-0	DBRAM[23:0]	Debug RAM base address	0xfffc0	0xfff	R	
(DBRAM)				-		c0		

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
Debug Control	0xffffa0	D7	IBE4	Instruction break #4 enable	1	Enable	0	Disable	0	R/W	
Register	(8 bits)	D6	IBE3	Instruction break #3 enable	1	Enable	0	Disable	0	R/W	
(DCR)		D5	IBE2	Instruction break #2 enable	1	Enable	0	Disable	0	R/W	
		D4	DR	Debug request flag	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
		D3	IBE1	Instruction break #1 enable	1	Enable	0	Disable	0	R/W	
		D2	IBE0	Instruction break #0 enable	1	Enable	0	Disable	0	R/W	
		D1	SE	Single step enable	1	Enable	0	Disable	0	R/W	
		D0	DM	Debug mode	1	Debug mode	0	User mode	0	R	
Instruction	0xffffb4	D31-24	-	reserved		-	-		-	-	0 when being read.
Break Address	(32 bits)	D23–0	IBAR1[23:0]	Instruction break address #1		0x0 to	0x	ffffff	0x0	R/W	
Register 1				IBAR123 = MSB							
(IBAR1)				IBAR10 = LSB							
Instruction	0xffffb8	D31–24	-	reserved		-	-		-	-	0 when being read.
Break Address	(32 bits)	D23–0		Instruction break address #2		0x0 to	0x	ffffff	0x0	R/W	
Register 2				IBAR223 = MSB							
(IBAR2)				IBAR20 = LSB							
Instruction	0xffffbc	D31–24	-	reserved		-	-		-	-	0 when being read.
Break Address	(32 bits)	D23–0	IBAR3[23:0]	Instruction break address #3		0x0 to	0x	ffffff	0x0	R/W	
Register 3				IBAR323 = MSB							
(IBAR3)				IBAR30 = LSB							
Instruction	0xffffd0	D31–24		reserved		-	-		-	-	0 when being read.
Break Address	(32 bits)	D23–0	IBAR4[23:0]	Instruction break address #4		0x0 to	0x	ffffff	0x0	R/W	
Register 4				IBAR423 = MSB							
(IBAR4)				IBAR40 = LSB							

# **Appendix B: Power Saving**

Current consumption depends, to a large degree, on the CPU operating mode, operating clock frequency, and the peripheral circuits to be activated. This chapter summarizes the control to save power.

Figure B.1 shows the S1C17803 clock system.




Figure B.1 Clock System

The following shows the clock systems that can be controlled with software and power saving control methods. For details of control registers and control methods, see the chapter for each module.

#### System sleep (disabling all clocks)

• Executing the slp instruction

Execute the slp instruction if all of the system can be stopped. In SLEEP mode, the CPU stops operating and the CMU stops supplying a clock to each functional module. Therefore, all peripheral circuits (except the OSC1 oscillator circuit and RTC) stop operating.

The CPU is reawaken from SLEEP mode by initial reset, RTC interrupt, #NMI signal, or other interrupt from an external device (port input interrupt).

#### System clock

- Selecting the clock source (CMU module) Either OSC3 or OSC1 can be selected as the system clock source. If the application can process the task with a low-speed clock, select OSC1 as the system clock source to reduce current consumption.
- Disabling the OSC3 oscillator circuit (CMU module) Using OSC1 for the system clock and disabling the OSC3 oscillator circuit achieves more reduction of current consumed.
- Selecting a low system clock (CMU module) The CMU module provides a clock divider to set the system clock speed to 1/1 to 1/32 of the OSC3 clock. By running the S1C17803 with the lowest speed required for the application's task, current consumption can be reduced.

#### CPU clock (CCLK)

#### · Executing the halt instruction

Execute the halt instruction if there is no task to be processed by the CPU such as when the display on the LCD is only required or when the CPU is waiting an interrupt. Although the CPU enters HALT mode and stops operating, the peripheral modules keep the status when the halt instruction is executed. So the LCD controller and the peripheral modules used to generate an interrupt can be made to be run. Power saving effect will be enhanced by disabling the unnecessary oscillator and peripheral modules before executing the halt instruction. The CPU reactivates from HALT mode by an interrupt from the ports or peripheral modules that are being operated in HALT mode.

#### **Peripheral clocks**

• Disabling peripheral clocks (CMU, CLG, and PSC modules)

The peripheral clock supply can be disabled if the peripheral modules listed below can be placed in standby state.

Clock	Clock enable bit	Peripheral modules
PCLK_SOC	PCLKSOC_EN/	<ul> <li>Prescaler Ch.0 (PSC Ch.0)</li> </ul>
	CMU_CLKCTL register	<ul> <li>Clock generator (CLG)</li> </ul>
		• UART
		<ul> <li>I²C master (I2CM)</li> </ul>
		<ul> <li>I²C slave (I2CS)</li> </ul>
		Interrupt controller (ITC)
PCLK1	PCLK1_EN/	<ul> <li>Prescaler Ch.1 (PSC Ch.1)</li> </ul>
	CMU_CLKCTL register	<ul> <li>8-bit programmable timer Ch.0 (T8F Ch.0)</li> </ul>
		<ul> <li>16-bit PWM timer (T16A)</li> </ul>
		<ul> <li>16-bit audio PWM timer (T16P)</li> </ul>
		<ul> <li>Universal serial interface Ch.0 (USI Ch.0)</li> </ul>
		• I ² S (I2S)
PCLK2	PCLK2_EN/	<ul> <li>Prescaler Ch.2 (PSC Ch.2)</li> </ul>
	CMU_CLKCTL register	<ul> <li>8-bit programmable timer Ch.1, Ch.2 (T8F Ch.1, Ch.2)</li> </ul>
		<ul> <li>Universal serial interface Ch.1 (USI Ch.1)</li> </ul>
		<ul> <li>A/D converter (ADC)</li> </ul>
		<ul> <li>I/O ports and port MUX (GPIO)</li> </ul>
		<ul> <li>Watchdog timer (WDT)</li> </ul>
		<ul> <li>Remote controller (REMC)</li> </ul>
		<ul> <li>Card interface (CARD)</li> </ul>
		<ul> <li>Real-time clock (RTC) registers</li> </ul>
		• BBRAM

Table B.1 Peripheral Modules and Operating Clock
--------------------------------------------------

Table B.2 lists the clock control conditions and how to suspend/resume the CPU operation.

Current con- sumption	OSC1	OSC3	CPU (CCLK)	Peripherals	CPU suspending method	CPU resuming method
↑ Low	Oscillating	Stop	Stop	Stop	slp instruction	1
	Oscillating	Stop	Stop	Stop (only RTC is running)	slp instruction	1, 2
	Oscillating (System clock)	Stop	Stop	Stop (only RTC is running)	halt instruction	1, 2
	Oscillating (System clock)	Stop	Stop	Run	halt instruction	1, 2, 3
	Oscillating (System clock)	Stop	Run	Run		
	Oscillating	Oscillating (System clock)	Stop	Run	halt instruction	1, 2, 3
	Oscillating	Oscillating (System clock)	Run (with low- speed clock)	Run		
High ↓	Oscillating	Oscillating (System clock)	Run (OSC3•1/1)	Run		

Clearing HALT and SLEEP modes (CPU resuming methods)

- Resuming by a port input interrupt, #RESET or #NMI The CPU resumes operating by occurrence of a cause of port input interrupt, #RESET, or #NMI.
- 2. Resuming by the RTC The CPU resumes operating by occurrence of a cause of RTC interrupt.
- 3. Resuming by a peripheral or a debug interrupt (issuing an ICD forced break)

The CPU resumes operating by occurrence of a cause of interrupt in a peripheral whose interrupt is enabled. If the IE flag in the CPU has been set to 0, the CPU does not accept the interrupt request and starts executing the instructions that follow the halt instruction. If the IE flag has been set to 1, the CPU executes the interrupt handler.

#### Battery backup mode

- Turning the system power (LVDD, BUSIO_VDD, IO1_VDD, IO2_VDD, AVDD) off
   If the system uses separated the system power and RTCVDD power sources, it is possible to operate only the
   RTCVDD system circuits (RTC, OSC1, and BBRAM) with the system power turned off to reduce current
   consumption. Turning the system power off reduces leakage current that cannot be reduced in SLEEP mode.
   The #STBY and WAKEUP pins that have been provided in the RTC module are used for controlling this
   function. Refer to the "Real-Time Clock (RTC)" chapter for more information on the control.
- **Note**: The battery backup mode can help reduce current consumption when many parts are used in the external circuit or if the *VDD/AVDD system circuits will be deactivated for a relatively long time. Depending on the system configuration, the SLEEP mode may be efficient for saving power. Take these conditions into consideration at the system design stage.

# **Appendix C: Mounting Precautions**

This section describes various precautions for circuit board design and IC mounting.

#### **Oscillator circuit**

- Oscillation characteristics depend on factors such as components used (resonator, Rf, CG, CD) and circuit board patterns. In particular, with ceramic or crystal resonators, select the appropriate external resistor (Rf) and capacitors (CG, CD) only after fully evaluating components actually mounted on the circuit board.
- Oscillator clock disturbances caused by noise may cause malfunctions. To prevent such disturbances, consider the following points. The latest devices, in particular, are manufactured by microscopic processes, making them especially susceptible to noise.


Areas in which noise countermeasures are especially important include the OSC2 pin and related circuit components and wiring. OSC1 pin handling is equally important. The noise precautions required for the OSC1 and OSC2 pins are described below. We also recommend applying similar noise countermeasures to the high-speed oscillator circuit, such as the OSC3 and OSC4 pins and wiring.

- (1) Components such as a resonator, resistors, and capacitors connected to the OSC1 (OSC3) and OSC2 (OSC4) pins should have the shortest connections possible.
- (2) Wherever possible, avoid locating digital signal lines within 3 mm of the OSC1 (OSC3) and OSC2 (OSC4) pins or related circuit components and wiring. Rapidly-switching signals, in particular, should be kept at a distance from these components. Since the spacing between layers of multi-layer printed circuit boards is a mere 0.1 mm to 0.2 mm, the above precautions also apply when positioning digital signal lines on other layers.

Never place digital signal lines alongside such components or wiring, even if more than 3 mm distance or located on other layers. Avoid crossing wires.

(3) Use Vss to shield OSC1 (OSC3) and OSC2 (OSC4) pins and related wiring (including wiring for adjacent circuit board layers). Layers wired should be adequately shielded as shown to the right. Fully ground adjacent layers, where possible. At minimum, shield the area at least 5 mm around the above pins and wiring.

Even after implementing these precautions, avoid configuring digital signal lines in parallel, as described in (2) above. Avoid crossing even on discrete layers, except for lines carrying signals with low switching frequencies.



(4) After implementing these precautions, check the output clock waveform by running the actual application program within the product. Use an oscilloscope to check outputs from the CMU_CLK pin.

You can check the quality of the OSC3 output waveform via the CMU_CLK output. Confirm that the frequency is as designed, is free of noise, and has minimal jitter.

You can also check the quality of the OSC1 waveform via the CMU_CLK output. In particular, enlarge the areas before and after the clock rising and falling edges and take special care to confirm that the regions approximately 100 ns to either side are free of clock or spiking noise.

Failure to observe precautions (1) to (3) adequately may lead to jitter in the OSC3 output and noise in the OSC1 output. Jitter in the OSC3 output will reduce operating frequencies, while noise in the OSC1 output will destabilize timers operated by the OSC1 clock as well as CPU Core operations when the system clock switches to OSC1.


#### Reset circuit

- The reset signal input to the #RESET pin when power is turned on will vary, depending on various factors, such as power supply start-up time, components used, and circuit board patterns. Constants such as capacitance and resistance should be determined through testing with real-world products. Account for resistance fluctuations when setting the #RESET pin pull-up resistance for constants settings.
- Components such as capacitors and resistors connected to the #RESET pin should have the shortest connections possible to prevent noise-induced resets.

#### Power supply circuit

Sudden power supply fluctuations due to noise will cause malfunctions. Consider the following issues.

- (1) Connections from the power supply to the *VDD (LVDD, BUSIO_VDD, IO1_VDD, IO2_VDD, AVDD) and Vss pins should be implemented via the shortest, thickest patterns possible. In particular, the power supply for AVDD affects A/D conversion precision.
- (2) If a bypass capacitor is connected between *VDD and Vss, connections between the *VDD and Vss pins should be as short as possible.




#### A/D Converter

• When the A/D converter is not used, the power supply pin AVDD for the analog system should be connected to IO1_VDD.

#### **Signal line location**

- To prevent electromagnetically-induced noise arising from mutual induction, large-current signal lines should not be positioned close to circuits susceptible to noise, such as oscillators.
- Locating signal lines in parallel over significant distances or crossing signal lines operating at high speed will cause malfunctions due to noise generated by mutual interference. Specifically, avoid positioning crossing signal lines operating at high speed close to circuits susceptible to noise, such as oscillators and analog inputs.



#### **Noise-induced malfunctions**

Check the following five points if you suspect the presence of noise-induced IC malfunctions.

(1) TEST pin

If this pin is exposed to high-level noise, the entire IC enters test mode or a high-impedance state and becomes inoperable. In such cases, the IC will not be restored, even when the pin is returned to a low level. Therefore, always make sure the TEST pin is connected to GND on the circuit board. Although the IC contains internal pull-down resistors, it is susceptible to noise because these resistors are high impedance (approximately 50 to 100 k $\Omega$ ).

(2) DSIO pin

Low-level noise to this pin will cause a switch to debug mode. The switch to debug mode can be confirmed by the clock output from DCLK and a High signal from the DST2 pin.

For the product version, we recommend connecting the DSIO pin directly to IO1_VDD or pulling up the DISO pin using a resistor not exceeding 10 k $\Omega$ . The IC includes an internal pull-up resistor. The resistor has a relatively high impedance of 100 k $\Omega$  to 500 k $\Omega$  and is not noise-resistant.

#### (3) #RESET pin

Low-level noise to this pin will reset the IC. Depending on the input waveform, the reset may not proceed correctly. This is more likely to occur if, due to circuit design choices, the impedance is high when the reset input is high.

(4) #NMI pin

Low-level noise to this pin causes an NMI interrupt. Due to the circuit design, this situation tends to occur when the #NMI pin is in the high state, with high impedance. Lower the impedance of #NMI when it is held high, or incorporate corrective measures into the software to protect against erratic operations.

(5) *VDD and Vss power supply

The IC will malfunction at the instant when noise falling below the rated voltage is input. Incorporate countermeasures on the circuit board, including close patterns for circuit board power supply circuits, noisefiltering decoupling capacitors, and surge/noise prevention components on the power supply line.

Perform the inspections described above using an oscilloscope capable of observing waveforms of at least 200 MHz. It may not be possible to observe high-speed noise events with a low-speed oscilloscope.

If you detect potential noise-induced malfunctions while observing the waveform with an oscilloscope, recheck with a low-impedance (less than 1 k $\Omega$ ) resistor connecting the relevant pin to GND or to the power supply. Malfunctions at that pin are likely if changes are visible, such as the malfunction disappearing, becoming less frequent, or the phenomena changing.

The TEST, DSIO, #RESET, and #NMI input circuits described above detect input signal edges and are susceptible to malfunctions induced by spike noise. This makes these digital signal pins the most susceptible to noise. To reduce potential noise, keep the following two points in mind when designing circuit boards:

- (A) It is important to lower the signal-driving impedance, as described above. Connect pins to the power supply or GND, with impedance of 1 k $\Omega$  or less, preferably 0  $\Omega$ . The signal lines connected should be no longer than approximately 5 mm.
- (B) Parallel routing of signal lines with other digital lines on the board is undesirable, since the noise generated when the signal changes from High to Low or vice versa may adversely affect the digital lines. The signal may be subject to the most noise when signal lines are laid between multiple signal lines whose states change simultaneously. Take corrective measures by shortening the parallel distance (to several cm) or separating signal lines (2 mm or more).

#### Handling of light (for bare chip mounting)

The characteristics of semiconductor components can vary when exposed to light. ICs may malfunction or nonvolatile memory data may be corrupted if ICs are exposed to light.

Consider the following precautions for circuit boards and products in which this IC is mounted to prevent IC malfunctions attributable to light exposure.

- (1) Design and mount the product so that the IC is shielded from light during use.
- (2) Shield the IC from light during inspection processes.
- (3) Shield the IC on the upper, underside, and side faces of the IC chip.
- (4) Mount the IC chip within one week of opening the package. If the IC chip must be stored before mounting, take measures to ensure light shielding.
- (5) Adequate evaluations are required to assess nonvolatile memory data retention characteristics before product delivery if the product is subjected to heat stress exceeding regular reflow conditions during mounting processes.

#### Miscellaneous

This product series is manufactured using 0.35  $\mu m$  microscopic processes.

Although it is designed to ensure basic IC reliability meeting EIAJ and MIL standards, consider the following points when mounting the product.

All oscillator input/output pins use direct connections to internal 0.35 µm transistors. In addition to physical damage during mounting, minor variations over time may result in electrical damage arising from disturbances in the form of voltages exceeding the absolute maximum rating. The following factors can give rise to these variations:

- (1) Electromagnetically-induced noise from industrial power supplies used in mounting reflow, reworking after mounting, and individual characteristic evaluation (testing) processes
- (2) Electromagnetically-induced noise from a solder iron when soldering

In particular, during soldering, take care to ensure that the soldering iron GND (tip potential) has the same potential as the IC GND.

## **Revision history**

Code No.	Page	Contents
1820400	All	New anactment
11820401	1-11	Changed "Table 1.3.2.2 Clock Pin List"
	4-3	Changed "Table 4.3.1 I/O Group and I/O Interface Voltage"
	6-2	Changed "Figure 6.3.1.1 OSC3 Oscillator Circuit"
		Changed "Structure of the OSC3 oscillator circuit"
	10-7	Changed "Table 10.4.1 Setting Read Access Wait Cycle"
	10-11	Changed "Table 10.6.4 Setting Read Access Wait Cycle"
	15-3	Changed "Compare buffers"
	18-4	Changed "Data reception control"
	18-5	Changed "Overrun error"
	19-1	Changed "19.1 USI Module Overview"
	19-3	Changed "Transfer clock"
		Deleted "Figure 19.3.1 I2C Clock in I2C Slave Mode"
		Deleted "Figure 19.3.2 Example of Delayed I2C Clock"
	19-4	Changed "19.4 USI Module Settings"
	19-5	Changed "SPI clock polarity and phase settings (master mode and slave mode)"
		Deleted "Receive data mask function (master mode and slave mode)"
	19-7	Changed "Figure 19.5.1.2 Data Receiving Timing Chart (UART mode)"
		Changed "Data transmission"
	19-8	Changed "Data transmission"
		Changed "Figure 19.5.2.1 Data Transmission Timing Chart (SPI mode)"
		Changed "Data reception"
	19-9	Changed "Figure 19.5.2.2 Data Receiving Timing Chart (SPI mode)"
		Changed "Slave select signal"
		Added "Figure 19.5.3.0 I2C Mode Connection Example"
	19-10, 19-11	Changed "Figure 19.5.3.2 I2C Master Data Transmission Timing Chart"
	19-11	Changed "Figure 19.5.3.4 Transmit Data Specifying Slave Address and Transfer Direction"
	19-13, 19-14	Changed "Figure 19.5.3.9 I2C Master Data Receiving Timing Chart"
	19-14	Changed "Data reception in I2C master mode"
	19-15	Changed "Control method in I2C slave mode"
	19-16	Changed "Figure 19.5.3.12 I2C Slave Data Transmission Timing Chart"
	19-17	Changed "Data transmission in I2C slave mode"
	19-18	Changed "Figure 19.5.3.14 I2C Slave Data Receiving Timing Chart"
	19-19	Changed "Data reception in I2C slave mode"
		Changed "19.6 Receive Errors"
	10.01	Changed "Overrun error (all interface modes)"
	19-21	Changed "Receive error interrupt"
		Changed "19.7.2 Interrupts in SPI Mode"
	10.22	Changed "Receive error interrupt"
	19-22	Changed "Receive error interrupt"
	19-23	Changed "Table 19.8.1 List of USI Registers"
	19-27	Changed "D2 UOEIF: Overrun Error Flag Bit"
	19-28	Changed "USI Ch.x SPI Master/Slave Mode Configuration Registers (USI_SCFGx)"
	19-29	Deleted "D1 SMSKEN: Receive Data Mask Enable Bit"
	19-30	Changed "USI Ch.x SPI Master/Slave Mode Interrupt Flag Registers (USI_SIFx)"
		Deleted "D3 SSIF: Transfer Busy Flag Bit (Master Mode)/ss Signal Low Flag Bit (Slave Mode)"
		Changed "D2 SEIF: Overrun Error Flag Bit"
	19-31	Deleted "USI Ch.x SPI Master/Slave Mode Receive Data Mask Registers (USI_SMSKx)"
	19-33	Changed "D[4:2] IMSTA[2:0]: I2C Master Status Bits"
		Changed "D1 IMEIF: Overrun Error Flag Bit"
	19-35	Changed "D[4:2] ISSTA[2:0]: I2C Slave Status Bits"
		Changed "D1 ISEIF: Overrun Error Flag Bit"
	19-36	Changed "Overrun error flag in SPI slave mode"
	20-1	Changed "20.3 I2C Master Clock"
	20-1	
		Changed "Figure 20.5.2 Transmit Data Specifying Slave Address and Transfer Direction"
	20-4	Changed "Data reception control" Changed "End of data transfers (Generating stop condition)"

411820401	20-5	Changed "Disabling data transfer"
		Changed "Figure 20.5.7 Slave Address Transmission/Data Transmission"
	20-6	Changed "Figure 20.5.8 Data Receiving"
	20-8	Changed "D1 STP: Stop Control Bit"
	21-1	Changed "Figure 21.1.1 I2CS Configuration"
		Changed "Table 21.2.1 List of I2CS Pins"
	21-2	Changed "(2) Bus free request with an input from the #I2CS_BRST pin"
		Changed "Clock stretch function"
	21-4	Changed "Starting data transfer"
	21-5	Changed "Data transmission"
	21-6	Changed "Figure 21.5.5 I2CS Timing Chart 1 (start condition $\rightarrow$ data transmission)"
	21-7	Changed "Figure 21.Figure 21.5.6 I2CS Timing Chart 2 (data transmission → stop condition)"
		Changed "Figure 21.5.8 I2CS Timing Chart 4 (data reception $\rightarrow$ stop condition)"
	21-8	Changed "Bus status interrupt"
	21-14	Changed "D0 DA_STOP: Stop Condition Detect Bit"
	21-15	Changed "D1 SELECTED: I2C Slave Select Status Bit"
	26-4	Changed "26.3.5 Sampling Time Setting"
	26-5	Changed "26.3.5 Sampling Time Setting"
		Deleted "Figure 26.3.5.1 Equivalent Circuit of Analog Input Portion"
	26-10	Changed "D[2:0] ADST[2:0]: Sampling Time Setting Bits"
	26-12	Changed "D1 ADCTL: A/D Conversion Control Bit"
	30-7	Changed "OSC3 crystal oscillation"
		Changed "OSC3 ceramic oscillation"

# **EPSON**

#### AMERICA

#### **EPSON ELECTRONICS AMERICA, INC.**

2580 Orchard Parkway, San Jose, CA 95131, USA Phone: +1-800-228-3964 Fax: +1-408-922-0238

#### **EUROPE**

#### **EPSON EUROPE ELECTRONICS GmbH**

Riesstrasse 15, 80992 Munich, GERMANY Phone: +49-89-14005-0 Fax: +49-89-14005-110

## **International Sales Operations**

#### ASIA

#### EPSON (CHINA) CO., LTD.

7F, Jinbao Bldg., No.89 Jinbao St., Dongcheng District, Beijing 100005, CHINA Phone: +86-10-8522-1199 Fax: +86-10-8522-1125

#### SHANGHAI BRANCH

7F, Block B, Hi-Tech Bldg., 900 Yishan Road, Shanghai 200233, CHINA Phone: +86-21-5423-5577 Fax: +86-21-5423-4677

#### SHENZHEN BRANCH

12F, Dawning Mansion, Keji South 12th Road, Hi-Tech Park, Shenzhen 518057, CHINA Phone: +86-755-2699-3828 Fax: +86-755-2699-3838

#### EPSON HONG KONG LTD.

Unit 715-723, 7/F Trade Square, 681 Cheung Sha Wan Road, Kowloon, Hong Kong. Phone: +852-2585-4600 FAX: +852-2827-4346

#### EPSON TAIWAN TECHNOLOGY & TRADING LTD.

14F, No. 7, Song Ren Road, Taipei 110, TAIWAN Phone: +886-2-8786-6688 FAX: +886-2-8786-6660

#### EPSON SINGAPORE PTE., LTD.

1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633 Phone: +65-6586-5500 FAX: +65-6271-3182

#### SEIKO EPSON CORP. KOREA OFFICE

5F, KLI 63 Bldg., 60 Yoido-dong, Youngdeungpo-Ku, Seoul 150-763, KOREA Phone: +82-2-784-6027 FAX: +82-2-767-3677

#### SEIKO EPSON CORP. MICRODEVICES OPERATIONS DIVISION

Device Sales & Marketing Dept. 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-42-587-5814 FAX: +81-42-587-5117

> Document Code: 411820401 First Issue February 2010 (V) Revised April 2011 in JAPAN (V)