


## CMOS 16-BIT SINGLE CHIP MICROCONTROLLER S1C17705/703 Technical Manual

#### NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of Economy, Trade and Industry or other approval from another government agency.

This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc. All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

#### Configuration of product number



1	Overvi	ew	1-1
	1.1	Features	1-1
	1.2	Block Diagram	1-3
	1.3	Pins/Pad	1-4
		1.3.1 S1C17705 Pin Configuration Diagram	1-4
		1.3.2 S1C17703 Pin Configuration Diagram	
		1.3.3 Pin Descriptions	1-14
2	CPU		2-1
		Features of the S1C17 Core	
		CPU Registers	
		Instruction Set	
		Reading PSR	
		Processor Information	
~			
3		y Map, Bus Control	
	3.1	Bus Cycle	
		3.1.2 Restrictions on Instruction Execution Cycles	
	32	Flash Area	
	0.2	3.2.1 Internal Flash Memory	
		3.2.2 Flash Programming	
		3.2.3 Protect Bits	
		Flash Protect Bits (S1C17705)	
		Flash Protect Bits (S1C17703)	
		3.2.4 Access Control for the Flash Controller	
	2.2	FLASHC/SRAMC Control Register (MISC_FL) Internal RAM Area	
	3.3	3.3.1 Internal RAM	
		IRAM Size Select Register (MISC_IRAMSZ)	
	3.4	Display RAM Area	
		3.4.1 Display RAM	
		3.4.2 Access Control for the SRAM Controller	
		FLASHC/SRAMC Control Register (MISC_FL)	3-7
	3.5	Internal Peripheral Area	
		3.5.1 Internal Peripheral Area 1 (0x4000–)	
		3.5.2 Internal Peripheral Area 2 (0x5000–)	
	3.6	S1C17 Core I/O Area	3-9
4	Power	Supply	4-1
	4.1	Power Supply Voltage (VDD)	4-1
	4.2	Analog Power Supply Voltage (AVDD)	4-1
	4.3	Internal Power Supply Circuit	4-1
		Controlling the Power Supply Circuit	
		Heavy Load Protection Function	
		Control Register Details	
		Vb1 Control Register (VD1_CTL)	4-4
		V <sub>D1</sub> Select Register (VD1_SEL)	
		LCD Voltage Regulator Control Register (LCD_VREG)	
		LCD Power Voltage Booster Control Register (LCD_PWR)	4-6

5	Initial	Reset	5-1
	5.1	Initial Reset Sources	5-1
		5.1.1 #RESET Pin	5-1
		5.1.2 P0 Port Key-Entry Reset	
		5.1.3 Resetting by the Watchdog Timer	5-2
	5.2	Initial Reset Sequence	5-2
	5.3	Initial Settings After an Initial Reset	5-2
6	Interru	ıpt Controller (ITC)	6-1
U		ITC Module Overview	
		Vector Table	
	0.2	Vector Table Address Low/High Registers (MISC_TTBRL, MISC_TTBRH)	
	6.2	Control of Maskable Interrupts	
	0.3	6.3.1 Interrupt Control Bits in Peripheral Modules	
		6.3.2 ITC Interrupt Request Processing	
		6.3.3 Interrupt Processing by the S1C17 Core	
	6.4	NMI	
		Software Interrupts	
		•	
		HALT and SLEEP Mode Cancellation	
	6.7	Control Register Details	
		Interrupt Level Setup Register 0 (ITC_LV0) Interrupt Level Setup Register 1 (ITC_LV1)	
		Interrupt Level Setup Register 2 (ITC_LV2)	
		Interrupt Level Setup Register 3 (ITC_LV3)	
		Interrupt Level Setup Register 4 (ITC_LV4)	
		Interrupt Level Setup Register 5 (ITC_LV5)	6-8
		Interrupt Level Setup Register 6 (ITC_LV6)	
		Interrupt Level Setup Register 7 (ITC_LV7)	
		Interrupt Level Setup Register 8 (ITC_LV8)	
		Interrupt Level Setup Register 9 (ITC_LV9) Interrupt Level Setup Register 10 (ITC_LV10)	
		Interrupt Level Setup Register 11 (ITC_LV11)	
-		Generator (CLG)	
1			
		CLG Module Overview	
		CLG Input/Output Pins	
	7.3	Oscillators	
		7.3.1 IOSC Oscillator	
		7.3.2 OSC3 Oscillator	
		7.3.3 OSC1 Oscillator	
		System Clock Switching	
		CPU Core Clock (CCLK) Control	
	7.6	Peripheral Module Clock (PCLK) Control	7-7
	7.7	Clock External Output (FOUTA, FOUTB)	7-8
	7.8	Control Register Details	
		Clock Source Select Register (CLG_SRC)	
		Oscillation Control Register (CLG_CTL)	
		FOUTA Control Register (CLG_FOUTA)	
		FOUTB Control Register (CLG_FOUTB) PCLK Control Register (CLG_PCLK)	
		CCLK Control Register (CLG_CCLK)	
•			
Ø		rts (P)	
	8.1	P Module Overview	8-1

C C	.2 Input/Output Pin Function Selection (Port MUX)	.8-2
8	.3 Data Input/Output	.8-2
8	.4 Pull-up Control	.8-3
	.5 Input Interface Level	
	6 P0–P3 Port Chattering Filter Function	
	7 Port Input Interrupt	
	.8 P0 Port Key-Entry Reset	
8	9.9 Control Register Details	
	P <i>x</i> Port Input Data Registers (P <i>x</i> _IN) P <i>x</i> Port Output Data Registers (P <i>x</i> _OUT)	
	Px Port Output Enable Registers (Px_OEN)	
	Px Port Pull-up Control Registers (Px_PU)	
	Px Port Schmitt Trigger Control Registers (Px_SM)	
	Px Port Interrupt Mask Registers (Px_IMSK)	. 8-9
	Px Port Interrupt Edge Select Registers (Px_EDGE)	
	Px Port Interrupt Flag Registers (Px_IFLG)	
	Px Port Chattering Filter Control Registers (Px_CHAT)	
	P0 Port Key-Entry Reset Configuration Register (P0_KRST)	
	Px Port Input Enable Registers (Px_IEN) P0[3:0] Port Function Select Register (P00_03PMUX)	
	P0[7:4] Port Function Select Register (P04_07PMUX)	
	P1[3:0] Port Function Select Register (P10_13PMUX)	
	P1[7:4] Port Function Select Register (P14_17PMUX)	
	P2[3:0] Port Function Select Register (P20_23PMUX)	8-16
	P2[7:4] Port Function Select Register (P24_27PMUX)	
	P3[3:0] Port Function Select Register (P30_33PMUX)	
	P3[7:4] Port Function Select Register (P34_37PMUX) P4[2:0] Port Function Select Register (P40_42PMUX)	
		0-20
9 16-b	it Timers (T16)	.9-1
ç	it Timers (T16)	.9-1
g	it Timers (T16) 1 T16 Module Overview	.9-1 .9-2
9 9 9	it Timers (T16) 1 T16 Module Overview 2 Count Clock 3 Count Mode	.9-1 .9-2 .9-2
9 9 9 9	it Timers (T16) 1 T16 Module Overview 2 Count Clock 3 Count Mode 4 Reload Data Register and Underflow Cycle	.9-1 .9-2 .9-2 .9-2
9 9 9 9 9	it Timers (T16) 1 T16 Module Overview 2 Count Clock 3 Count Mode 4 Reload Data Register and Underflow Cycle 5 Timer Reset	.9-1 .9-2 .9-2 .9-2 .9-3
9 9 9 9 9 9 9	it Timers (T16) 1 T16 Module Overview 2 Count Clock 3 Count Mode 4 Reload Data Register and Underflow Cycle 5 Timer Reset 6 Timer RUN/STOP Control	.9-1 .9-2 .9-2 .9-2 .9-3 .9-3
9 9 9 9 9 9 9	it Timers (T16) 1 T16 Module Overview 2 Count Clock 3 Count Mode 4 Reload Data Register and Underflow Cycle 5 Timer Reset 6 Timer RUN/STOP Control 7 T16 Output Signals	.9-1 .9-2 .9-2 .9-3 .9-3 .9-3 .9-4
9 9 9 9 9 9 9 9 9 9 9	it Timers (T16) 1 T16 Module Overview 2 Count Clock 3 Count Mode 4 Reload Data Register and Underflow Cycle 5 Timer Reset 6 Timer RUN/STOP Control 7 T16 Output Signals 8 T16 Interrupts	.9-1 .9-2 .9-2 .9-3 .9-3 .9-4 .9-4
9 9 9 9 9 9 9 9 9 9 9	it Timers (T16) 1 T16 Module Overview 2 Count Clock 3 Count Mode 4 Reload Data Register and Underflow Cycle 5 Timer Reset 6 Timer RUN/STOP Control 7 T16 Output Signals 8 T16 Interrupts 9 Control Register Details	.9-1 .9-2 .9-2 .9-3 .9-3 .9-3 .9-4 .9-4
9 9 9 9 9 9 9 9 9 9 9	it Timers (T16)	.9-1 .9-2 .9-2 .9-3 .9-3 .9-3 .9-4 .9-4 .9-5 .9-5
9 9 9 9 9 9 9 9 9 9 9	<ul> <li>it Timers (T16)</li></ul>	.9-1 .9-2 .9-2 .9-3 .9-3 .9-3 .9-4 .9-4 .9-5 .9-5 .9-5
9 9 9 9 9 9 9 9 9 9 9	it Timers (T16)	.9-1 .9-2 .9-2 .9-3 .9-3 .9-3 .9-4 .9-4 .9-5 .9-5 .9-6 .9-6
9 9 9 9 9 9 9 9 9 9 9	<ul> <li>it Timers (T16)</li></ul>	.9-1 .9-2 .9-2 .9-3 .9-3 .9-3 .9-4 .9-5 .9-5 .9-6 .9-6 .9-6
9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	<ul> <li>it Timers (T16)</li> <li>1 T16 Module Overview</li> <li>2 Count Clock</li> <li>3 Count Mode</li> <li>4 Reload Data Register and Underflow Cycle</li> <li>5 Timer Reset</li> <li>6 Timer RUN/STOP Control</li> <li>7 T16 Output Signals</li> <li>8 T16 Interrupts</li> <li>9 Control Register Details</li> <li>T16 Ch.<i>x</i> Count Clock Select Registers (T16_CLK<i>x</i>)</li> <li>T16 Ch.<i>x</i> Control Registers (T16_TR<i>x</i>)</li> <li>T16 Ch.<i>x</i> Control Registers (T16_CL<i>x</i>)</li> <li>T16 Ch.<i>x</i> Control Registers (T16_CL<i>x</i>)</li> <li>T16 Ch.<i>x</i> Control Registers (T16_CL<i>x</i>)</li> <li>T16 Ch.<i>x</i> Interrupt Control Registers (T16_INT<i>x</i>)</li> </ul>	.9-1 .9-2 .9-2 .9-3 .9-3 .9-3 .9-3 .9-3 .9-4 .9-5 .9-5 .9-6 .9-6 .9-7
9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	<ul> <li>it Timers (T16)</li></ul>	.9-1 .9-2 .9-2 .9-3 .9-3 .9-4 .9-4 .9-5 .9-5 .9-6 .9-6 .9-6 .9-7 <b>10-1</b>
9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	<ul> <li>it Timers (T16)</li></ul>	.9-1 .9-2 .9-2 .9-3 .9-3 .9-3 .9-4 .9-5 .9-5 .9-5 .9-6 .9-6 .9-7 <b>10-1</b>
9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	<ul> <li>it Timers (T16)</li></ul>	.9-1 .9-2 .9-2 .9-3 .9-3 .9-3 .9-4 .9-4 .9-5 .9-6 .9-6 .9-6 .9-7 <b>10-1</b> 10-1
99 99 99 99 99 99 99 99 99 90 91 91 91 91 91 91 91 91 91 91 91 91 91	<ul> <li>it Timers (T16)</li> <li>1 T16 Module Overview</li> <li>2 Count Clock</li> <li>3 Count Mode</li> <li>4 Reload Data Register and Underflow Cycle</li> <li>5 Timer Reset</li> <li>6 Timer RUN/STOP Control</li> <li>7 T16 Output Signals</li> <li>8 T16 Interrupts</li> <li>9 Control Register Details</li> <li>T16 Ch.<i>x</i> Count Clock Select Registers (T16_CLK<i>x</i>)</li> <li>T16 Ch.<i>x</i> Reload Data Registers (T16_TC<i>x</i>)</li> <li>T16 Ch.<i>x</i> Counter Data Registers (T16_TC<i>x</i>)</li> <li>T16 Ch.<i>x</i> Control Registers (T16_CLL<i>x</i>)</li> <li>T16 Ch.<i>x</i> Control Registers (T16_CLL<i>x</i>)</li> <li>T16 Ch.<i>x</i> Control Registers (T16_TC<i>x</i>)</li> <li>T16 Ch.<i>x</i> Control Registers (T16_TC<i>x</i>)</li> <li>T16 Ch.<i>x</i> Interrupt Control Registers (T16_INT<i>x</i>)</li> <li>bit PWM Timers (T16A/T16A2)</li> <li>0.1 T16A/T16A2 Input/Output Pins</li> <li>0.3 Count Clock</li> </ul>	.9-1 .9-2 .9-2 .9-3 .9-3 .9-4 .9-4 .9-5 .9-6 .9-6 .9-6 .9-6 .9-7 <b>10-1</b> 10-3 10-3
99 99 99 99 99 99 99 99 99 90 91 91 91 91 91 91 91 91 91 91 91 91 91	<ul> <li>it Timers (T16)</li> <li>1 T16 Module Overview</li> <li>2 Count Clock</li> <li>3 Count Mode</li> <li>4 Reload Data Register and Underflow Cycle</li> <li>5 Timer Reset</li> <li>6 Timer RUN/STOP Control</li> <li>7 T16 Output Signals</li> <li>8 T16 Interrupts</li> <li>9 Control Register Details</li> <li>T16 Ch.<i>x</i> Count Clock Select Registers (T16_CLK<i>x</i>)</li> <li>T16 Ch.<i>x</i> Reload Data Registers (T16_TR<i>x</i>)</li> <li>T16 Ch.<i>x</i> Counter Data Registers (T16_TC<i>x</i>)</li> <li>T16 Ch.<i>x</i> Control Registers (T16_CLL<i>x</i>)</li> <li>T16 Ch.<i>x</i> Control Registers (T16_TL<i>x</i>)</li> <li>T16 Ch.<i>x</i> Interrupt Control Registers (T16_INT<i>x</i>)</li> </ul> bit PWM Timers (T16A/T16A2) 0.1 T16A/T16A2 Module Overview 0.2 T16A/T16A2 Input/Output Pins 0.3 Count Clock. 0.4 T16A/T16A2 Operating Modes.	.9-1 .9-2 .9-2 .9-3 .9-3 .9-4 .9-4 .9-5 .9-5 .9-6 .9-6 .9-6 .9-6 .9-7 <b>10-1</b> 10-3 10-3 10-5
99 99 99 99 99 99 99 99 99 90 91 91 91 91 91 91 91 91 91 91 91 91 91	<ul> <li>it Timers (T16)</li> <li>1 T16 Module Overview</li> <li>2 Count Clock.</li> <li>3 Count Mode.</li> <li>4 Reload Data Register and Underflow Cycle.</li> <li>5 Timer Reset.</li> <li>6 Timer RUN/STOP Control</li> <li>7 T16 Output Signals.</li> <li>8 T16 Interrupts</li> <li>9 Control Register Details</li> <li>T16 Ch.<i>x</i> Count Clock Select Registers (T16_CLK<i>x</i>).</li> <li>T16 Ch.<i>x</i> Reload Data Registers (T16_TR<i>x</i>).</li> <li>T16 Ch.<i>x</i> Counter Data Registers (T16_TC<i>x</i>).</li> <li>T16 Ch.<i>x</i> Control Registers (T16_INT<i>x</i>).</li> </ul> bit PWM Timers (T16A/T16A2). 0.1 T16A/T16A2 Module Overview 0.2 T16A/T16A2 Input/Output Pins 0.3 Count Clock. 0.4 T16A/T16A2 Operating Modes. 10.4.1 Comparator Mode and Capture Mode	.9-1 .9-2 .9-2 .9-3 .9-3 .9-4 .9-4 .9-5 .9-5 .9-6 .9-6 .9-6 .9-6 .9-7 <b>10-1</b> 10-3 10-3 10-5 10-5
99 99 99 99 99 99 99 99 99 90 91 91 91 91 91 91 91 91 91 91 91 91 91	<ul> <li>it Timers (T16)</li> <li>1 T16 Module Overview</li> <li>2 Count Clock</li> <li>3 Count Mode</li> <li>4 Reload Data Register and Underflow Cycle</li> <li>5 Timer Reset</li> <li>6 Timer RUN/STOP Control</li> <li>7 T16 Output Signals</li> <li>8 T16 Interrupts</li> <li>9 Control Register Details</li> <li>T16 Ch.<i>x</i> Count Clock Select Registers (T16_CLK<i>x</i>)</li> <li>T16 Ch.<i>x</i> Counter Data Registers (T16_TR<i>x</i>)</li> <li>T16 Ch.<i>x</i> Control Registers (T16_CLC<i>x</i>)</li> <li>T16 Ch.<i>x</i> Control Registers (T16_CLC<i>x</i>)</li> <li>T16 Ch.<i>x</i> Control Registers (T16_TC<i>x</i>)</li> <li>T16 Ch.<i>x</i> Control Registers (T16_TC<i>x</i>)</li> <li>T16 Ch.<i>x</i> Interrupt Control Registers (T16_INT<i>x</i>)</li> </ul> bit PWM Timers (T16A/T16A2) <ul> <li>0.1 T16A/T16A2 Input/Output Pins</li> <li>0.3 Count Clock</li> <li>0.4 T16A/T16A2 Operating Modes</li> <li>10.4.1 Comparator Mode and Capture Mode</li> <li>10.4.2 Repeat Mode and One-Shot Mode</li> </ul>	.9-1 .9-2 .9-2 .9-3 .9-3 .9-4 .9-5 .9-5 .9-6 .9-6 .9-6 .9-7 <b>10-1</b> 10-3 10-3 10-5 10-5
99 99 99 99 99 99 99 99 99 91 91 91 91 9	<ul> <li>it Timers (T16)</li> <li>1 T16 Module Overview</li> <li>2 Count Clock.</li> <li>3 Count Mode.</li> <li>4 Reload Data Register and Underflow Cycle.</li> <li>5 Timer Reset.</li> <li>6 Timer RUN/STOP Control</li> <li>7 T16 Output Signals.</li> <li>8 T16 Interrupts</li> <li>9 Control Register Details</li> <li>T16 Ch.<i>x</i> Count Clock Select Registers (T16_CLK<i>x</i>).</li> <li>T16 Ch.<i>x</i> Reload Data Registers (T16_TR<i>x</i>).</li> <li>T16 Ch.<i>x</i> Counter Data Registers (T16_TC<i>x</i>).</li> <li>T16 Ch.<i>x</i> Control Registers (T16_INT<i>x</i>).</li> </ul> bit PWM Timers (T16A/T16A2). 0.1 T16A/T16A2 Module Overview 0.2 T16A/T16A2 Input/Output Pins 0.3 Count Clock. 0.4 T16A/T16A2 Operating Modes. 10.4.1 Comparator Mode and Capture Mode	.9-1 .9-2 .9-2 .9-3 .9-3 .9-4 .9-5 .9-5 .9-6 .9-6 .9-6 .9-7 <b>10-1</b> 10-3 10-5 10-5 10-6 10-7

#### CONTENTS

	10.5	Counter Control	10-9
		10.5.1 Counter Reset	10-9
		10.5.2 Counter RUN/STOP Control	10-9
		10.5.3 Reading Counter Values	
		10.5.4 Timing Charts	
	10.6	Timer Output Control	
		T16A/T16A2 Interrupts	
		•	
	10.8	Control Register Details	
		T16A Counter Ch.x Control Registers (T16A_CLKx)	
		T16A Counter Ch.x Data Registers (T16A_CT2x)	
		T16A Comparator/Capture Ch.x Control Registers (T16A_CCCTLx)	
		T16A Comparator/Capture Ch.x A Data Registers (T16A_CCAx)	
		T16A Comparator/Capture Ch.x B Data Registers (T16A_CCBx)	
		T16A Comparator/Capture Ch.x Interrupt Enable Registers (T16A_IENx)	
		T16A Comparator/Capture Ch.x Interrupt Flag Registers (T16A_IFLGx)	
44	Clock	Timer (CT)	44.4
		CT Module Overview	
		Operation Clock	
	11.3	Timer Reset	11-1
	11.4	Timer RUN/STOP Control	11-1
	11.5	CT Interrupts	11-2
		Control Register Details	
		Clock Timer Control Register (CT_CTL)	
		Clock Timer Counter Register (CT_CNT)	
		Clock Timer Interrupt Mask Register (CT_IMSK)	11-4
		Clock Timer Interrupt Flag Register (CT_IFLG)	11-4
12	Stopw	atch Timer (SWT)	12-1
•	-	SWT Module Overview	
		Operation Clock	
		•	
		BCD Counters	
	12.4	Timer Reset	12-2
	12.5	Timer RUN/STOP Control	12-2
	12.6	SWT Interrupts	12-3
	12.7	Control Register Details	12-4
		Stopwatch Timer Control Register (SWT_CTL)	
		Stopwatch Timer BCD Counter Register (SWT_BCNT)	12-4
		Stopwatch Timer Interrupt Mask Register (SWT_IMSK)	12-5
		Stopwatch Timer Interrupt Flag Register (SWT_IFLG)	12-5
13	Watch	dog Timer (WDT)	13-1
		WDT Module Overview	
		Operation Clock	
		•	
	13.3	WDT Control	
		13.3.1 NMI/Reset Mode Selection	
		13.3.2 WDT Run/Stop Control	
		13.3.3 WDT Reset	
		13.3.4 Operations in HALT and SLEEP Modes	
	13.4	Control Register Details	
		Watchdog Timer Control Register (WDT_CTL) Watchdog Timer Status Register (WDT_ST)	

14	UART.		14-1
	14.1	UART Module Overview	.14-1
	14.2	UART Input/Output Pins	.14-2
	14.3	Baud Rate Generator	.14-2
	14.4	Transfer Data Settings	.14-4
	14.5	Data Transfer Control	.14-5
	14.6	Receive Errors	.14-7
	14.7	UART Interrupts	.14-7
		IrDA Interface	
		Control Register Details	
		UART Ch.x Status Registers (UART_STx)	
		UART Ch.x Transmit Data Registers (UART_TXDx)	
		UART Ch.x Receive Data Registers (UART_RXDx)	
		UART Ch.x Mode Registers (UART_MODx)	
		UART Ch. <i>x</i> Control Registers (UART_CTL <i>x</i> ) UART Ch. <i>x</i> Expansion Registers (UART_EXP <i>x</i> )	
		UART Ch.x Baud Rate Registers (UART_ERx)	
		UART Ch.x Fine Mode Registers (UART_FMDx)	
		UART Ch.x Clock Control Registers (UART_CLKx)	14-16
15	SPI		15-1
		SPI Module Overview	
		SPI Input/Output Pins	
		SPI Clock	
		Data Transfer Condition Settings	
		Data Transfer Control	
		SPI Interrupts	
		Control Register Details	
	15.7	SPI Ch.x Status Registers (SPI_STx)	
		SPI Ch.x Transmit Data Registers (SPI_TXDx)	
		SPI Ch.x Receive Data Registers (SPI_RXDx)	. 15-7
		SPI Ch.x Control Registers (SPI_CTLx)	. 15-7
16	I <sup>2</sup> C Ma	ster (I2CM)	16-1
	16.1	I2CM Module Overview	.16-1
	16.2	I2CM Input/Output Pins	.16-1
		Synchronization Clock	
		Settings Before Data Transfer	
		Data Transfer Control	
		I2CM Interrupts	
		Control Register Details	
	10.1	I <sup>2</sup> C Master Enable Register (I2CM_EN)	
		I <sup>2</sup> C Master Control Register (I2CM_CTL)	
		I <sup>2</sup> C Master Data Register (I2CM_DAT)	
		I <sup>2</sup> C Master Interrupt Control Register (I2CM_ICTL)	16-10
17	I <sup>2</sup> C Sla	ve (I2CS)	17-1
	17.1	I2CS Module Overview	.17-1
	17.2	I2CS Input/Output Pins	.17-1
	17.3	Operation Clock	.17-2
		Initializing I2CS	
		17.4.1 Reset	
		17.4.2 Setting Slave Address	.17-3

		17.4.3 Optional Functions	.17-3
	17.5	Data Transfer Control	.17-3
	17.6	I2CS Interrupts	.17-8
	17.7	Control Register Details	.17-9
		I <sup>2</sup> C Slave Transmit Data Register (I2CS_TRNS)	
		I <sup>2</sup> C Slave Receive Data Register (I2CS_RECV)	17-10
		I <sup>2</sup> C Slave Address Setup Register (I2CS_SADRS)	
		I <sup>2</sup> C Slave Control Register (I2CS_CTL)	
		I <sup>2</sup> C Slave Status Register (I2CS_STAT)	
		I <sup>2</sup> C Slave Access Status Register (I2CS_ASTAT) I <sup>2</sup> C Slave Interrupt Control Register (I2CS_ICTL)	
18		note Controller (REMC)	
		REMC Module Overview	
		REMC Input/Output Pins	
		Carrier Generation	
		Data Length Counter Clock Settings	
	18.5	Data Transfer Control	.18-3
	18.6	REMC Interrupts	.18-5
	18.7	Control Register Details	.18-6
		REMC Configuration Register (REMC_CFG)	
		REMC Carrier Length Setup Register (REMC_CAR)	
		REMC Length Counter Register (REMC_LCNT)	
		REMC Interrupt Control Register (REMC_INT)	. 18-9
19	LCD D	river (LCD)	19-1
	19.1	LCD Module Overview	.19-1
	19.2	LCD SEG/COM Pins	.19-2
	19.3	LCD Power Supply	.19-5
		LCD Clock	
		19.4.1 LCD Operating Clock (LCLK)	
		19.4.2 Frame Signal	
	19.5	Drive Duty Control	.19-7
		19.5.1 Drive Duty Switching	
		19.5.2 Drive Waveform	
		19.5.3 64-COM Emulation Mode	
	19.6	Display Memory	19-14
		Display Control	
		19.7.1 Display On/Off	
		19.7.2 LCD Contrast Adjustment	
		19.7.3 Inverted Display	19-25
		19.7.4 Gray-Scale Display Control	19-26
	19.8	LCD Interrupt	19-26
	19.9	Control Register Details	19-26
		LCD Clock Select Register (LCD_CLK)	
		LCD Display Control Register (LCD_DCTL)	
		LCD Contrast Adjustment Register (LCD_CADJ)	
		LCD Clock Control Register (LCD_CCTL)	
		LCD Voltage Regulator Control Register (LCD_VREG) LCD Power Voltage Booster Control Register (LCD_PWR)	
		LCD Interrupt Mask Register (LCD_IMSK)	
		LCD Interrupt Flag Register (LCD_IFLG)	

20	A/D Converter (ADC10)	20-1
	20.1 ADC10 Module Overview	20-1
	20.2 ADC10 Input Pins	20-2
	20.3 A/D Converter Settings	20-2
	20.3.1 A/D Conversion Clock Setting	
	20.3.2 Selecting A/D Conversion Start and End Channels	
	20.3.3 A/D Conversion Mode Setting	20-3
	20.3.4 Trigger Selection	20-4
	20.3.5 Sampling Time Setting	20-4
	20.3.6 Setting Conversion Result Storing Mode	20-5
	20.4 A/D Conversion Control and Operations	20-5
	20.4.1 Activating A/D Converter	20-5
	20.4.2 Starting A/D conversion	20-5
	20.4.3 Reading A/D Conversion Results	
	20.4.4 Terminating A/D Conversion	
	20.4.5 Timing Charts	
	20.5 A/D Converter Interrupts	20-7
	20.6 Control Register Details	
	A/D Conversion Result Register (ADC10_ADD)	
	A/D Trigger/Channel Select Register (ADC10_TRG)	
	A/D Control/Status Register (ADC10_CTL) A/D Clock Control Register (ADC10_CLK)	
21	R/F Converter (RFC)	21-1
	21.1 RFC Module Overview	21-1
	21.2 RFC Input/Output Pins	21-2
	21.3 Operation Clock	21-2
	21.4 Operating Modes	21-3
	21.4.1 Oscillation Mode	
	21.4.2 External Clock Input Mode (Event Counter Mode)	
	21.4.3 Functions for Measuring CR Oscillation Clock Frequency	
	21.5 RFC Counters	21-5
	21.6 Conversion Operations	21-6
	21.6.1 Initial Settings	21-6
	21.6.2 Reference Oscillation Control	
	21.6.3 Sensor Oscillation Control	
	21.6.4 Forced Termination	
	21.6.5 Conversion Error	
	21.7 RFC Interrupts	21-8
	21.8 Control Register Details	
	RFC Clock Control Register (RFC_CLK)	
	RFC Control Register (RFC_CTL) RFC Oscillation Trigger Register (RFC_TRG)	
	RFC Measurement Counter Low and High Registers (RFC_MCL, RFC_MCH)	
	RFC Time Base Counter Low and High Registers (RFC_TCL, RFC_TCH)	
	RFC Interrupt Mask Register (RFC_IMSK)	21-12
	RFC Interrupt Flag Register (RFC_IFLG)	21-13
22	Supply Voltage Detector (SVD)	22-1
	22.1 SVD Module Overview	
	22.2 Operating Clock	
	22.3 Comparison Voltage Setting	
	22.4 SVD Control	22-2

	22.5	SVD Interrupt		22-2
	22.6	Control Register Details		22-3
		SVD Clock Control Register	(SVD_CLK)	22-3
		SVD Enable Register (SVD_	EN)	
		SVD Comparison Voltage Re	gister (SVD_CMP)	
			er (SVD_RSLT)	
			(SVD_IMSK)	
		SVD Interrupt Flag Register	(SVD_IFLG)	
23	On-chi	p Debugger (DBG)		23-1
			I Debugging Tools	
			US	
			on	
	23.4			
			er 1 (MISC_DMODE1)	
			er 2 (MISC_DMODE2) MISC_IRAMSZ)	
			DBRAM)	
			R)	
			egister 2 (IBAR2)	
			egister 3 (IBAR3)	
			egister 4 (IBAR4)	
04	M			
24	•	· · ·		
	24.2	Operation Mode and Output	Mode	24-1
	24.3	Multiplication		24-2
	24.4	Division		24-3
	24.5	MAC		24-4
25	Electri	cal Characteristics		25-1
	25.1	Absolute Maximum Ratings .		25-1
	25.2	Recommended Operating Co	onditions	25-1
	25.3	Current Consumption		25-2
			teristics	
			tics	
	-			
	25.8	I <sup>2</sup> C Characteristics		25-8
	25.9	LCD Driver Characteristics		25-9
	25.1	0 A/D Converter Characterist	ics	25-12
	25.1	1 R/F Converter Characterist	ics	25-12
	25.1	2 SVD Circuit Characteristics		25-15
			ics	
		•		
26	Basic	External Connection Diag	gram	26-1
27	Packa	ne		
		0x4100–0x4107, 0x506c	UART (with IrDA) Ch.0	
		0x4100=0x4107, 0x506c 0x4120=0x4127, 0x506d	UART (with IrDA) Ch.1	
		0x4120-0x4127, 0x5000 0x4200-0x4208	16-bit Timer Ch.0	
		0x4220-0x4228	16-bit Timer Ch.1	
		014220-014220		AF-A-/

0x4240-0x4248	16-bit Timer Ch.2	AP-A-8
0x4260-0x4268	16-bit Timer Ch.3	AP-A-8
0x4280-0x4288	16-bit Timer Ch.4	AP-A-9
0x4306-0x431c	Interrupt Controller	AP-A-9
0x4320-0x4326	SPI Ch.0	AP-A-10
0x4340–0x4346	I <sup>2</sup> C Master	AP-A-10
0x4360-0x436c	I <sup>2</sup> C Slave	AP-A-11
0x4380–0x4386	SPI Ch.1	AP-A-12
0x43a0-0x43a6	SPI Ch.2	AP-A-12
0x5000–0x5003	Clock Timer	AP-A-12
0x5020-0x5023	Stopwatch Timer	AP-A-13
0x5040–0x5041	Watchdog Timer	AP-A-13
0x5060–0x5081	Clock Generator	AP-A-13
0x5063, 0x50a0–0x50a6	LCD Driver	AP-A-14
0x5066, 0x5100–0x5104	SVD Circuit	AP-A-15
0x5120-0x5122	Power Generator	AP-A-16
0x5200-0x52a8	P Port & Port MUX	AP-A-16
0x4020, 0x5320-0x532c	MISC Registers	AP-A-23
0x5340–0x5346	IR Remote Controller	AP-A-24
0x5380-0x5386	A/D Converter	AP-A-24
0x5067, 0x53a0–0x53ae	R/F Converter	AP-A-25
0x5068, 0x5400-0x540c	16-bit PWM Timer Ch.0	AP-A-26
0x5069, 0x5420–0x542c	16-bit PWM Timer Ch.1	-
0x506a, 0x5440–0x544c	16-bit PWM Timer Ch.2	
0x506b, 0x5460–0x546c	16-bit PWM Timer Ch.3	AP-A-31
0xffff84–0xffffd0	S1C17 Core I/O	AP-A-32
Appendix B Power Saving		AP-B-1
B.1 Clock Control Power Saving		AP-B-1
B.2 Reducing Power Consumptio	n via Power Supply Control	AP-B-3
Appendix C Mounting Precaution	5	AP-C-1
Revision History		

# 1 Overview

The S1C17705/703 is a 16-bit MCU featuring high-speed low-power operations, compact dimensions, wide address space, and on-chip ICE. Based on an S1C17 CPU core, this product consists of Flash memory, RAM, serial interface modules supporting sensors such as UART to support high-bit rate and IrDA1.0, SPI, and I<sup>2</sup>C, various timers, maximum 35 general input/output ports, maximum 128 segment  $\times$  32 common LCD driver and a power supply voltage booster circuit, A/D converter, R/F converter, supply voltage detector, and 32 kHz and maximum 8.2 MHz oscillator circuits. The internal Flash memory can include font data, such as 11  $\times$  12-dot Japanese characters (JIS level-1, JIS level-2 and other kanji fonts), Hangul characters and user defined characters.

It allows 8.2 MHz high-speed operation at a minimum of 1.8 V operating voltage, and executes a basic instruction in one clock cycle with 16-bit RISC processing. The S1C17705/703 also includes a coprocessor supporting multiplication, division, and MAC (multiply and accumulation) operations.

The on-chip ICE function allows onboard Flash programming/erasing, program debugging, and evaluations using the ICDmini (S5U1C17001H) that can be connected with three signal wires.

The S1C17705/703 is ideal for applications, such as remote controllers, health care products, and sports watches, that must be driven with battery power and require sensor interfaces and a high-definition LCD display.

## 1.1 Features

The main features of the S1C17705/703 are listed below.

Model	S1C17705	S1C17703	
CPU			
CPU core	Seiko Epson original 16-bit RISC CPU core S10	C17	
Multiplier/Divider (COPRO)	<ul> <li>16-bit × 16-bit multiplier</li> </ul>		
	<ul> <li>16-bit × 16-bit + 32-bit multiply and accumulation unit</li> </ul>		
	<ul> <li>16-bit ÷ 16-bit divider</li> </ul>		
Internal Flash memory			
Capacity	512K bytes (for both instructions and data)	256K bytes (for both instructions and data)	
Erase/program count	1,000 cycles (min.)		
Other	<ul> <li>Read/program protection function</li> </ul>		
		gging tool such as ICDmini (S5U1C17001H) and	
	self-programming by software control.		
Internal RAM			
Capacity	12K bytes		
Internal Display RAM			
Capacity	768 bytes		
Clock generator			
System clock source	3 sources (IOSC/OSC3/OSC1)		
IOSC oscillator circuit 2.7 MHz(typ.) internal oscillator circuit (oscillation start time 5 µs min.)		n start time 5 µs min.)	
OSC3 oscillator circuit	8.2 MHz (max.) crystal or ceramic oscillator circuit		
	Supports an external clock input.		
OSC1 oscillator circuit	32.768 kHz (typ.) crystal oscillator circuit		
Other	Core clock frequency control		
	<ul> <li>Peripheral module clock supply control</li> </ul>		
	<ul> <li>IOSC control for quick-restart processing from</li> </ul>	SLEEP mode	
I/O ports			
Number of general-purpose I/O	Max. 35 bits	Max. 34 bits	
ports	(Pins are shared with the peripheral I/O.)		
Serial interfaces			
SPI	3 channels		
I <sup>2</sup> C master (I2CM)	1 channel		
I <sup>2</sup> C slave (I2CS)	1 channel		
UART	2 channels (IrDA1.0 supported)		
IR remote controller (REMC)	1 channel		

Table 1.1.1 Features

Model	S1C17705	S1C17703	
LCD driver		51017105	
LCD outputs	128 SEG × 32 COM     Supports 64 SEG × 64 COM emulation RAM	120 SEG × 32 COM     Supports 60 SEG × 64 COM emulation RAM	
	mapping.	mapping.	
Other	1/5 bias (built-in power supply voltage booster ci	ircuit)	
Timers	1		
16-bit timer (T16)	5 channels		
16-bit PWM timer (T16A)	4 channels		
16-bit PWM timer (T16A2)	4 channels		
Clock timer (CT)	1 channel		
Stopwatch timer (SWT)	1 channel		
Watchdog timer (WDT)	1 channel		
A/D converter Conversion method	Cuasassius approximation ture		
	Successive approximation type		
Number of analog input channels Resolution	8 channels (max.) 10 bits		
R/F converter	TO DIIS		
Conversion method	CR oscillation type with 24-bit counter		
Number of conversion channels	2 channels (2 sensors can be connected to each	h channel )	
Sensor supported	DC-bias resistive/capacitive sensors and AC-bia		
Other	Supports external input for counting pulses.		
Supply voltage detector (SVD)	Supports external input for counting pulses.		
Detection levels	15 programmable detection levels (1.8 V to 3.2 V	/)	
Interrupts		· )	
Reset interrupt	#RESET pin		
NMI	Watchdog timer		
Programmable interrupts	26 systems (8 levels)		
Power supply voltage			
Operating voltage (VDD)	• 1.8 V to 3.6 V (for normal operation)		
<ul> <li>2.5 V to 3.6 V (for Flash erasing/programming)</li> </ul>			
	Built-in voltage regulator (two operating voltage)	es switchable)	
Analog voltage (AVDD)	AVDD = VDD		
Operating temperature			
Operating temperature range	-25°C to 70°C		
Current consumption (Typ. value	e)		
SLEEP state	1.2 μΑ	1.0 μA	
(OSC1 = Off, IOSC = Off, OSC3 = Off)			
HALT state	2.7 μΑ	2.5 μΑ	
(OSC1 = 32  kHz, IOSC = Off, OSC3 = Off, LCD = Off)	r		
HALT state	9.7 μA	9.5 μA	
(OSC1 = 32 kHz, IOSC = Off, OSC3 = Off, LCD = On)			
Run state (OSC1 = 32 kHz, IOSC = Off, OSC3 = Off, LCD = Off)	18 μΑ	15 μΑ	
Run state (OSC1 = Off, IOSC = Off, OSC3 = 1 MHz ceramic, LCD = Off)	557 μΑ	450 μΑ	
A/D converting current	200 µA (AV <sub>DD</sub> = 3.6 V, 100 kHz sampling)		
Shipping form			
1	QFP23-240pin	QFP21-216pin	
2	Chip	Chip	
3	VFBGA10H-240		
Size/pitch         QFP23-240pin         (body size: 32 mm × 32 mm, lead pitch: 0.5 mm)           QFP21-216pin         (body size: 24 mm × 24 mm, lead pitch: 0.4 mm)           VFBGA7H-240         (body size: 10 mm × 10 mm, ball pitch: 0.5 mm)           Chip (S1C17705)         (pad pitch: 90 µm)           Chip (S1C17703)         (pad pitch: 80 µm)		ead pitch: 0.4 mm)	

### 1.2 Block Diagram




Figure 1.2.1 Block Diagram


- \*1: The models have a different memory size, LCD outputs and I/O/test port configurations.
- \*2: 16-bit PWM timer (T16A) is available in the S1C17705 and 16-bit PWM timer (T16A2) is available in the S1C17703.

Memory/function	S1C17705	S1C17703
Flash memory	512K bytes	256K bytes
SEG/COM output pins	SEG0-SEG127	SEG0-SEG119
(1/16, 1/24, 1/32 duty)	COM0–COM31	COM0–COM31
I/O port pins	35 (P00–P42)	34 (P00–P41)
#TEST pin	Available	Unavailable
16-bit PWM timer (T16A)	Available	Unavailable
16-bit PWM timer (T16A2)	Unavailable	Available

### 1.3 Pins/Pad

#### 1.3.1 S1C17705 Pin Configuration Diagram

#### QFP23-240pin (S1C17705)




#### **1 OVERVIEW**

#### VFBGA10H-240 (S1C17705)

		Тор	view							E	Bottom	View						
							Index	W V U T R P N M L K J H G F E D C B A		W V U T R P N M L K J H G F E D C B A	$\begin{smallmatrix} & \circ & \circ & \circ \\ & \circ & \circ & \circ \\ & \circ & \circ & \circ$	000000000000000000000000000000000000000						
		19	1817161	15 14 13 13	211109	876	5432	1	A1 Cor	ner	123	4567	8 9 10	11 12 13	14 15 16 1	71819		
1 N.C.	2 SEG47 SEG63	3 SEG43 SEG59	4 SEG40 SEG56	5 SEG36 SEG52	6 SEG33 SEG49	7 SEG30 SEG46	8 SEG27 SEG43	9 <b>SEG24</b> SEG40	10 SEG20 SEG36	11 SEG16 SEG32	12 SEG10 SEG26	13 SEG9 SEG25	14 SEG5 SEG21	15 <b>SEG1</b> SEG17	16 COM14 SEG14	17 COM10 SEG10	18 COM8 SEG8	19 N.C.
SEG48 COM0	SEG46 SEG62	SEG44 SEG60	SEG41 SEG57	SEG37 SEG53	SEG32 SEG48	SEG29 SEG45	SEG26 SEG42	SEG23 SEG39	SEG19 SEG35	SEG15 SEG31	SEG11 SEG27	SEG8 SEG24	SEG4 SEG20	SEG0 SEG16	COM13 SEG13	COM9 SEG9	COM7 SEG7	COM6 SEG6
SEG53 COM5	SEG49 COM1	SEG45 SEG61	SEG42 SEG58	SEG38 SEG54	SEG34 SEG50	SEG28 SEG44	SEG25 SEG41	SEG22 SEG38	SEG18 SEG34	SEG14 SEG30	SEG12 SEG28	SEG7 SEG23	SEG3 SEG19	COM15 SEG15	COM11 SEG11	COM5 SEG5	COM4 SEG4	COM3 SEG3
SEG56 COM8	SEG52 COM4	SEG51 COM3	SEG50 COM2	SEG39 SEG55	SEG35 SEG51	SEG31 SEG47	N.C.	SEG21 SEG37	SEG17 SEG33	SEG13 SEG29	N.C.	SEG6 SEG22	SEG2 SEG18	COM12 SEG12	COM2 SEG2	COM1 SEG1	COM0 SEG0	DCLK P42
SEG58 COM10	SEG57 COM9	SEG55 COM7	SEG54 COM6												Vss	<b>P37</b> TOUT0 CAP0	DST2 P41	DSIO P40
SEG62 COM14	SEG61 COM13	SEG60 COM12	SEG59 COM11	-											P33 SCL1 SCL0	LFRO RFCLKO P34 SDA1 SDA0	P35 FOUTB #BFR	<b>P36</b> TOUT7 CAP7
SEG66 COM18	SEG65 COM17	SEG64 COM16	SEG63 COM15												Vss	P30 REF0	P31 SENA0	EXOSC P32 SENB0
SEG70 COM22	SEG69 COM21	SEG68 COM20	SEG67 COM19	-											Vss	SIN1 <b>P26</b> RFIN1	SCL0 Vss	SDA0 P27 RFIN0
SEG74 COM26	SEG73 COM25	SEG72 COM24	SEG71 COM23	-											Vss	<b>P25</b> REF1	<b>P24</b> SENA1	SOUT1 P23 (EXCL3
SEG78 COM30	SEG77 COM29	SEG76 COM28	SEG75 COM27	_				г	Top Vie						VDD	P22 AIN0	<b>P21</b> AIN1	SENB1 P20 AIN2
SEG82 SEG66	SEG81 SEG65	SEG80 SEG64	SEG79 COM31	-				'							P16 TOUT2	#SPISS2 P17 TOUT1	#SPISS1	SPICLK: Vss
SEG83 SEG67	SEG84 SEG68	SEG85 SEG69	N.C.	-											CAP2 AIN4 P12 SIN0	CAP1 AIN3 P15 TOUT5	P13 TOUT3	<b>P14</b> TOUT4
SEG86 SEG70	SEG87 SEG71	SEG88 SEG72	SEG89 SEG73	-											SDI1 P06 SDI0	CAP5 AIN5 FOUTA P07 #SPISS0	CAP3 AIN7 SDO2 P11 SOUT0	CAP4 AIN6 SDI2 P10 SPICLK
SEG90 SEG74	SEG91 SEG75	SEG92 SEG76	N.C.	-											P02 TOUT6	P03 (EXCL0)	SDO1 P04 SPICLK0	P05
SEG93	SEG94	SEG95	SEG96 SEG80	-											CAP6	#ADTRG	P00	P01
SEG77	SEG78	SEG79	SEG110	SEG115	N.C.	SEG122	SEG126	N.C.	COM26	COM22	COM18	N.C.	TEST3	CD	Vc5	VD1	(EXCL1) REMO SCLK0 OSC2	(EXCL2) REMI SCLK1 OSC1
SEG81	SEG82	SEG83 SEG107	SEG94 SEG109	SEG99 SEG112	SEG118	SEG106 SEG121	SEG110 SEG125	COM30	SEG117 COM27	SEG121 COM25	SEG125	COM17	TEST2	CE	CA	Vc2	OSC4	Vss
SEG84 SEG102	SEG85 SEG103	SEG91	SEG93 SEG108	SEG96 SEG114	SEG102 SEG117	SEG105 SEG120	SEG109	SEG113 COM31	SEG116	SEG118 COM23	SEG122 COM20	SEG126	TEST1	CF	СВ	Vc3	VDD	OSC3
SEG86	SEG87	SEG90	SEG92	SEG98	SEG101	SEG104	SEG108	SEG112	SEG115	SEG120	SEG123	SEG127 Vss	VD2	CG	cc	Vc4	Vc1	N.C.
N.C.				SEG97	SEG100	SEG103	SEG107	SEG111	SEG114	SEG119	SEG124	1	1	1.000	100	1.2.2.1		1

Figure 1.3.1.2 S1C17705 Ball Configuration Diagram (VFBGA10H-240)

#### Pad Configuration Diagram (Chip) (S1C17705)







Table 1.3.1.1 S1C17705 Pad Coordinates

			.1 3101/				
No.	Pad name	X (µm)	Y (µm)	No.	Pad name	Χ (μm)	Y (µm)
1	SEG48/COM0	-2535.0	-2880.5	57	SEG104/SEG88	2880.5	-2558.0
2	SEG49/COM1	-2445.0	-2880.5	58	SEG105/SEG89	2880.5	-2468.0
3	SEG50/COM2	-2355.0	-2880.5	59	SEG106/SEG90	2880.5	-2378.0
4	SEG51/COM3	-2265.0	-2880.5	60	SEG107/SEG91	2880.5	-2288.0
5	SEG52/COM4	-2175.0	-2880.5	61	SEG108/SEG92	2880.5	-2198.0
6	SEG53/COM5	-2085.0	-2880.5	62	SEG109/SEG93	2880.5	-2108.0
7	SEG54/COM6	-1995.0	-2880.5	63	SEG110/SEG94	2880.5	-2018.0
8	SEG55/COM7	-1905.0	-2880.5	64	SEG111/SEG95	2880.5	-1928.0
9	SEG56/COM8	-1815.0	-2880.5	65	SEG112/SEG96	2880.5	-1838.0
10	SEG57/COM9	-1725.0	-2880.5	66	SEG113/SEG97	2880.5	-1748.0
11	SEG58/COM10	-1635.0	-2880.5	67	SEG114/SEG98	2880.5	-1658.0
12	SEG59/COM11	-1545.0	-2880.5	68	SEG115/SEG99	2880.5	-1568.0
13	SEG60/COM12	-1455.0	-2880.5	69	SEG116/SEG100	2880.5	-1478.0
14	SEG61/COM13	-1365.0	-2880.5		SEG117/SEG101	2880.5	-1388.0
15	SEG62/COM14	-1275.0	-2880.5	71	SEG118/SEG102	2880.5	-1298.0
16	SEG63/COM15	-1185.0	-2880.5	72	SEG119/SEG103	2880.5	-1208.0
17	SEG64/COM16	-1095.0	-2880.5	73	SEG120/SEG104	2880.5	-1118.0
18	SEG65/COM17		-2880.5		SEG121/SEG105	2880.5	-1028.0
19	SEG66/COM18	-915.0	-2880.5		SEG122/SEG106	2880.5	-938.0
20	SEG67/COM19		-2880.5	76	SEG123/SEG107	2880.5	
21	SEG68/COM20		-2880.5	77	SEG124/SEG108	2880.5	
22	SEG69/COM21	-645.0	-2880.5	78	SEG125/SEG109	2880.5	-668.0
23	SEG70/COM22	-555.0	-2880.5		SEG126/SEG110	2880.5	-578.0
24	SEG71/COM23	-465.0	-2880.5	80	SEG127/SEG111	2880.5	-488.0
25	SEG72/COM24	-375.0	-2880.5	81	COM31/SEG112	2880.5	-388.0
26	SEG73/COM25	-285.0	-2880.5	82	COM30/SEG113	2880.5	
27	SEG74/COM26		-2880.5	83	COM29/SEG114	2880.5	-208.0
28	SEG75/COM27	-105.0	-2880.5	84	COM28/SEG115	2880.5	-118.0
29	SEG76/COM28		-2880.5	85	COM27/SEG116	2880.5	-28.0
30	SEG77/COM29	75.0	-2880.5	86	COM26/SEG117	2880.5	62.0
31	SEG78/COM30		-2880.5	87	COM25/SEG118	2880.5	152.0
32	SEG79/COM31		-2880.5	88	COM24/SEG119	2880.5	242.0
33	SEG80/SEG64	375.0	-2880.5	89	COM23/SEG120	2880.5	332.0
34	SEG81/SEG65		-2880.5	90	COM22/SEG121	2880.5	422.0
35	SEG82/SEG66		-2880.5	91	COM21/SEG122	2880.5	512.0
36	SEG83/SEG67		-2880.5	92	COM20/SEG123	2880.5	602.0
37	SEG84/SEG68		-2880.5	93	COM19/SEG124	2880.5	692.0
38	SEG85/SEG69		-2880.5	94	COM18/SEG125	2880.5	782.0
39	SEG86/SEG70		-2880.5	95	COM17/SEG126	2880.5	872.0
40	SEG87/SEG71		-2880.5	96	COM16/SEG127	2880.5	
	SEG88/SEG72		-2880.5		Vss		1142.5
<u> </u>	SEG89/SEG73		-2880.5	98	TEST3		1232.5
<u> </u>	SEG90/SEG74		-2880.5		TEST2		1322.5
<u> </u>	SEG91/SEG75		-2880.5		TEST1		1412.5
<u> </u>	SEG92/SEG76		-2880.5	101		2880.5	
46	SEG93/SEG77		-2880.5	102			1592.5
47	SEG94/SEG78		-2880.5	103			1682.5
	SEG95/SEG79		-2880.5	104			1772.5
	SEG96/SEG80		-2880.5	105			1862.5
-	SEG97/SEG81		-2880.5	106			1952.5
	SEG98/SEG82		-2880.5	107			2042.5
	SEG99/SEG83		-2880.5	108		2880.5	
<u> </u>	SEG100/SEG84		-2880.5		Vc5	2880.5	
<u> </u>	SEG101/SEG85		-2880.5	110		2880.5	
<u> </u>	SEG102/SEG86		-2880.5	111		2880.5	
56	SEG103/SEG87	2445.0	-2880.5		Vc2		2492.5
				113	וטעו	2880.5	2582.5

No.	Pad name	X (μm)	Y (µm)	No.	Pad name	X (μm)	Y (µm)
114		2547.0	2880.5		COM8/SEG8	-2880.5	<u> </u>
	OSC3	2457.0	2880.5		COM9/SEG9	-2880.5	
	OSC4	2367.0	2880.5		COM10/SEG10	-2880.5	
117	Vss	2277.0	2880.5		COM11/SEG11	-2880.5	
118	VD1	2117.0	2880.5		COM12/SEG12	-2880.5	
	OSC1	2027.0	2880.5		COM13/SEG13	-2880.5	
	OSC2	1937.0	2880.5		<b>COM14</b> /SEG14	-2880.5	
-	#TEST	1847.0	2880.5		COM15/SEG15	-2880.5	
	#RESET	1757.0	2880.5		<b>SEG0</b> /SEG16	-2880.5	
	P00(EXCL1)/REMO/SCLK0	1667.0	2880.5		<b>SEG1</b> /SEG17	-2880.5	
	P01(EXCL2)/REMI/SCLK1	1577.0	2880.5		SEG2/SEG18	-2880.5	
	<b>P02</b> /TOUT6/CAP6	1487.0	2880.5		<b>SEG3</b> /SEG19	-2880.5	
	P03(EXCL0)/#ADTRG	1397.0	2880.5		<b>SEG4</b> /SEG20	-2880.5	
	P04/SPICLK0	1307.0	2880.5		SEG5/SEG21	-2880.5	
-	P05/SDO0	1217.0	2880.5		SEG6/SEG22	-2880.5	
	P06/SDI0	1127.0	2880.5		SEG7/SEG23	-2880.5	
-	<b>P07</b> /#SPISS0	1037.0	2880.5		SEG8/SEG24	-2880.5	
	<b>P10</b> /SPICLK1	947.0	2880.5		SEG9/SEG25	-2880.5	
	P11/SOUT0/SDO1	857.0	2880.5		SEG10/SEG26	-2880.5	
	P12/SIN0/SDI1	767.0	2880.5		SEG11/SEG27	-2880.5	
	<b>P13</b> /TOUT3/CAP3/AIN7/SDO2	677.0	2880.5		SEG12/SEG28	-2880.5	672.0
-	P14/TOUT4/CAP4/AIN6/SDI2	587.0	2880.5		SEG13/SEG29	-2880.5	
	<b>P15</b> /TOUT5/CAP5/AIN5/FOUTA	497.0	2880.5		SEG14/SEG30	-2880.5	
-	P16/TOUT2/CAP2/AIN4	407.0	2880.5		SEG15/SEG31	-2880.5	
	<b>P17</b> /TOUT1/CAP1/AIN3	317.0	2880.5		SEG16/SEG32	-2880.5	312.0
139		227.0	2880.5		SEG17/SEG33	-2880.5	
	AVDD	137.0	2880.5		SEG18/SEG34	-2880.5	
	P20/AIN2/SPICLK2	47.0	2880.5		SEG19/SEG35	-2880.5	42.0
	P21/AIN1/#SPISS1	-43.0	2880.5		SEG20/SEG36	-2880.5	
	<b>P22</b> /AIN0/#SPISS2	-133.0	2880.5		SEG21/SEG37	-2880.5	
144		-223.0	2880.5		SEG22/SEG38	-2880.5	
	P23(EXCL3)/SENB1	-313.0	2880.5		SEG23/SEG39	-2880.5	
	P24/SENA1	-403.0	2880.5	_	SEG24/SEG40	-2880.5	
	P25/REF1	-493.0	2880.5		SEG25/SEG41	-2880.5	
	P26/RFIN1	-583.0	2880.5		SEG26/SEG42	-2880.5	
149		-673.0	2880.5		SEG27/SEG43	-2880.5	
	P27/RFIN0/SOUT1	-763.0	2880.5		SEG28/SEG44	-2880.5	
	<b>P30</b> /REF0/SIN1	-853.0	2880.5		SEG29/SEG45	-2880.5	
-	P31/SENA0/SCL0	-943.0	2880.5	-	SEG30/SEG46	-2880.5	
	P32/SENB0/SDA0		2880.5		SEG31/SEG47		-1038.0
	P33/SCL1/SCL0	-1123.0			SEG32/SEG48		-1128.0
	P34/SDA1/SDA0	-1213.0			SEG33/SEG49		-1218.0
	<b>P35</b> /FOUTB/#BFR	-1303.0			SEG34/SEG50		-1308.0
	P36/TOUT7/CAP7/EXOSC3	-1393.0	2880.5		SEG35/SEG51		-1398.0
	P37/TOUT0/CAP0/LFRO/RFCLKO	-1483.0	2880.5		SEG36/SEG52		-1488.0
	<b>DSIO</b> /P40	-1573.0	2880.5		SEG37/SEG53		-1578.0
	DST2/P41	-1663.0	2880.5		SEG38/SEG54		-1668.0
	DCLK/P42	-1753.0	2880.5		SEG39/SEG55		-1758.0
	COM0/SEG0	-1926.0	2880.5		SEG40/SEG56		-1848.0
-	COMI/SEG1	-2016.0			SEG41/SEG57		-1938.0
	COM2/SEG2	-2106.0	2880.5		SEG42/SEG58		-2028.0
	COM3/SEG3	-2196.0			SEG43/SEG59		-2118.0
	COM4/SEG4	-2286.0		-	SEG44/SEG60		-2208.0
	COM5/SEG5	-2376.0	2880.5		SEG45/SEG61		-2298.0
	COM6/SEG6	-2466.0	2880.5		SEG46/SEG62		-2388.0
	COM7/SEG7	-2556.0	2880.5		SEG47/SEG63		-2388.0
109		2000.0	2000.0	220		-2000.5	24/0.0

#### 1.3.2 S1C17703 Pin Configuration Diagram


#### QFP21-216pin (S1C17703)



#### VFBGA10H-240 (S1C17703)

		То	p Viev	v							E	Bottom	View						
		1	0.19.17.1	6 15 14 1	3 12 11 1			dex			W > U T R P Z M L K J H G F H D C B A							000000000000000000000000000000000000000	
1	1 N.C.	2 N.C.	3  SEG42	4  SEG39	5  SEG35	6  SEG32	7  SEG29	8  SEG26	9  SEG23	1 Corr	10 11  SEG15	12 SEG9	13  SEG8	14  SEG4	15 SEG0	16 COM13	17 ICOM9	18 ICOM7	19 N.C.
			SEG58	SEG55	SEG51	SEG48	SEG45	SEG42	SEG39	SEG35	SEG31	SEG25	SEG24	SEG20	SEG16	SEG13	SEG9	SEG7	
	SEG45 COM1	N.C.	SEG43 SEG59	SEG40 SEG56	SEG36 SEG52	SEG31 SEG47	SEG28 SEG44	SEG25 SEG41	SEG22 SEG38	SEG18 SEG34	SEG14 SEG30	SEG10 SEG26	SEG7 SEG23	SEG3 SEG19	COM15 SEG15	COM12 SEG12	COM8 SEG8	N.C.	COM6 SEG6
		SEG46 COM2	SEG44 COM0	SEG41 SEG57	SEG37 SEG53	SEG33 SEG49	SEG27 SEG43	SEG24 SEG40	SEG21 SEG37	SEG17 SEG33	SEG13 SEG29	SEG11 SEG27	SEG6 SEG22	SEG2 SEG18	COM14 SEG14	COM10 SEG10	COM5 SEG5	COM4 SEG4	COM3 SEG3
		SEG49 COM5	SEG48 COM4	SEG47 COM3	SEG38 SEG54	SEG34 SEG50	SEG30 SEG46	N.C.	SEG20 SEG36	SEG16 SEG32	SEG12 SEG28	N.C.	SEG5 SEG21	SEG1 SEG17	COM11 SEG11	COM2 SEG2	COM1 SEG1	COM0 SEG0	DCLK
		<b>SEG54</b> COM10	SEG52 COM8	SEG51 COM7												Vss	P37 TOUT0 CAP0 LFRO	<b>DST2</b> P41	DSIO P40
		SEG58 COM14	SEG57 COM13	SEG56 COM12	1											P33 SCL1 SCL0	RFCLKO P34 SDA1 SDA0	P35 FOUTB #BFR	<b>P36</b> TOUT7 CAP7
		SEG62 COM18	SEG61 COM17	SEG60 COM16	-											Vss	P30 REF0	P31 SENA0	EXOSC3 P32 SENB0
		SEG66 COM22	SEG65 COM21	SEG64 COM20	-											Vss	SIN1 P26 RFIN1	SCL0 Vss	SDA0 <b>P27</b> RFIN0
		SEG70	SEG69	SEG68	-											Vss	P25	P24	SOUT1
	COM27	COM26	COM25	COM24													REF1	SENA1	(EXCL3) SENB1
		SEG74 COM30	SEG73 COM29	SEG72 COM28					Т	op Vie	ew					VDD	P22 AIN0 #SPISS2	P21 AIN1 #SPISS1	P20 AIN2 SPICLK2
		SEG78 SEG62	SEG77 SEG61	SEG76 SEG60												P16 TOUT2 CAP2	<b>P17</b> TOUT1 CAP1	AVDD	Vss
		SEG81 SEG65	SEG82 SEG66	N.C.	-											AIN4 P12 SIN0	AIN3 P15 TOUT5	P13 TOUT3	<b>P14</b> TOUT4
		SEG84	SEG85	SEG86	-											SDI1 P06	CAP5 AIN5 FOUTA P07	CAP3 AIN7 SDO2 P11	CAP4 AIN6 SDI2 P10
		SEG68	SEG69	SEG70 N.C.												SDI0 P02	#SPISS0	SOUT0 SDO1 P04	SPICLK1
		SEG72	SEG73													TOUT6 CAP6	( <b>EXCL0</b> ) #ADTRG	SPICLK0	SDO0
		SEG91 SEG75	SEG92 SEG76	SEG93 SEG77	]											N.C.	#RESET	REMO	P01 (EXCL2) REMI
0	SEG78	SEG95 SEG79	SEG96 SEG80	SEG102 SEG86	SEG107 SEG91	N.C.	SEG114 SEG98	SEG118 SEG102	N.C.	COM26 SEG109	COM22 SEG113	COM18 SEG117	N.C.	TEST3	CD	Vc5	VD1	SCLK0 OSC2	SCLK1 OSC1
		SEG98 SEG82	SEG99 SEG83	SEG101 SEG85	SEG104 SEG88	SEG110 SEG94	SEG113 SEG97	SEG117 SEG101	COM30 SEG105	COM27 SEG108	COM25 SEG110	COM21 SEG114	COM17 SEG118	TEST2	CE	CA	Vc2	OSC4	Vss
r	N.C.	N.C.	N.C.	SEG100 SEG84	SEG106 SEG90	SEG109 SEG93	SEG112 SEG96	SEG116 SEG100	COM31 SEG104	COM28 SEG107	COM23 SEG112	COM20 SEG115	COM16 SEG119	TEST1	CF	СВ	Vc3	Vod	OSC3
L		N.C.	N.C.	SEG103	SEG105	SEG108	SEG111	SEG115	SEG119	COM29	COM24	COM19	Vss	VD2	CG	cc	Vc4	Vc1	N.C.

Figure 1.3.2.2 S1C17703 Ball Configuration Diagram (VFBGA10H-240)



#### Pad Configuration Diagram (Chip) (S1C17703)

						r	
No.	Pad name	X (µm)	Y (µm)	No.	Pad name	X (µm)	
1	SEG45/COM1		-2565.5		SEG99/SEG83		-2253.0
2	SEG46/COM2		-2565.5	56	SEG100/SEG84	2558.0	-2173.0
3	SEG47/COM3	-2031.9	-2565.5	57	SEG101/SEG85	2558.0	-2093.0
4	SEG48/COM4		-2565.5	58	SEG102/SEG86	2558.0	-2013.0
5	SEG49/COM5	-1871.9	-2565.5	59	SEG103/SEG87	2558.0	-1933.0
6	SEG50/COM6	-1791.9	-2565.5	60	SEG104/SEG88	2558.0	-1853.0
7	SEG51/COM7	-1711.9	-2565.5	61	SEG105/SEG89	2558.0	-1773.0
8	SEG52/COM8	-1631.9	-2565.5	62	SEG106/SEG90	2558.0	-1693.0
9	SEG53/COM9	-1551.9	-2565.5	63	SEG107/SEG91	2558.0	-1613.0
10	SEG54/COM10	-1471.9	-2565.5	64	SEG108/SEG92	2558.0	-1533.0
11	SEG55/COM11	-1391.9	-2565.5	65	SEG109/SEG93	2558.0	-1453.0
12	SEG56/COM12	-1311.9	-2565.5	66	SEG110/SEG94	2558.0	-1373.0
13	SEG57/COM13	-1231.9	-2565.5	67	SEG111/SEG95	2558.0	-1293.0
14	SEG58/COM14	-1151.9	-2565.5	68	SEG112/SEG96	2558.0	-1213.0
15	SEG59/COM15	-1071.9	-2565.5	69	SEG113/SEG97	2558.0	-1133.0
16	SEG60/COM16	-991.9	-2565.5	70	SEG114/SEG98	2558.0	-1053.0
17	SEG61/COM17	-911.9	-2565.5	71	SEG115/SEG99	2558.0	-973.0
18	SEG62/COM18	-831.9	-2565.5	72	SEG116/SEG100	2558.0	-893.0
19	SEG63/COM19	-751.9	-2565.5	73	SEG117/SEG101	2558.0	-813.0
20	SEG64/COM20	-671.9	-2565.5	74	SEG118/SEG102	2558.0	-733.0
21	SEG65/COM21	-591.9	-2565.5	75	SEG119/SEG103	2558.0	-653.0
22	SEG66/COM22	-511.9	-2565.5	76	COM31/SEG104	2558.0	-553.0
23	SEG67/COM23		-2565.5	77	COM30/SEG105	2558.0	-473.0
24	SEG68/COM24	-351.9	-2565.5	78	COM29/SEG106	2558.0	-393.0
25	SEG69/COM25	-271.9	-2565.5	79	COM28/SEG107	2558.0	-313.0
26	SEG70/COM26	-191.9	-2565.5	80	COM27/SEG108	2558.0	-233.0
27	SEG71/COM27	-111.9	-2565.5	81	COM26/SEG109	2558.0	-153.0
28	SEG72/COM28		-2565.5	82	COM25/SEG110	2558.0	-73.0
29	SEG73/COM29	48.1	-2565.5	83	COM24/SEG111	2558.0	7.0
	SEG74/COM30	128.1	-2565.5	84	COM23/SEG112	2558.0	87.0
31	SEG75/COM31	208.1	-2565.5	85	COM22/SEG113	2558.0	167.0
32	SEG76/SEG60	358.1	-2565.5	86	COM21/SEG114	2558.0	247.0
33	SEG77/SEG61	438.1	-2565.5	87	COM20/SEG115	2558.0	327.0
34	SEG78/SEG62	518.1	-2565.5	88	COM19/SEG116	2558.0	407.0
	SEG79/SEG63		-2565.5	89	COM18/SEG117	2558.0	
	SEG80/SEG64	678.1	-2565.5	90	COM17/SEG118	2558.0	
37	SEG81/SEG65	758.1	-2565.5	91	COM16/SEG119	2558.0	647.0
	SEG82/SEG66		-2565.5	92	Vss	2558.0	
	SEG83/SEG67		-2565.5	93	TEST3	2558.0	
	SEG84/SEG68		-2565.5		TEST2		1007.5
	SEG85/SEG69		-2565.5		TEST1		1097.5
	<b>SEG86</b> /SEG70		-2565.5	96	VD2	2558.0	
	<b>SEG87</b> /SEG71		-2565.5	97	CG		1277.5
	SEG88/SEG72		-2565.5	98	CF		1367.5
	SEG89/SEG73		-2565.5	99	CE	2558.0	
	SEG90/SEG74		-2565.5	100		2558.0	
	SEG91/SEG75		-2565.5	101		2558.0	
	SEG92/SEG76		-2565.5	102			1727.5
	SEG93/SEG77		-2565.5	102		2558.0	
-	SEG94/SEG78		-2565.5		Vc5	2558.0	
	SEG95/SEG79		-2565.5	104		2558.0	
-	SEG96/SEG80		-2565.5	105		2558.0	
	SEG97/SEG81		-2565.5		Vc2	2558.0	
	SEG98/SEG82		-2565.5		Vc1	2558.0	
54	3E030/3E002	2110.1	-2005.5	108	VCI	2008.0	2201.5

Table 1.3.2.1 S1C17703 Pad Coordinates

No.	Pad name	X (μm)	Υ (μm)	No.	Pad name	X (μm)	Y (µm)
109	VDD	2224.5	2565.5	163	COM7/SEG7	-2558.0	2167.0
110	OSC3	2134.5	2565.5	164	COM8/SEG8	-2558.0	2087.0
111	OSC4	2044.5	2565.5	165	COM9/SEG9	-2558.0	2007.0
112	Vss	1954.5	2565.5	166	COM10/SEG10	-2558.0	1927.0
113	VD1	1794.5	2565.5	167	COM11/SEG11	-2558.0	1847.0
114	OSC1	1704.5	2565.5	168	COM12/SEG12	-2558.0	1767.0
	OSC2	1614.5			COM13/SEG13	-2558.0	
	#RESET	1524.5	2565.5		COM14/SEG14	-2558.0	
	P00(EXCL1)/REMO/SCLK0	1444.5		171	COM15/SEG15	-2558.0	
	P01(EXCL2)/REMI/SCLK1	1364.5			SEG0/SEG16	-2558.0	
	<b>P02</b> /TOUT6/CAP6	1284.5	2565.5		SEG1/SEG17	-2558.0	
	P03(EXCL0)/#ADTRG		2565.5		SEG2/SEG18		1267.0
	P04/SPICLK0	1124.5	2565.5		SEG3/SEG19	-2558.0	
	P05/SDO0	1044.5		-	SEG4/SEG20	-2558.0	
	P06/SDI0	964.5				-2558.0	
	P07/#SPISS0	884.5			SEG6/SEG22	-2558.0	947.0
	P10/SPICLK1	804.5			SEG7/SEG23	-2558.0	947.0 867.0
	P11/SOUT0/SDO1		2565.5		SEG8/SEG24	-2558.0	787.0
	P12/SIN0/SDI1	-					
	<b>P12</b> /SIN0/SD11 <b>P13</b> /TOUT3/CAP3/AIN7/SD02	644.5 564.5	2565.5 2565.5		SEG9/SEG25 SEG10/SEG26	-2558.0	707.0 627.0
		484.5	2565.5		SEG11/SEG27	-2558.0	547.0
	P15/TOUT5/CAP5/AIN5/FOUTA	404.5	2565.5		SEG12/SEG28	-2558.0	467.0
	P16/TOUT2/CAP2/AIN4		2565.5		SEG13/SEG29	-2558.0	387.0
	P17/TOUT1/CAP1/AIN3	244.5		-	SEG14/SEG30	-2558.0	307.0
133		164.5			SEG15/SEG31	-2558.0	227.0
		84.5	2565.5		SEG16/SEG32	-2558.0	147.0
	P20/AIN2/SPICLK2		2565.5		SEG17/SEG33	-2558.0	67.0
	P21/AIN1/#SPISS1				SEG18/SEG34	-2558.0	-13.0
<u> </u>	P22/AIN0/#SPISS2	-155.5			SEG19/SEG35	-2558.0	-93.0
138		-235.5			SEG20/SEG36	-2558.0	
	P23(EXCL3)/SENB1	-315.5	2565.5		SEG21/SEG37	-2558.0	-253.0
	P24/SENA1	-395.5		-	SEG22/SEG38	-2558.0	-333.0
	P25/REF1	-475.5	2565.5	195	SEG23/SEG39	-2558.0	-413.0
	P26/RFIN1	-555.5	2565.5		SEG24/SEG40	-2558.0	-493.0
143		-635.5	2565.5	-	SEG25/SEG41	-2558.0	
	P27/RFIN0/SOUT1	-715.5	2565.5		SEG26/SEG42	-2558.0	-653.0
145	P30/REF0/SIN1	-795.5	2565.5	199	SEG27/SEG43	-2558.0	-733.0
	P31/SENA0/SCL0	-875.5	2565.5		SEG28/SEG44	-2558.0	-813.0
	P32/SENB0/SDA0	-955.5			SEG29/SEG45	-2558.0	-893.0
	P33/SCL1/SCL0	-1035.5	2565.5		SEG30/SEG46	-2558.0	-973.0
149	P34/SDA1/SDA0	-1115.5	2565.5	203	SEG31/SEG47	-2558.0	-1053.0
150	P35/FOUTB/#BFR		2565.5	204	SEG32/SEG48	-2558.0	-1133.0
151	P36/TOUT7/CAP7/EXOSC3	-1275.5	2565.5	205	SEG33/SEG49		-1213.0
	P37/TOUT0/CAP0/LFRO/RFCLKO	-1355.5	2565.5	206	SEG34/SEG50	-2558.0	-1293.0
153	DSIO/P40	-1435.5	2565.5	207	SEG35/SEG51	-2558.0	-1373.0
154	<b>DST2</b> /P41	-1515.5	2565.5	208	SEG36/SEG52	-2558.0	-1453.0
155	DCLK	-1595.5	2565.5	209	SEG37/SEG53	-2558.0	-1533.0
156	COM0/SEG0	-1768.5	2565.5	210	SEG38/SEG54	-2558.0	-1613.0
157	COM1/SEG1	-1848.5	2565.5		SEG39/SEG55		-1693.0
158	COM2/SEG2		2565.5	212	SEG40/SEG56		-1773.0
159	COM3/SEG3		2565.5	213	SEG41/SEG57		-1853.0
	COM4/SEG4		2565.5		SEG42/SEG58		-1933.0
	COM5/SEG5		2565.5		SEG43/SEG59		-2013.0
	COM6/SEG6		2565.5		SEG44/COM0		-2163.0
102		LL-10.0	2000.0	210		2000.0	2100.0

#### **1.3.3 Pin Descriptions**

Note: The pin names described in boldface type are default settings.

Name	1/0	Default	Function	Pin (○)/N	lo pin (–)
Name	"0	status	Fullction	17705	17703
Vdd	-	-	Power supply pin (+)	0	0
AVDD	-	-	Analog power supply pin (+)	0	0
Vss	-	-	Power supply pin (GND)	0	0
V <sub>D1</sub>	-	-	Internal logic and oscillation system voltage regulator output pin	0	0
VD2	-	-	LCD power voltage booster output pin	0	0
CF,CG	-	-	Power supply voltage-boost capacitor connect pin	0	0
CA,CB,CC,CD,CE	-	-	LCD voltage-boost capacitor connect pin	0	0
Vc1-Vc5	-	-	LCD drive voltage output pin	0	0
OSC3		1	OSC3 oscillator input pin	0	0
OSC4	0	0	OSC3 oscillator output pin	0	0
OSC1	Ĭ	U	OSC1 oscillator input pin	0	0
			OSC1 oscillator output pin	0	0
			Test pin (Connect to Vpb during normal operation.)	0	-
		i(Full-up)			
			Test pin (Open :during normal operation.)	0	0
TEST2	-	-	Test pin (Open :during normal operation.)	0	0
TEST1		-	Test pin (Open :during normal operation.)	0	-
#RESET	1	I(Pull-up)	Initial reset input pin	0	0
P00(EXCL1)	I/O	l(Pull-up)	I/O port pin with interrupt input function	0	0
			(T16A Ch.1 external clock input pin)		
REMO O			REMC output pin		
SCLK0 I			UART Ch.0 external clock input pin		
P01(EXCL2) I/O I(Pull-up)		l(Pull-up)	I/O port pin with interrupt input function	0	0
REMI I			(T16A Ch.2 external clock input pin)		
			REMC input pin		
SCLK1 I			UART Ch.1 external clock input pin		
P02	1/0	I(Pull-up)	I/O port pin with interrupt input function	0	0
TOUT6	0	.(	T16A Ch.3 TOUT A signal output pin		Ū
CAP6			T16A Ch.3 capture A trigger signal input pin		
P03(EXCL0)	1/0	I(Pull-up)	I/O port pin with interrupt input function	0	0
105(EXOLO)	"0	i(i uli-up)	(T16A Ch.0 external clock input pin)		0
#40700			A/D converter external trigger input pin		
#ADTRG					
P04	1/0	l(Pull-up)	I/O port pin with interrupt input function	0	0
SPICLK0	1/0		SPI Ch.0 clock I/O pin		
P05	1/0	l(Pull-up)	I/O port pin with interrupt input function	0	0
SDO0	0		SPI Ch.0 data output pin		-
P06	1/O	l(Pull-up)	I/O port pin with interrupt input function	0	0
SDI0			SPI Ch.0 data input pin		
P07	I/O	l(Pull-up)	I/O port pin with interrupt input function	0	0
#SPISS0	Ι		SPI Ch.0 slave select signal input pin		
P10	I/O	l(Pull-up)	I/O port pin with interrupt input function	0	0
SPICLK1	I/O		SPI Ch.1 clock I/O pin		
P11	I/O	l(Pull-up)	I/O port pin with interrupt input function	0	0
SOUT0	0		UART Ch.0 data output pin		
SDO1	0		SPI Ch.1 data output pin		
P12	I/O	l(Pull-up)	I/O port pin with interrupt input function	0	0
SIN0	1	,	UART Ch.0 data input pin		
SDI1	I		SPI Ch.1 data input pin		
P13	I/O	I(Pull-up)	I/O port pin with interrupt input function	0	0
TOUT3	0		T16A Ch.1 TOUT B signal output pin		
CAP3			T16A Ch.1 capture B trigger signal input pin		
			A/D converter Ch.7 analog signal input pin		
AIN7			SPI Ch.2 data output pin		
SDO2	0				
P14	1/0	l(Pull-up)	I/O port pin with interrupt input function	0	0
TOUT4	0		T16A Ch.2 TOUT A signal output pin		
CAP4			T16A Ch.2 capture A trigger signal input pin		
AIN6			A/D converter Ch.6 analog signal input pin		
SDI2			SPI Ch.2 data input pin		

Table 1.3.3.1 Pin Descriptions

Name	1/0	Default	Function	Pin (O)/N	o pin (–)
Name	1/0	status	F UTIC LIOT	17705	17703
P15	I/O	I(Pull-up)	I/O port pin with interrupt input function	0	0
TOUT5	0		T16A Ch.2 TOUT B signal output pin		
CAP5	5 1		T16A Ch.2 capture B trigger signal input pin		
AIN5	-		A/D converter Ch.5 analog signal input pin		
FOUTA	_		Clock output pin		
P16	1/0	I(Pull-up)	I/O port pin with interrupt input function	0	0
TOUT2			T16A Ch.1 TOUT A signal output pin		
CAP2	_	-	T16A Ch.1 capture A trigger signal input pin		
AIN4	_		A/D converter Ch.4 analog signal input pin		
P17	1/0	I(Pull-up)	I/O port pin with interrupt input function	0	0
TOUT1	-	i(Full-up)	T16A Ch.0 TOUT B signal output pin	Ŭ	0
	-		T16A Ch.0 capture B trigger signal input pin		
CAP1			A/D converter Ch.3 analog signal input pin		
AIN3	-				
P20	I/O	I(Pull-up)	I/O port pin with interrupt input function	0	0
AIN2	-	-	A/D converter Ch.2 analog signal input pin		
SPICLK2			SPI Ch.2 clock I/O pin		
P21	I/O	I(Pull-up)	I/O port pin with interrupt input function	0	0
AIN1	Ι		A/D converter Ch.1 analog signal input pin		
#SPISS1	Ι		SPI Ch.1 slave select signal input pin		
P22	I/O	I(Pull-up)	I/O port pin with interrupt input function	0	0
AINO	_		A/D converter Ch.0 analog signal input pin		
#SPISS2	_	1	SPI Ch.2 slave select signal input pin		
P23(EXCL3)	1/0	I(Pull-up)	I/O port pin with interrupt input function	0	0
0(_//0_0)			(T16A Ch.3 external clock input pin)		0
SENB1	I/O	-	R/F converter Ch.1 sensor B oscillation control pin		
P24	1/0	I/Dull up)	VO port pin with interrupt input function	0	0
	_	I(Pull-up)			0
SENA1	-		R/F converter Ch.1 sensor A oscillation control pin		
P25	I/O	I(Pull-up)	I/O port pin with interrupt input function	0	0
REF1	I/O		R/F converter Ch.1 reference oscillation control pin		
P26	I/O	I(Pull-up)	I/O port pin with interrupt input function	0	0
RFIN1	I/O		R/F converter Ch.1 RFCLK input/oscillation control pin		
P27	I/O	I(Pull-up)	I/O port pin with interrupt input function	0	0
RFINO	I/O		R/F converter Ch.0 RFCLK input/oscillation control pin		
SOUT1	0		UART Ch.1 data output pin		
P30	I/O	I(Pull-up)	I/O port pin with interrupt input function	0	0
REFO	_		R/F converter Ch.0 reference oscillation control pin	_	
SIN1	_		UART Ch.1data input pin		
P31	1/0	I(Pull-up)	I/O port pin with interrupt input function	0	0
SENAC			R/F converter Ch.0 sensor A oscillation control pin		0
	_		I <sup>2</sup> C master SCL I/O pin		
SCLO					
P32	1/0	I(Pull-up)	I/O port pin with interrupt input function	0	0
SENBO	-		R/F converter Ch.0 sensor B oscillation control pin		
SDA0	-		I <sup>2</sup> C master data I/O pin		
P33	I/O	I(Pull-up)	I/O port pin with interrupt input function	0	0
SCL1	_		I <sup>2</sup> C slave SCL I/O pin		
SCLO	I/O		I <sup>2</sup> C master SCL I/O pin		
P34	I/O	I(Pull-up)	I/O port pin with interrupt input function	0	0
SDA1	I/O		I <sup>2</sup> C slave data I/O pin		
SDA0		]	I <sup>2</sup> C master data I/O pin		
P35	I/O	I(Pull-up)	I/O port pin with interrupt input function	0	0
FOUTB	-		Clock output pin		-
#BFR	_	1	I <sup>2</sup> C slave bus free request input pin		
P36	1/0	I(Pull-up)	I/O port pin with interrupt input function	0	0
TOUT7			T16A Ch.3 TOUT B signal output pin		$\cup$
	-		T16A Ch.3 capture B trigger signal input pin		
CAP7	-	-	OSC3 external clock input pin		
EXOSC3	-				
P37	I/O	I(Pull-up)	I/O port pin with interrupt input function	0	0
	_		T16A Ch.0 TOUT A signal output pin		
TOUTO			T16A Ch.0 capture A trigger signal input pin		
TOUTO CAPO					
			LCD frame signal output pin		
CAPO	0		LCD frame signal output pin R/F clock monitor output pin		
CAP0 LFRC	0	I(Pull-up)		0	0

Name	10	Default	<b>F</b>	Pin (O)/N	No pin (–)
Name	I/O	status	Function	17705	17703
DST2	0	O(L)	On-chip debugger data input/output pin	0	0
P41	I/O		I/O port pin		
DCLK	0	O(H)	On-chip debugger clock output pin	0	0
P42 I/O I/O port pin			I/O port pin		-
COM0-15 O O(L) LCD co		O(L)	LCD common output pins	0	0
SEG0-15 O			LCD segment output pins		
SEG0-43	0	O(L)	LCD segment output pins	0	0
SEG16-59	0		LCD segment output pins		
SEG44-47	0	O(L)	LCD segment output pins	0	-
SEG60-63	0		LCD segment output pins		
SEG48-79	0	O(L)	LCD segment output pins	0	-
COM0-31	0		LCD common output pins		
SEG80-127	0	O(L)	LCD segment output pins	0	-
SEG64-111	0		LCD segment output pins		
COM31-16	0	O(L)	LCD common output pins	0	-
SEG112-127	0		LCD segment output pins		
SEG44-SEG75	0	O(L)	LCD segment output pins	-	0
COM0-31	0		LCD common output pins		
SEG76-SEG119		O(L)	LCD segment output pins	-	0
SEG60-103 O LCD segment o			LCD segment output pins		
COM31-16	0	O(L)	LCD common output pins	-	0
SEG104-119	0		LCD segment output pins		

# 2 CPU

The S1C17705/703 contains the S1C17 Core as its core processor.

The S1C17 Core is a Seiko Epson original 16-bit RISC-type processor.

It features low power consumption, high-speed operation, large address space, main instructions executable in one clock cycle, and a small sized design. The S1C17 Core is suitable for embedded applications such as controllers and sequencers for which an eight-bit CPU is commonly used.

For details of the S1C17 Core, refer to the "S1C17 Family S1C17 Core Manual."

## 2.1 Features of the S1C17 Core

#### Processor type

- Seiko Epson original 16-bit RISC processor
- 0.35–0.15 μm low power CMOS process technology

#### Instruction set

- Code length: 16-bit fixed length
- Number of instructions: 111 basic instructions (184 including variations)
- Execution cycle: Main instructions executed in one cycle
- Extended immediate instructions: Immediate extended up to 24 bits
- · Compact and fast instruction set optimized for development in C language

#### **Register set**

- · Eight 24-bit general-purpose registers
- Two 24-bit special registers
- One 8-bit special register

#### Memory space and bus

- Up to 16M bytes of memory space (24-bit address)
- Harvard architecture using separated instruction bus (16 bits) and data bus (32 bits)

#### Interrupts

- Reset, NMI, and 32 external interrupts supported
- Address misaligned interrupt
- Debug interrupt
- · Direct branching from vector table to interrupt handler routine
- Programmable software interrupts with a vector number specified (all vector numbers specifiable)

#### **Power saving**


- HALT (halt instruction)
- SLEEP (slp instruction)

#### **Coprocessor interface**

- 16-bit × 16-bit multiplier
- 16-bit ÷ 16-bit divider
- 16-bit × 16-bit + 32-bit multiply and accumulation unit

## 2.2 CPU Registers

The S1C17 Core contains eight general-purpose registers and three special registers.



	General-purpose registers	
bi	it 23	bit 0
7	R7	
6	R6	
5	R5	
4	R4	
3	R3	
2	R2	
1	R1	
0	R0	

Figure 2.2.1 Registers

## 2.3 Instruction Set

The S1C17 Core instruction codes are all fixed to 16 bits in length which, combined with pipelined processing, allows most important instructions to be executed in one cycle. For details, refer to the "S1C17 Family S1C17 Core Manual."

Classification		Mnemonic	Function
Data transfer	ld.b	%rd,%rs	General-purpose register (byte) $\rightarrow$ general-purpose register (sign-extended)
		%rd,[%rb]	Memory (byte) $\rightarrow$ general-purpose register (sign-extended)
		%rd,[%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		%rd,-[%rb]	
		%rd,[%sp+imm7]	Stack (byte) $\rightarrow$ general-purpose register (sign-extended)
		%rd,[imm7]	Memory (byte) $\rightarrow$ general-purpose register (sign-extended)
		[%rb],%rs	General-purpose register (byte) $\rightarrow$ memory
		[%rb]+,%rs	Memory address post-increment, post-decrement, and pre-decrement
		[%rb]-,%rs	functions can be used.
		-[%rb],%rs	
		[%sp+imm7],%rs	General-purpose register (byte) $\rightarrow$ stack
		[imm7],%rs	General-purpose register (byte) $\rightarrow$ memory
	ld.ub	%rd,%rs	General-purpose register (byte) $\rightarrow$ general-purpose register (zero-extended)
		%rd,[%rb]	Memory (byte) $\rightarrow$ general-purpose register (zero-extended)
		%rd,[%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		%rd,-[%rb]	
		%rd,[%sp+imm7]	Stack (byte) $\rightarrow$ general-purpose register (zero-extended)
		%rd,[imm7]	Memory (byte) $\rightarrow$ general-purpose register (zero-extended)
	ld	%rd,%rs	General-purpose register (16 bits) $\rightarrow$ general-purpose register
		%rd,sign7	Immediate $\rightarrow$ general-purpose register (sign-extended)
		%rd,[%rb]	Memory (16 bits) $\rightarrow$ general-purpose register
		%rd,[%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		<pre>%rd,-[%rb]</pre>	
		<pre>%rd, [%sp+imm7]</pre>	Stack (16 bits) $\rightarrow$ general-purpose register
		%rd,[imm7]	Memory (16 bits) $\rightarrow$ general-purpose register
		[%rb],%rs	General-purpose register (16 bits) $\rightarrow$ memory
		[%rb]+,%rs	Memory address post-increment, post-decrement, and pre-decrement
		[%rb]-,%rs	functions can be used.
		-[%rb],%rs	
		[%sp+imm7],%rs	General-purpose register (16 bits) $\rightarrow$ stack
		[imm7],%rs	General-purpose register (16 bits) $\rightarrow$ memory
	ld.a	%rd,%rs	General-purpose register (24 bits) $\rightarrow$ general-purpose register
		%rd,imm7	Immediate $\rightarrow$ general-purpose register (zero-extended)

Table 2.3.1 List of S1C17 Core Instructions

Classification		Inemonic	Function
Data transfer	ld.a	%rd, [%rb]	Memory (32 bits) $\rightarrow$ general-purpose register (*1)
		%rd,[%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		\$rd,-[\$rb]	
		<pre>%rd, [%sp+imm7]</pre>	Stack (32 bits) $\rightarrow$ general-purpose register (*1)
		%rd,[imm7]	Memory (32 bits) $\rightarrow$ general-purpose register (*1)
		[%rb],%rs	General-purpose register (32 bits, zero-extended) $\rightarrow$ memory (*1)
		[%rb]+,%rs	Memory address post-increment, post-decrement, and pre-decrement
		[%rb]-,%rs	functions can be used.
		-[%rb],%rs	
		[%sp+imm7],%rs	General-purpose register (32 bits, zero-extended) $\rightarrow$ stack (*1)
		[imm7],%rs	General-purpose register (32 bits, zero-extended) $\rightarrow$ memory (*1)
		%rd,%sp	$SP \rightarrow general-purpose register$
		%rd,%pc	$PC \rightarrow general-purpose register$
		%rd,[%sp]	Stack (32 bits) $\rightarrow$ general-purpose register (*1)
		%rd,[%sp]+	Stack pointer post-increment, post-decrement, and pre-decrement functions
		%rd,[%sp]-	can be used.
		%rd,-[%sp]	
		[%sp],% <i>rs</i>	General-purpose register (32 bits, zero-extended) $\rightarrow$ stack (*1)
		[%sp]+,%rs	Stack pointer post-increment, post-decrement, and pre-decrement functions
		[%sp]-,%rs	can be used.
		-[%sp],%rs	1
		%sp,%rs	General-purpose register (24 bits) $\rightarrow$ SP
		%sp,imm7	Immediate $\rightarrow$ SP
nteger arithmetic	add	%rd,%rs	16-bit addition between general-purpose registers
peration	add/c		Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
poration	add/nc		
	add	%rd,imm7	16-bit addition of general-purpose register and immediate
	add.a	%rd, %rs	24-bit addition between general-purpose registers
	add.a/c	010,010	Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	add.a/nc	-	
	add.a	%sp,%rs	24-bit addition of SP and general-purpose register
	auu.a	%rd,imm7	24-bit addition of general-purpose register and immediate
		%sp,imm7	24-bit addition of SP and immediate
	adc	%sp, 11007 %rd, %rs	
	adc/c	51U, 515	16-bit addition with carry between general-purpose registers
			Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	adc/nc	0.1.1.1	
	adc	%rd,imm7	16-bit addition of general-purpose register and immediate with carry
	sub	%rd, %rs	16-bit subtraction between general-purpose registers
	sub/c	-	Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	sub/nc		
	sub	%rd,imm7	16-bit subtraction of general-purpose register and immediate
	sub.a	%rd,%rs	24-bit subtraction between general-purpose registers
	sub.a/c	_	Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	sub.a/nc		
	sub.a	%sp,% <i>rs</i>	24-bit subtraction of SP and general-purpose register
		%rd,imm7	24-bit subtraction of general-purpose register and immediate
		%sp, <i>imm7</i>	24-bit subtraction of SP and immediate
	sbc	%rd,%rs	16-bit subtraction with carry between general-purpose registers
	sbc/c		Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	sbc/nc		
	sbc	%rd,imm7	16-bit subtraction of general-purpose register and immediate with carry
	cmp	%rd,%rs	16-bit comparison between general-purpose registers
	cmp/c	-	Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	cmp/nc		
	cmp	%rd,sign7	16-bit comparison of general-purpose register and immediate
	cmp.a	%rd, %rs	24-bit comparison between general-purpose register and minieulate
	cmp.a/c	1	Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
		-	Supports conditional execution (i.e. executed if $C = 1$ , /nc: executed if $C = 0$ ).
	cmp.a/nc	9	
	cmp.a	%rd,imm7	24-bit comparison of general-purpose register and immediate
	CMC	%rd,%rs	16-bit comparison with carry between general-purpose registers
	cmc/c	-	Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	cmc/nc		
	CMC	%rd,sign7	16-bit comparison of general-purpose register and immediate with carry

Classification		Mnemonic	Function			
Logical operation	and	%rd,%rs	Logical AND between general-purpose registers			
	and/c		Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).			
	and/nc					
	and	%rd,sign7	Logical AND of general-purpose register and immediate			
	or	%rd,%rs	Logical OR between general-purpose registers			
	or/c		Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).			
	or/nc					
	or	%rd,sign7	Logical OR of general-purpose register and immediate			
	xor	%rd,%rs	Exclusive OR between general-purpose registers			
	xor/c		Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).			
	xor/nc					
	xor	%rd,sign7	Exclusive OR of general-purpose register and immediate			
	not	%rd,%rs	Logical inversion between general-purpose registers (1's complement)			
	not/c		Supports conditional execution (/c: executed if C = 1, /nc: executed if C = 0).			
	not/nc					
	not	%rd,sign7	Logical inversion of general-purpose register and immediate (1's complement			
Shift and swap	sr	%rd,%rs	Logical shift to the right with the number of bits specified by the register			
		%rd,imm7	Logical shift to the right with the number of bits specified by immediate			
	sa	%rd,%rs	Arithmetic shift to the right with the number of bits specified by the register			
		%rd,imm7	Arithmetic shift to the right with the number of bits specified by immediate			
	sl	%rd,%rs	Logical shift to the left with the number of bits specified by the register			
		%rd,imm7	Logical shift to the left with the number of bits specified by immediate			
	swap	%rd,%rs	Bytewise swap on byte boundary in 16 bits			
mmediate extension		imm13	Extend operand in the following instruction			
Conversion	cv.ab	%rd,%rs	Converts signed 8-bit data into 24 bits			
	cv.as	%rd,%rs	Converts signed 6-bit data into 24 bits			
	cv.al	%rd,%rs	Converts 32-bit data into 24 bits			
	cv.la	%rd,%rs	Converts 24-bit data into 32 bits			
	cv.ls	%rd,%rs	Converts 16-bit data into 32 bits			
Branch	jpr	sign10	PC relative jump			
Dianch	jpr.d	%rb	Delayed branching possible			
	jpi.u jpa	imm7	Absolute jump			
		%rb				
	jpa.d		Delayed branching possible			
	jrgt	sign7	PC relative conditional jump Branch condition: !Z & !(N ^ V)			
	jrgt.d		Delayed branching possible			
	jrge	sign7	PC relative conditional jump Branch condition: !(N ^ V)			
	jrge.d		Delayed branching possible			
	jrlt	sign7	PC relative conditional jump Branch condition: N ^ V			
	jrlt.d		Delayed branching possible			
	jrle	sign7	PC relative conditional jump Branch condition: Z   N ^ V			
	jrle.d		Delayed branching possible			
	jrugt	sign7	PC relative conditional jump Branch condition: !Z & !C			
	jrugt.d		Delayed branching possible			
	jruge	sign7	PC relative conditional jump Branch condition: IC			
	jruge.d		Delayed branching possible			
	jrult	sign7	PC relative conditional jump Branch condition: C			
	jrult.d		Delayed branching possible			
	jrule	sign7	PC relative conditional jump Branch condition: Z   C			
	jrule.d		Delayed branching possible			
	jreq	sign7	PC relative conditional jump Branch condition: Z			
	jreq.d		Delayed branching possible			
	jrne	sign7	PC relative conditional jump Branch condition: !Z			
	jrne.d		Delayed branching possible			
	call	sign10	PC relative subroutine call			
	call.d	%rb	Delayed call possible			
	calla	imm7	Absolute subroutine call			
	calla.d	%rb	Delayed call possible			
	ret		Return from subroutine			
	ret.d		Delayed return possible			
	int	imm5	Software interrupt			
	intl	imm5,imm3	Software interrupt with interrupt level setting			
			Return from interrupt handling			
	reti		netan non interrupt nandling			
	reti.d		Delayed call possible			

Classification	Ν	Inemonic	Function			
Branch	retd		Return from debug processing			
System control	nop		No operation			
	halt		HALT mode			
	slp		SLEEP mode			
	ei		Enable interrupts			
	di		Disable interrupts			
Coprocessor control	Coprocessor control ld.cw %rd, %rs Transfer dat		Transfer data to coprocessor			
		%rd,imm7				
	ld.ca	%rd,%rs	Transfer data to coprocessor and get results and flag statuses			
		%rd,imm7				
	ld.cf	%rd,%rs	Transfer data to coprocessor and get flag statuses			
		%rd,imm7				

\*1 The ld.a instruction accesses memories in 32-bit length. During data transfer from a register to a memory, the 32-bit data in which the eight high-order bits are set to 0 is written to the memory. During reading from a memory, the eight high-order bits of the read data are ignored.

The symbols in the above table each have the meanings specified below.

Symbol	Description
%rs	General-purpose register, source
%rd	General-purpose register, destination
[%rb]	Memory addressed by general-purpose register
[%rb]+	Memory addressed by general-purpose register with address post-incremented
[%rb]-	Memory addressed by general-purpose register with address post-decremented
-[%rb]	Memory addressed by general-purpose register with address pre-decremented
%sp	Stack pointer
[%sp],[%sp+ <i>imm</i> 7]	Stack
[%sp]+	Stack with address post-incremented
[%sp]-	Stack with address post-decremented
-[%sp]	Stack with address pre-decremented
imm3,imm5,imm7,imm13	Unsigned immediate (numerals indicating bit length)
sign7,sign10	Signed immediate (numerals indicating bit length)

Table 2.3.2	Symbol	Meanings
-------------	--------	----------

## 2.4 Reading PSR

The S1C17705/703 includes the MISC\_PSR register for reading the contents of the PSR (Processor Status Register) in the S1C17 Core. Reading the contents of this register makes it possible to check the contents of the PSR using the application software. Note that data cannot be written to the PSR.

#### PSR Register (MISC\_PSR)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
PSR Register	0x532c	D15-8	-	reserved	-	_	-	-	0 when being read.
(MISC_PSR)	(16 bits)	D7–5	PSRIL[2:0]	PSR interrupt level (IL) bits	0x0 t	o 0x7	0x0	R	
		D4	PSRIE	PSR interrupt enable (IE) bit	1 1 (enable)	0 0 (disable)	0	R	
		D3	PSRC	PSR carry (C) flag	1 1 (set)	0 0 (cleared)	0	R	
		D2	PSRV	PSR overflow (V) flag	1 1 (set)	0 0 (cleared)	0	R	
		D1	PSRZ	PSR zero (Z) flag	1 1 (set)	0 0 (cleared)	0	R	
		D0	PSRN	PSR negative (N) flag	1 1 (set)	0 0 (cleared)	0	R	

#### D[15:8] Reserved

#### D[7:5] PSRIL[2:0]: PSR Interrupt Level (IL) Bits

The value of the PSR IL (interrupt level) bits can be read out. (Default: 0x0)

#### D4 PSRIE: PSR Interrupt Enable (IE) Bit

The value of the PSR IE (interrupt enable) bit can be read out.

- 1 (R): 1 (interrupt enabled)
- 0 (R): 0 (interrupt disabled) (default)

D3 PSRC: PSR Carry (C) Flag Bit The value of the PSR C (carry) flag can be read out. 1 (R): 1 0 (R): 0 (default) D2 PSRV: PSR Overflow (V) Flag Bit The value of the PSR V (overflow) flag can be read out. 1 (R): 1 0 (R): 0 (default) D1 PSRZ: PSR Zero (Z) Flag Bit The value of the PSR Z (zero) flag can be read out. 1 (R): 1 0 (R): 0 (default) D0 **PSRN: PSR Negative (N) Flag Bit** The value of the PSR N (negative) flag can be read out. 1 (R): 1 0 (R): 0 (default)

## 2.5 Processor Information

The S1C17705/703 has the IDIR register shown below that allows the application software to identify CPU core type.

#### Processor ID Register (IDIR)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Processor ID Register (IDIR)	0xffff84 (8 bits)	D7–0		Processor ID 0x10: S1C17 Core	0x10	0x10	R	

This is a read-only register that contains the ID code to represent a processor model. The S1C17 Core's ID code is 0x10.

## 3 Memory Map, Bus Control

Figure 3.1 shows the S1C17705 memory map and figure 3.2 shows the S1C17703 memory map.

					Peripheral function	(Device size)
0xff	ffff			0x5480-0x5fff	reserved	-
		Reserved for core I/O area	/	0x5400-0x547f	16-bit PWM timer Ch.0-3	(16 bits)
0xff	fc00	(1K bytes, 1 cycle)	/	0x53c0-0x53ff	reserved	_
0xff			/	0x53a0-0x53bf	R/F converter	(16 bits)
		reconved		0x5380-0x539f	A/D converter	(16 bits)
		reserved	/	0x5360-0x537f	reserved	_
0x08	8000			0x5340-0x535f	IR remote controller	(16 bits)
0x08			1 /	0x5320-0x533f	MISC registers	(16 bits)
				0x52c0-0x531f	reserved	-
		Flash area		0x52a0-0x52bf	Port MUX	(8 bits)
		(512K bytes, 1–5 cycles)		0x5280-0x529f	reserved	-
		(Device size: 16 bits)		0x5200-0x527f	P ports	(8 bits)
				0x5140-0x51ff	reserved	-
0x00	8000	Vector table	/	0x5120-0x513f	Power generator	(8 bits)
0x00	7fff	reserved	1/	0x5100-0x511f	SVD circuit	(8 bits)
0x00	6000	leselved	V	0x50c0-0x50ff		-
0x00	5fff	Internal peripheral area 2 (4K bytes, 1 cycle)		0x50a0-0x50bf	LCD driver	(8 bits)
				0x5060-0x509f	Clock generator	(8 bits)
0x00	5000			0x5040-0x505f	0	(8 bits)
0x00	4fff	Display RAM area		0x5020-0x503f		(8 bits)
		(768 bytes, 2–5 cycles)		0x5000-0x501f	Clock timer	(8 bits)
0x00	4800	(Device size: 8 bits)		1		
0x00	47ff	reserved		0x43C0-0x43ff		-
0x00	4400	10001100		0x4380-0x43bf		(16 bits)
0x00	43ff	Internal peripheral area 1		0x4360-0x437f		(16 bits)
		(1K bytes, 1 cycle)		0x4340-0x435f		(16 bits)
0x00	4000	(TR bytes, T cycle)		0x4320-0x433f		(16 bits)
0x00	3fff	reserved	Ν		Interrupt controller	(16 bits)
0x00		10001100		0x42a0-0x42df		-
$0 \times 00$ $0 \times 00$		Debug RAM area (64 bytes)			16-bit timer Ch.0–4	(16 bits)
01100	2100			0x4140-0x41ff		-
		Internal RAM area		0x4100-0x413f		(8 bits)
		(12K bytes, 1 cycle)		0x4040-0x40ff		-
		(Device size: 32 bits)		0x4020-0x403f	0	(8 bits)
0x00	0000		\	0x4000-0x401f	reserved	-

Figure 3.1 S1C17705 Memory Map

				Peripheral function	(Device size)
0xff ffff	Reserved for core I/O area		0x5480-0x5fff	reserved	-
		/	0x5400-0x547f	16-bit PWM timer Ch.0-3	(16 bits)
0xff fc00	(1K bytes, 1 cycle)	/	0x53c0-0x53ff	reserved	-
0xff fbff			0x53a0-0x53bf	R/F converter	(16 bits)
	reserved		0x5380-0x539f	A/D converter	(16 bits)
	Teserveu		0x5360-0x537f	reserved	-
0x04 8000			0x5340-0x535f	IR remote controller	(16 bits)
0x04 7fff			0x5320-0x533f	MISC registers	(16 bits)
	Flash area		0x52c0-0x531f	reserved	-
	(256K bytes, 1–5 cycles)		0x52a0-0x52bf	Port MUX	(8 bits)
	(Device size: 16 bits)		0x5280-0x529f	reserved	-
			0x5200-0x527f		(8 bits)
			0x5140-0x51ff		-
0x00 8000	Vector table	/		Power generator	(8 bits)
0x00 7fff	reserved	/	0x5100-0x511f		(8 bits)
0x00 6000	10001100	V	0x50c0-0x50ff		-
0x00 5fff	Internal peripheral area 2		0x50a0-0x50bf		(8 bits)
	(4K bytes, 1 cycle)		0x5060-0x509f	0	(8 bits)
0x00 5000			0x5040-0x505f	0	(8 bits)
0x00 4fff	Display RAM area		0x5020-0x503f		(8 bits)
	(768 bytes, 2–5 cycles)		0x5000-0x501f	Clock timer	(8 bits)
0x00 4800	(Device size: 8 bits)		1		
0x00 47ff	reserved		0x43C0-0x43ff		-
0x00 4400			0x4380-0x43bf		(16 bits)
0x00 43ff	Internal peripheral area 1		0x4360-0x437f		(16 bits)
	(1K bytes, 1 cycle)		0x4340-0x435f		(16 bits)
0x00 4000			0x4320-0x433f		(16 bits)
0x00 3fff	reserved	$\backslash$		Interrupt controller	(16 bits)
0x00 3000			0x42a0-0x42df		-
0x00 2fff 0x00 2fc0	Debug RAM area (64 bytes)			16-bit timer Ch.0-4	(16 bits)
			0x4140-0x41ff		- (0 hite)
	Internal RAM area		0x4100-0x413f		(8 bits)
	(12K bytes, 1 cycle)		0x4040-0x40ff		- (9 bito)
	(Device size: 32 bits)	$  \rangle$	0x4020-0x403f	0	(8 bits)
0x00 0000		`	0x4000-0x401f	reserved	-

Figure 3.2 S1C17703 Memory Map

## 3.1 Bus Cycle

The CPU operates with CCLK as the operating clock. For CCLK, see "Controlling the CPU Core Clock (CCLK)" in the "Clock Generator (CLG)" chapter.

The period between a CCLK rising edge and the next rising edge is assumed to be one CCLK (= one bus cycle). As shown in Figure 3.1, the number of cycles required for one bus access depends on the peripheral or memory module. Furthermore, the number of bus accesses depends on the CPU instruction (access size) and device size.

Table 3.1.1 Number of bus Accesses							
Device size	CPU access size	Number of bus accesses					
8 bits	8 bits	1					
	16 bits	2					
	32 bits*	4					
16 bits	8 bits	1					
	16 bits	1					
	32 bits*	2					
32 bits	8 bits	1					
	16 bits	1					
	32 bits*	1					

Table 3.1.1	Number of	Bus	Accesses

\* Handling the eight high-order bits during 32-bit accesses

During writing, the eight high-order bits are written as 0. During reading from a memory, the eight high-order bits are ignored. However, the stack operation in an interrupt handling reads/writes 32-bit data that consists of the PSR value as the high-order 8 bits and the return address as the low order 24 bits.

#### Number of bus cycles calculation example

Number of bus cycles when the CPU accesses the display RAM area (eight-bit device, set to two access cycles) by a 16-bit read or write instruction.

 $2 \text{ [cycles]} \times 2 \text{ [bus accesses]} = 4 \text{ [CCLK cycles]}$ 

### 3.1.1 Restrictions on Access Size

The modules shown below have a restriction on the access size. Appropriate instructions should be used in programming.

#### Flash memory

The Flash memory allows only 16-bit write instructions for programming. Reading data from the Flash memory has no such restriction.

Other modules can be accessed with an 8-bit, 16-bit, or 32-bit instruction. However, reading for an unnecessary register may change the peripheral module status and it may cause a problem. Therefore, use the appropriate instructions according to the device size.

### 3.1.2 Restrictions on Instruction Execution Cycles

An instruction fetch and a data access are not performed simultaneously under one of the conditions listed below. This prolongs the instruction fetch cycle for the number of data area access cycles.

- When the S1C17705/703 executes the instruction stored in the Flash area and accesses data in the Flash area or display RAM area
- When the S1C17705/703 executes the instruction stored in the internal RAM area and accesses data in the internal RAM area

### 3.2 Flash Area

### 3.2.1 Internal Flash Memory

The S1C17705 contains a 512K-byte Flash memory (4K bytes  $\times$  128 sectors) and the S1C17703 includes a 256Kbyte Flash memory (4K bytes  $\times$  64 sectors) for storing application programs and data.

Table 3.2.1.1 Internal Flash Memory									
	S1C17705	S1C17703							
Flash memory capacity	512K bytes	256K bytes							
Address range	0x8000 to 0x87fff	0x8000 to 0x47fff							

Address 0x8000 is defined as the vector table base address, therefore a vector table (see "Vector Table" in the "Interrupt Controller (ITC)" chapter) must be placed from the beginning of the area. The vector table base address can be modified with the MISC\_TTBRL/MISC\_TTBRH registers.

The Flash memory can be read in 1 to 5 cycles.

### 3.2.2 Flash Programming

The S1C17705/703 supports on-board programming of the Flash memory, it makes it possible to program the Flash memory with the application programs/data by using the debugger through an ICDmini (S5U1C17001H). Furthermore, the S1C17705/703 supports self-programming by the application program. The Flash memory can be programmed in 16-bit units. The Flash memory supports two erase methods, chip erase and sector erase.

For the Flash programming using the debugger, see the "S5U1C17001C Manual" included in the S1C17 Family C Compiler Package. For the self-programming controlled by the user program, see the "Self-Programming (FLS) Application Notes" for the S1C17705/703.

Note: The debugger supports chip erase only and does not allow erasing in sector units.

### 3.2.3 Protect Bits

In order to protect the memory contents, the Flash memory provides two protection features, write protection and data read protection, that can be configured for 32K-byte areas to S1C17705 and for 16K-byte areas to S1C17703. The write protection disables writing data to the configured area. The data-read protection disables reading data from the configured area (the read value is always 0x0000). However, it does not disable the instruction fetch operation by the CPU.

The Flash memory provides the protect bits listed below. Program the protect bit corresponding to the area to be protected to 0.

Address	Bit	Function		Se	tting	g	Init.	R/W	Remarks
0x87ffc	D15	Flash write-protect bit for 0x80000–0x87fff	1	Writable	0	Protected	1	R/W	
(16 bits)	D14	Flash write-protect bit for 0x78000–0x7ffff	1	Writable	0	Protected	1	R/W	
	D13	Flash write-protect bit for 0x70000–0x77fff	1	Writable	0	Protected	1	R/W	
	D12	Flash write-protect bit for 0x68000–0x6ffff	1	Writable	0	Protected	1	R/W	
	D11	Flash write-protect bit for 0x60000-0x67fff	1	Writable	0	Protected	1	R/W	
	D10	Flash write-protect bit for 0x58000–0x5ffff	1	Writable	0	Protected	1	R/W	
	D9	Flash write-protect bit for 0x50000–0x57fff	1	Writable	0	Protected	1	R/W	
	D8	Flash write-protect bit for 0x48000–0x4ffff	1	Writable	0	Protected	1	R/W	
	D7	Flash write-protect bit for 0x40000–0x47fff	1	Writable	0	Protected	1	R/W	
	D6	Flash write-protect bit for 0x38000–0x3ffff	1	Writable	0	Protected	1	R/W	
[	D5	Flash write-protect bit for 0x30000–0x37fff	1	Writable	0	Protected	1	R/W	
[	D4	Flash write-protect bit for 0x28000–0x2ffff	1	Writable	0	Protected	1	R/W	
	D3	Flash write-protect bit for 0x20000–0x27fff	1	Writable	0	Protected	1	R/W	
	D2	Flash write-protect bit for 0x18000–0x1ffff	1	Writable	0	Protected	1	R/W	
	D1	Flash write-protect bit for 0x10000–0x17fff	1	Writable	0	Protected	1	R/W	
	D0	Flash write-protect bit for 0x8000–0xffff	1	Writable	0	Protected	1	R/W	
Address	Bit	Function		Se	tting	g	Init.	R/W	Remarks
0x87ffe	D15	Flash data-read-protect bit for 0x80000–0x87fff	1	Readable	0	Protected	1	R/W	
(16 bits)	D14	Flash data-read-protect bit for 0x78000–0x7ffff	1	Readable	0	Protected	1	R/W	
[	D13	Flash data-read-protect bit for 0x70000–0x77fff	1	Readable	0	Protected	1	R/W	
[	D12	Flash data-read-protect bit for 0x68000–0x6ffff	1	Readable	0	Protected	1	R/W	
[	D11	Flash data-read-protect bit for 0x60000–0x67fff	1	Readable	0	Protected	1	R/W	
ĺ	D10	Flash data-read-protect bit for 0x58000–0x5ffff	1	Readable	0	Protected	1	R/W	
[	D9	Flash data-read-protect bit for 0x50000–0x57fff	1	Readable	0	Protected	1	R/W	
	D8	Flash data-read-protect bit for 0x48000–0x4ffff	1	Readable	0	Protected	1	R/W	
	D7	Flash data-read-protect bit for 0x40000–0x47fff	1	Readable	0	Protected	1	R/W	
	D6	Flash data-read-protect bit for 0x38000–0x3ffff	1	Readable	0	Protected	1	R/W	
	D5	Flash data-read-protect bit for 0x30000–0x37fff	1	Readable	0	Protected	1	R/W	
	D4	Flash data-read-protect bit for 0x28000–0x2ffff	1	Readable	0	Protected	1	R/W	
	D3	Flash data-read-protect bit for 0x20000-0x27fff	1	Readable	0	Protected	1	R/W	
	D2	Flash data-read-protect bit for 0x18000–0x1ffff	1	Readable	0	Protected	1	R/W	
	D1	Flash data-read-protect bit for 0x10000-0x17fff	1	Readable	0	Protected	1	R/W	1
	וט			liteauable	10	1			

### Flash Protect Bits (S1C17705)

### Flash Protect Bits (S1C17703)

Address	Bit	Function		Set	ting	g	Init.	R/W	Remarks
0x47ffc	D15	Flash write-protect bit for 0x44000–0x4ffff	1	Writable	0	Protected	1	R/W	
(16 bits)	D14	Flash write-protect bit for 0x40000–0x43fff	1	Writable	0	Protected	1	R/W	
	D13	Flash write-protect bit for 0x3c000–0x3ffff	1	Writable	0	Protected	1	R/W	
	D12	Flash write-protect bit for 0x38000–0x3bfff	1	Writable	0	Protected	1	R/W	
	D11	Flash write-protect bit for 0x34000–0x37fff	1	Writable	0	Protected	1	R/W	
	D10	Flash write-protect bit for 0x30000–0x33fff	1	Writable	0	Protected	1	R/W	
	D9	Flash write-protect bit for 0x2c000-0x2ffff	1	Writable	0	Protected	1	R/W	
	D8	Flash write-protect bit for 0x28000–0x2bfff	1	Writable	0	Protected	1	R/W	
	D7	Flash write-protect bit for 0x24000–0x27fff	1	Writable	0	Protected	1	R/W	
	D6	Flash write-protect bit for 0x20000–0x23fff	1	Writable	0	Protected	1	R/W	
	D5	Flash write-protect bit for 0x1c000–0x1ffff	1	Writable	0	Protected	1	R/W	
	D4	Flash write-protect bit for 0x18000–0x1bfff	1	Writable	0	Protected	1	R/W	
	D3	Flash write-protect bit for 0x14000–0x17fff	1	Writable	0	Protected	1	R/W	
	D2	Flash write-protect bit for 0x10000–0x13fff	1	Writable	0	Protected	1	R/W	
	D1	Flash write-protect bit for 0xc000–0xffff	1	Writable	0	Protected	1	R/W	
	D0	Flash write-protect bit for 0x8000–0xbfff	1	Writable	0	Protected	1	R/W	

Address	Bit	Function		Se	etting	9	Init.	R/W	Remarks
0x47ffe	D15	Flash data-read-protect bit for 0x44000–0x4ffff	1	Readable	0	Protected	1	R/W	
(16 bits)	D14	Flash data-read-protect bit for 0x40000–0x43fff	1	Readable	0	Protected	1	R/W	
	D13	Flash data-read-protect bit for 0x3c000–0x3ffff	1	Readable	0	Protected	1	R/W	
	D12	Flash data-read-protect bit for 0x38000–0x3bfff	1	Readable	0	Protected	1	R/W	
[	D11	Flash data-read-protect bit for 0x34000–0x37fff	1	Readable	0	Protected	1	R/W	
ſ	D10	Flash data-read-protect bit for 0x30000–0x33fff	1	Readable	0	Protected	1	R/W	
ſ	D9	Flash data-read-protect bit for 0x2c000–0x2ffff	1	Readable	0	Protected	1	R/W	
	D8	Flash data-read-protect bit for 0x28000–0x2bfff	1	Readable	0	Protected	1	R/W	
ſ	D7	Flash data-read-protect bit for 0x24000–0x27fff	1	Readable	0	Protected	1	R/W	
	D6	Flash data-read-protect bit for 0x20000–0x23fff	1	Readable	0	Protected	1	R/W	
	D5	Flash data-read-protect bit for 0x1c000–0x1ffff	1	Readable	0	Protected	1	R/W	
	D4	Flash data-read-protect bit for 0x18000–0x1bfff	1	Readable	0	Protected	1	R/W	
	D3	Flash data-read-protect bit for 0x14000–0x17fff	1	Readable	0	Protected	1	R/W	
	D2	Flash data-read-protect bit for 0x10000-0x13fff	1	Readable	0	Protected	1	R/W	
l l	D1	Flash data-read-protect bit for 0xc000–0xffff	1	Readable	0	Protected	1	R/W	
Ē	D0	reserved			1		1	R/W	Always set to 1.

Notes: • Be sure not to locate the area with data-read protection into the .data and .rodata sections.

Be sure to set D0 of addresses 0x87ffe (S1C17705) and 0x47ffe (S1C17703) to 1. If these addresses are set to 0, the program cannot be booted.

### 3.2.4 Access Control for the Flash Controller

The S1C17705/703 on-chip Flash memory is accessed via the exclusive Flash controller. A MISC register is used to set the access condition for the Flash controller.

#### Setting number of read access cycles for the Flash controller

In order to read data from the Flash memory properly, set the appropriate number of read access cycles according to the CCLK frequency using the FLCYC[2:0]/MISC\_FL register.

### FLASHC/SRAMC Control Register (MISC\_FL)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
FLASHC/	0x5320	D15–13	-	reserved	-	_	-	-	0 when being read.
SRAMC Control	(16 bits)	D12	SRRVS	SRAMC bit order reverse	1 Reverse	0 Normal	0	R/W	
Register		D11-10	_	reserved	-	-	-	-	0 when being read.
(MISC_FL)		D9-8	SRCYC[1:0]	SRAMC access cycle	SRCYC[1:0]	Access cycle	0x3	R/W	
					0x3	5 cycles			
					0x2	4 cycles			
					0x1	3 cycles			
					0x0	2 cycles			
		D7–3	_	reserved	-	-	-	-	0 when being read.
		D2-0	FLCYC[2:0]	FLASHC read access cycle	FLCYC[2:0]	Read cycle	0x3	R/W	
					0x7–0x5	reserved			
					0x4	1 cycle			
					0x3	5 cycles			
					0x2	4 cycles			
					0x1	3 cycles			
					0x0	2 cycles			

#### D[2:0] FLCYC[2:0]: FLASHC Read Access Cycle Bits

Sets the number of read access cycles for the Flash controller.

Table 3.2.4.1	Setting Read Access Cycles for the Flash Controller
---------------	-----------------------------------------------------

FLCYC[2:0]	Number of read access cycles	CCLK frequency
0x7–0x5	Reserved	-
0x4	1 cycle	8.2 MHz max.
0x3	5 cycles	8.2 MHz max.
0x2	4 cycles	8.2 MHz max.
0x1	3 cycles	8.2 MHz max.
0x0	2 cycles	8.2 MHz max.

(Default: 0x3)

- **Notes:** Be sure to avoid setting a number of read access cycles that exceeds the maximum allowable CCLK frequency, as it may cause a malfunction.
  - For maximum performance, set FLCYC[2:0] to 0x4.

## 3.3 Internal RAM Area

### 3.3.1 Internal RAM

The S1C17705/703 contains a RAM in the 12K-byte area from address 0x0 to address 0x2fff. The RAM is accessed in one cycle for reading/writing and allows high-speed execution of the instruction codes copied into it as well as storing variables and other data.

**Note**: The 64-byte area at the end of the RAM (0x2fc0–0x2fff) is reserved for the on-chip debugger. When using the debug functions under application development, do not access this area from the application program.

This area can be used for applications of mass-produced devices that do not need debugging.

The S1C17705/703 enables the RAM size used to apply restrictions to 12KB, 8KB, 4KB, or 2KB. For example, when using the S1C17705/703 to develop an application for a built-in ROM model, you can set the RAM size to match that of the target model, preventing creating programs that seek to access areas outside the RAM areas of the target product. The RAM size is selected using IRAMSZ[1:0]/MISC\_IRAMSZ register.

### IRAM Size Select Register (MISC\_IRAMSZ)

Register name	Address	Bit	Name	Function		Set	ing	Init.	R/W	Remarks
IRAM Size	0x5326	D15–9	-	reserved		-	-	-	-	
Select Register	(16 bits)	D8	DBADR	Debug base address select	1	0x0	0 0xfffc00	0	R/W	
(MISC_IRAMSZ)		D7–2	-	reserved		-	-	-	-	
		D1–0	IRAMSZ[1:0]	IRAM size select	IF	RAMSZ[1:0]	Size	0x0	R/W	
						0x3	reserved			
						0x2	reserved			
						0x1	reserved			
						0x0	reserved			

#### D[1:0] IRAMSZ[1:0]: IRAM Size Select Bits

Selects the internal RAM size used.

IRAMSZ[1:0]	Internal RAM size
0x3	Reserved
0x2	Reserved
0x1	Reserved
0x0	Reserved

Table 3.3.1.1 Selecting Internal RAM Size

(Default: 0x0)

**Note:** The MISC\_IRAMSZ register is write-protected. The write-protection must be overridden by writing 0x96 to the MISC\_PROT register. Note that the MISC\_PROT register should normally be set to a value other than 0x96, except when writing to the MISC\_IRAMSZ register. Unnecessary programs may result in system malfunctions.

Please do not change the setting of IRAMSZ[1:0]/MISC\_IRAMSZ Register from a default value.

# 3.4 Display RAM Area

### 3.4.1 Display RAM

The display RAM for the on-chip LCD driver is located in the 768-byte area from address 0x4800 to address 0x4fff. The display RAM is accessed in two to five cycles as an eight-bit device. It can be used as a general-purpose RAM when it is not used for display. See the "Display Memory" section in the "LCD Driver (LCD)" chapter for specific information on the display memory.

### 3.4.2 Access Control for the SRAM Controller

The S1C17705/703 display RAM is accessed via the exclusive SRAM controller. A MISC register is used to set the access condition for the SRAM controller.

#### Setting number of access cycles for the SRAM controller

In order to read/write data from/to the display RAM properly, set the appropriate number of access cycles according to the CCLK frequency using SRCYC[1:0]/MISC\_FL register.

### FLASHC/SRAMC Control Register (MISC\_FL)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
FLASHC/	0x5320	D15–13	-	reserved	-	_	-	-	0 when being read.
SRAMC Control	(16 bits)	D12	SRRVS	SRAMC bit order reverse	1 Reverse	0 Normal	0	R/W	-
Register		D11-10	-	reserved	-	-	-	-	0 when being read.
MISC_FL)		D9-8	SRCYC[1:0]	SRAMC access cycle	SRCYC[1:0]	Access cycle	0x3	R/W	-
					0x3	5 cycles	1		
					0x2	4 cycles			
					0x1	3 cycles			
					0x0	2 cycles			
		D7–3	-	reserved	-	_	-	-	0 when being read.
		D2-0	FLCYC[2:0]	FLASHC read access cycle	FLCYC[2:0]	Read cycle	0x3	R/W	
					0x7-0x5	reserved	1		
					0x4	1 cycle			
					0x3	5 cycles			
					0x2	4 cycles			
					0x1	3 cycles			
					0x0	2 cycles			

#### D12 SRRVS: SRAMC Bit Order Reverse Bit

Reverses the bit order in byte data transferred between a CPU general-purpose register and the display RAM.

1 (R/W): Reverse (MSB  $\leftrightarrow$  LSB in byte units)

0 (R/W): Normal (default)

#### Data transfer when SRRVS = 1




Figure 3.4.2.1 Data Transfer Between CPU General-Purpose Register and Display RAM (SRRVS = 1)

#### Data transfer when SRRVS = 0




Figure 3.4.2.2 Data Transfer Between CPU General-Purpose Register and Display RAM (SRRVS = 0)

#### D[9:8] SRCYC[1:0]: SRAMC Access Cycle Bits

Sets the number of SRAM (display RAM) controller access cycle.

SRCYC[1:0]	Number of access cycles	CCLK frequency
0x3	5 cycles	8.2 MHz max.
0x2	4 cycles	8.2 MHz max.
0x1	3 cycles	8.2 MHz max.
0x0	2 cycles	8.2 MHz max.

Table 3.4.2.1	Setting Access	Cycles for the	SRAM Controller
---------------	----------------	----------------	-----------------

(Default: 0x3)

- **Notes:** Be sure to avoid setting a number of read access cycles that exceeds the maximum allowable CCLK frequency, as it may cause a malfunction.
  - For maximum performance, set SRCYC[1:0] to 0x0.

## 3.5 Internal Peripheral Area

The I/O and control registers for the internal peripheral modules are located in the 1K-byte area beginning with address 0x4000 and the 4K-byte area beginning with address 0x5000.

For details of each control register, see the I/O register list in Appendix or description for each peripheral module.

### 3.5.1 Internal Peripheral Area 1 (0x4000-)

The internal peripheral area 1 beginning with address 0x4000 contains the I/O memory for the peripheral functions listed below and this area can be accessed in one cycle.

- MISC register (MISC, 8-bit device)
- UART (UART, 8-bit device)
- 16-bit timers (T16, 16-bit device)
- Interrupt controller (ITC, 16-bit device)
- SPI (SPI, 16-bit device)
- I<sup>2</sup>C master (I2CM, 16-bit device)
- I<sup>2</sup>C slave (I2CS, 16-bit device)

### 3.5.2 Internal Peripheral Area 2 (0x5000-)

The internal peripheral area 2 beginning with address 0x5000 contains the I/O memory for the peripheral functions listed below and this area can be accessed in one cycle.

- Clock timer (CT, 8-bit device)
- Stopwatch timer (SWT, 8-bit device)
- Watchdog timer (WDT, 8-bit device)
- Clock generator (CLG, 8-bit device)
- LCD driver (LCD, 8-bit device)
- SVD circuit (SVD, 8-bit device)
- Power generator (VD1, 8-bit device)
- I/O port & port MUX (P, 8-bit device)
- MISC register (MISC, 16-bit device)
- IR remote controller (REMC, 16-bit device)
- A/D converter (ADC10, 16-bit device)
- R/F converter (RFC, 16-bit device)
- 16-bit PWM timers (T16A, 16-bit device)

# 3.6 S1C17 Core I/O Area

The 1K-byte area from address 0xfffc00 to address 0xffffff is the I/O area for the CPU core in which the I/O registers listed in the table below are located.

Peripheral	Address		Register name	Function
S1C17 Core I/O	0xffff84	IDIR	Processor ID Register	Indicates the processor ID.
	0xffff90	DBRAM	Debug RAM Base Register	Indicates the debug RAM base address.
	0xffffa0	DCR	Debug Control Register	Debug control
	0xffffb4	IBAR1	Instruction Break Address Register 1	Instruction break address #1 setting
	0xffffb8	IBAR2	Instruction Break Address Register 2	Instruction break address #2 setting
	0xffffbc	IBAR3	Instruction Break Address Register 3	Instruction break address #3 setting
	0xffffd0	IBAR4	Instruction Break Address Register 4	Instruction break address #4 setting

Table 3.6.1 I/O Map (S1C17 Core I/O Area)

See "Processor Information" in the "CPU" chapter for more information on IDIR. See the "On-chip Debugger (DBG)" chapter for more information on other registers.

This area includes the S1C17 Core registers, in addition to those described above. For more information on these registers, refer to the "S1C17 Core Manual."

# **4** Power Supply

# 4.1 Power Supply Voltage (VDD)

The operating voltage range of the S1C17705/703 is as follows:

For normal operation:	$V_{DD} = 1.8 V \text{ to } 3.6 V$	(Normal operating mode)
For Flash programming:	V <sub>DD</sub> = 2.7 V to 3.6 V	(Flash erase/programming mode 1)
	VDD = 2.5 V to 2.7 V	(Flash erase/programming mode 2)

Supply a voltage within the range to the VDD pins with the Vss pins as the GND level. The S1C17705/703 provides two or more VDD and Vss pins. Do not leave any power supply pins open and be sure to connect them to + power source and GND.

**Note**: Do not use Flash erase/programming modes 1 and 2 for normal operation that does not perform Flash erasing/programming.

# 4.2 Analog Power Supply Voltage (AVDD)

The analog power supply pin (AVDD) is provided separately from the VDD pin in order that the digital circuits do not affect the analog circuits (A/D converter). The AVDD pin is used to supply an analog power voltage and the Vss pin is used as the analog ground. The following voltage is enabled for AVDD:

AVDD = VDD = 1.8 V to 3.6 V (Vss = GND)

Note: Be sure to supply the same voltage as Vod to the AVod pin even if the analog circuit is not used.

Noise on the analog power lines decrease the A/D converting precision, so use a stabilized power supply and make the board pattern with consideration given to that.

# 4.3 Internal Power Supply Circuit

The S1C17705/703 has a built-in power supply circuit shown in Figure 4.3.1 to generate all the power voltages required for the internal circuits. The power supply module consists of three circuits.

Circuit	Power supply circuit	Output voltage									
Oscillator and internal logic circuits	Internal logic voltage regulator	Vdd or Vd1									
LCD system voltage regulator	Power voltage booster	VDD or VD2									
LCD driver	LCD system voltage regulator	Vc1 to Vc5									

Table 4.3.1 Power Supply Circuit

#### Internal logic voltage regulator

The internal logic voltage regulator generates the VDI operating voltage for the internal logic circuits and oscillators. The VDI voltage value can be switched in the program; set it to 1.8 V for normal operation and 2.5 V for Flash programming.

#### Power voltage booster

The power voltage booster generates the VD2 operating voltage for the LCD system voltage regulator. Either VDD or VD2 can be selected as the power source for the LCD system voltage regulator according to the VDD supply voltage value.

Power supply voltage VDD	Power source for the LCD system voltage regulator
1.8 to 2.5 V	$V_{D2} \cong V_{DD} \times 2)$
2.5 to 3.6 V	VDD

#### LCD system voltage regulator

The LCD system voltage regulator generates the 1/5-bias LCD drive voltages Vc1, Vc2, Vc3, Vc4, and Vc5. In the S1C17705/703, the LCD drive voltage is supplied to the built-in LCD driver that drives the LCD panel connected to the SEG and COM pins.

**Note**: The Vc1 to Vc5 voltages cannot be obtained correctly if Vbb is used as the power source for the LCD system voltage regulator when Vbb is 2.5 V or less.




Figure 4.3.1 Configuration of Power Supply Circuit

Note: Be sure to avoid using the VD1, VD2, and VC1-VC5 pin outputs to drive external circuits.

## 4.4 Controlling the Power Supply Circuit

In order to generate the internal operating voltage properly according to the power supply voltage and operating mode, or to reduce current consumption, the power supply circuit is designed to be controlled with software.

#### Switching the operating mode

The S1C17705/703 has three kinds of operating modes.

1. Normal operating mode

This mode is provided for running the application program.

 $V_{DD} = 1.8$  to 3.6 V, internal operating voltage  $V_{D1} = 1.8$  V

2. Flash erase/programming mode 1

This mode is provided for erasing and programming the Flash memory.

VDD = 2.7 to 3.6 V, internal operating voltage VD1 = 2.5 V

3. Flash erase/programming mode 2

This mode is provided for erasing and programming the Flash memory using a voltage lower than that for Flash erase/programming mode 1.

 $V_{DD} = 2.5$  to 2.7 V, internal operating voltage  $V_{D1} = 2.5$  V

The VD1 voltage value must be switched according to the operating mode as shown above using VD1MD/VD1\_CTL register. Normally set VD1MD to 0 (VD1 = 1.8 V, default setting). It should be set to 1 before erasing/programming the Flash memory when VDD = 2.7 to 3.6 V.

**Note**: When the V<sub>D1</sub> voltage is switched, the V<sub>D1</sub> voltage requires 5 ms (max.) to stabilize. Flash memory programming should be started after the stabilization time has elapsed.

Furthermore, set VD1SEL/VD1\_SEL register to 1 to erase/program the Flash memory when VDD = 2.5 to 2.7 V. Note that the VD1\_SEL register is write-protected to prevent unnecessary switching. The write-protection must be overridden by writing 0x96 to the MISC\_PROT register before altering VD1SEL.

- **Notes:** Make sure that VDD is in the range from 2.5 V to 2.7 V before switching VD1SEL. Switching when VDD is out of this range may cause damage to the IC or a malfunction.
  - Take at least 5 ms (max.) of interval before switching VD1SEL from 0 to 1 after setting VD1MD to 1.
  - When switching both VD1SEL and VD1MD from 1 to 0, first switch VD1SEL and then VD1MD.

#### Controlling the LCD power source

The LCD system voltage regulator must be driven with a 2.5 V or more power voltage to generate appropriate LCD drive voltages V<sub>C1</sub> to V<sub>C5</sub>. When the power supply voltage (V<sub>DD</sub>) is within the range from 1.8 V to 2.5 V, use the power voltage booster to generate double the V<sub>DD</sub> voltage and drive the LCD system voltage regulator with the V<sub>D2</sub> output voltage. Set the PBON/LCD\_PWR register to 1 to turn the power voltage booster on. In addition, set the VDSEL/LCD\_PWR register to 1 to drive the LCD system voltage can be switched to V<sub>D2</sub>. When the power voltage booster. PBON must be set to 1 before the drive voltage regulator with V<sub>D2</sub>. When the power supply voltage (V<sub>DD</sub>) is 2.5 V or more, drive the LCD system voltage regulator with V<sub>DD</sub>. The power voltage booster should be turned off to reduce current consumption. In this case, set both PBON and VDSEL to 0 (default).

**Note**: When the power voltage booster is turned on, the V<sub>D2</sub> output voltage requires about 1 ms to stabilize. Do not switch the power source for the LCD system voltage regulator to V<sub>D2</sub> until the stabilization time has elapsed.

The LCD drive voltages V<sub>C1</sub> to V<sub>C5</sub> will be supplied to the LCD driver by setting the DSPC[1:0]/LCD\_DCTL register to a value other than 0x0 (display off).

When the internal LCD driver is not used, the power voltage booster and LCD system voltage regulator should be turned off to reduce current consumption. Set PBON, VDSEL, and DSPC[1:0] to 0 (default).

#### Power control bit settings

Table 4.4.1 lists the power control bit settings in different operating conditions.

	Condition			Control bits							
Operating mode	Vdd	LCD driver	VD1SEL	VD1MD	PBON	VDSEL	DSPC[1:0]				
Normal	1.8 to 2.5 V	Used	0	0	1	1	Other than 0x0				
operating mode	2.5 to 3.6 V	Used	0	0	0	0	Other than 0x0				
	1.8 to 3.6 V	Not used	0	0	0	0	0x0				
Flash erase/	1.8 to 2.7 V	2.7 V – (Not supported)									
programming	2.7 to 3.6 V	Used	0	1	0	0	Other than 0x0				
mode 1		Not used	0	1	0	0	0x0				
Flash erase/	1.8 to 2.5 V	-			(Not suppor	ted)					
programming	ng 2.5 to 2.7 V Used 1 1		0	0	Other than 0x0						
mode 2		Not used	1	1	0	0	0x0				
	2.7 to 3.6 V	_			(Not suppor	ted)					

Table 4.4.1 Power Control Bit Settings

For the DSPC[1:0] settings, see "LCD Display Control Register (LCD\_DCTL)" in the "LCD Driver (LCD)" chapter.

# 4.5 Heavy Load Protection Function

In order to ensure a stable circuit behavior and LCD display quality even if the power supply voltage fluctuates due to driving an external load, the internal logic voltage regulator and the LCD system voltage regulator have a heavy load protection function.

The internal logic voltage regulator enters heavy load protection mode by writing 1 to the HVLD/VD1\_CTL register and it ensures stable VD1 output.

VDI may become unstable in the operations shown below and in other conditions. If the IC operations are unstable due to these conditions during evaluation, set the internal logic voltage regulator to heavy load protection mode before starting the operations.

- When driving a diode or buzzer in which a large current flows using a port output (Maintain the regulator in heavy load protection mode while the port is driving the load.)
- When switching the system clock from the high-speed clock to the low-speed clock and vice versa (Set the regulator in heavy load protection mode immediately before switching the clock and maintain it for several 10  $\mu$ s after the switching has completed.)
- When placing/releasing the system into/from HALT/SLEEP mode at frequent intervals (Maintain the regulator in heavy load protection mode while the processing is being repeated.)
- **Note**: Always cancel heavy load protection mode after the processing that causes unstable operations has finished. When executing an unstable processing repeatedly, the program must maintain heavy load protection mode while it repeating the processing.

The LCD system voltage regulator enters heavy load protection mode by writing 1 to the LHVLD/LCD\_VREG register and it ensures stable Vc1–Vc5 outputs. Use the heavy load protection function when the LCD display has inconsistencies in density.

**Note:** Current consumption increases in heavy load protection mode, therefore do not set heavy load protection mode with software if unnecessary.

# 4.6 Control Register Details

	5								
Address		Register name	Function						
0x5120	VD1_CTL	VD1 Control Register	Controls the VD1 voltage and heavy load protection mode.						
0x5122	VD1_SEL	VD1 Select Register	Selects the VD1 regulator output level.						
0x50a3	LCD_VREG	LCD Voltage Regulator Control Register	Controls the LCD drive voltage regulator.						
0x50a4	LCD_PWR	LCD Power Voltage Booster Control Register	Controls the LCD voltage booster.						

Table 4.6.1 List of Power Control Registers

The power control registers are described in detail below. These are all 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### VD1 Control Register (VD1\_CTL)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
VD1 Control	0x5120	D7–6	-	reserved	-	-	-	0 when being read.
Register	(8 bits)	D5	HVLD	Vp1 heavy load protection mode	1 On 0 Off	0	R/W	
(VD1_CTL)		D4–1	-	reserved	-	-	-	0 when being read.
		D0	VD1MD	Flash erase/programming mode	1 Flash (2.5 V) 0 Norm.(1.8 V)	0	R/W	

#### D[7:6] Reserved

#### D5 HVLD: VD1 Heavy Load Protection Mode Bit

Sets the internal logic voltage regulator into heavy load protection mode.

1 (R/W): Heavy load protection On

0 (R/W): Heavy load protection Off (default)

The internal logic voltage regulator enters heavy load protection mode by writing 1 to HVLD and it ensures stable V<sub>D1</sub> output. Use the heavy load protection function when a heavy load such as a lamp or buzzer is driven with a port output. Current consumption increases in heavy load protection mode, therefore do not set if unnecessary.

#### D[4:1] Reserved

#### D0 VD1MD: Flash Erase/Programming Mode Bit

Selects the VD1 internal operating voltage value (operating mode).

1 (R/W):  $V_{D1} = 2.5$  V, Flash erase/programming mode

0 (R/W): VD1 = 1.8 V, Normal operating mode (default)

Normally set VD1MD to 0 (VD1 = 1.8 V, default setting). It should be set to 1 before erasing/programming the Flash memory when VDD is 2.5 V or more.

**Note**: When the V<sub>D1</sub> voltage is switched, the V<sub>D1</sub> voltage requires 5 ms (max.) to stabilize. Flash memory programming should be started after the stabilization time has elapsed.

### VD1 Select Register (VD1\_SEL)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks
VD1 Select	0x5122	D7–1	-	reserved	-		-	-	0 when being read.	
Register (VD1_SEL)	(8 bits)	D0	VD1SEL	Vp1 regulator output level select	1	VDD level	0 Normal level	0	R/W	

Note: The VD1\_SEL register is write-protected. To program the VD1\_SEL register, write-protection must be overridden by writing 0x96 to the MISC\_PROT register. Normally, the MISC\_PROT register should be set to a value other than 0x96, except when writing to the VD1\_SEL register, since unnecessary programs may result in system malfunctions.

#### D[7:1] Reserved

#### D0 VD1SEL: VD1 Regulator Output Level Select Bit

Sets the internal logic voltage regulator output level.

- 1 (R/W): VDD level (Flash erase/programming mode 2)
- 0 (R/W): Normal level (default)

VD1SEL should be set to 1 only when erasing/programming the Flash memory with VDD from 2.5 to 2.7 V. VD1SEL must be set to 0 in other operating modes.

- **Notes:** Make sure that V<sub>DD</sub> is in the range from 2.5 V to 2.7 V before switching VD1SEL. Switching when V<sub>DD</sub> is out of this range may cause damage to the IC or a malfunction.
  - Take at least 5 ms (max.) of interval before switching VD1SEL from 0 to 1 after setting VD1MD to 1.
  - When switching both VD1SEL and VD1MD from 1 to 0, first switch VD1SEL and then VD1MD.

### LCD Voltage Regulator Control Register (LCD\_VREG)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
LCD Voltage	0x50a3	D7–5	-	reserved	-		-	-	0 when being read.		
Regulator	(8 bits)	D4	LHVLD	LCD heavy load protection mode	1	On	0	Off	0	R/W	
Control Register (LCD_VREG)		D3–0	-	reserved			-	•	-	-	0 when being read.

#### D[7:5] Reserved

#### D4 LHVLD: LCD Heavy Load Protection Mode Bit

Sets the LCD system voltage regulator into heavy load protection mode.

1 (R/W): Heavy load protection On

0 (R/W): Heavy load protection Off (default)

The LCD system voltage regulator enters heavy load protection mode by writing 1 to LHVLD and it ensures stable Vc1–Vc5 outputs. Use the heavy load protection function when the LCD display has inconsistencies in density. Current consumption increases in heavy load protection mode, therefore do not set if unnecessary.

#### D[3:0] Reserved

### LCD Power Voltage Booster Control Register (LCD\_PWR)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
LCD Power	0x50a4	D7–2	-	reserved	-		-	-	0 when being read.		
Voltage Booster	(8 bits)										-
<b>Control Register</b>		D1	VDSEL	Regulator power source select	1	VD2	0	Vdd	0	R/W	
(LCD_PWR)		D0	PBON	Power voltage booster control	1	On	0	Off	0	R/W	

#### D[7:2] Reserved

#### D1 VDSEL: Regulator Power Source Select Bit

Selects the power source voltage for the LCD system voltage regulator.

1 (R/W): VD2

0 (R/W): VDD (default)

When the power supply voltage (VDD) is within the range from 1.8 V to 2.5 V, write 1 to VDSEL to drive the LCD system voltage regulator with the VD2 voltage output from the power voltage booster. Before this setting though, write 1 to PBON to turn the power voltage booster on.

When the power supply voltage (VDD) is 2.5 V or more, write 0 to VDSEL to drive the LCD system voltage regulator with VDD. In this case, the power voltage booster should be turned off to reduce current consumption.

#### D0 PBON: Power Voltage Booster Control Bit

Controls the power voltage booster.

1 (R/W): On

0 (R/W): Off (default)

When the power supply voltage (VDD) is within the range from 1.8 V to 2.5 V, write 1 to PBON to turn the power voltage booster on. The power voltage booster doubles the VDD voltage to generate VD2 for driving the LCD system voltage regulator. In addition, set VDSEL to 1 to drive the LCD system voltage regulator with VD2. It is not necessary to generate VD2 when the power supply voltage (VDD) is 2.5 V or more. In this case, the power voltage booster should be turned off to reduce current consumption.

Note: When the power voltage booster is turned on, the V<sub>D2</sub> output voltage requires about 1 ms to stabilize. Do not switch the power source for the LCD system voltage regulator to V<sub>D2</sub> until the stabilization time has elapsed.

# **5** Initial Reset

# 5.1 Initial Reset Sources

The S1C17705/703 has three initial reset sources that initialize the internal circuits.

- (1) #RESET pin (external initial reset)
- (2) Key-entry reset using the P0 ports (P00-P03 pins) (software selectable external initial reset)
- (3) Watchdog timer (software selectable internal initial reset)

Figure 5.1.1 shows the configuration of the initial reset circuit.




Figure 5.1.1 Configuration of Initial Reset Circuit

The CPU and peripheral circuits are initialized by the active signal from an initial reset source. When the reset signal is negated, the CPU starts reset handling. The reset handling reads the reset vector (reset handler start address) from the beginning of the vector table and starts executing the program (initial routine) beginning with the read address.

### 5.1.1 #RESET Pin

By setting the #RESET pin to low level, the S1C17705/703 enters initial reset state. In order to initialize the S1C17705/703 for sure, the #RESET pin must be held at low for more than the prescribed time (see "AC Characteristics" in the "Electrical Characteristics" chapter) after the power supply voltage is supplied.

Initial reset state is canceled when the #RESET pin at low level is set to high level and the CPU starts executing the reset interrupt handler.

The #RESET pin is equipped with a pull-up resistor.

### 5.1.2 P0 Port Key-Entry Reset

Entering low level simultaneously to the ports (P00–P03) selected with software triggers an initial reset. For details of the key-entry reset function, see the "I/O Ports (P)" chapter.

**Note**: The P0 port key-entry reset function cannot be used for power-on reset as it must be enabled with software.

### 5.1.3 Resetting by the Watchdog Timer

The S1C17705/703 has a built-in watchdog timer to detect runaway of the CPU. The watchdog timer overflows if it is not reset with software (due to CPU runaway) in four-second cycles. The overflow signal can generate either NMI or reset. Write 1 to the WDTMD/WDT\_ST register to generate reset (NMI occurs when WDTMD = 0). For details of the watchdog timer, see the "Watchdog Timer (WDT)" chapter.

- **Notes:** When using the reset function of the watchdog timer, program the watchdog timer so that it will be reset within four-second cycles to avoid occurrence of an unnecessary reset.
  - The reset function of the watchdog timer cannot be used for power-on reset as it must be enabled with software.

# 5.2 Initial Reset Sequence

Even if the #RESET pin input negates the reset signal after power is turned on, the CPU cannot boot up until the oscillation stabilization waiting time (64 / IOSC clock frequency) has elapsed.

Figure 5.2.1 shows the operating sequence following cancellation of initial reset.

The CPU starts operating in synchronization with the IOSC (internal CR oscillator) clock after reset state is canceled.

**Note**: The oscillation stabilization time described in this section does not include oscillation start time. Therefore the time interval until the CPU starts executing instructions after power is turned on or SLEEP mode is canceled may be longer than that indicated in the figure below.




Figure 5.2.1 Operation Sequence Following Cancellation of Initial Reset

# 5.3 Initial Settings After an Initial Reset

The CPU internal registers are initialized as follows at initial reset.

R0-R7: 0x0

PSR: 0x0 (interrupt level = 0, interrupt disabled)

SP: 0x0

PC: Reset vector stored at the beginning of the vector table is loaded by the reset handling.

The internal RAM and display memory should be initialized with software as they are not initialized at initial reset. The internal peripheral modules are initialized to the default values (except some undefined registers). Change the settings with software if necessary. For the default values set at initial reset, see the list of I/O registers in Appendix or descriptions for each peripheral module.

# **6 Interrupt Controller (ITC)**

# 6.1 ITC Module Overview

The interrupt controller (ITC) honors interrupt requests from the peripheral modules and outputs the interrupt request, interrupt level and vector number signals to the S1C17 Core according to the priority and interrupt levels. The features of the ITC module are listed below.

- Supports 23 maskable interrupt systems (for 26 interrupt sources listed below).
  - 1. P00–P07 input interrupt (8 types)
  - 2. P10–P17 input interrupt (8 types)
  - 3. P20–P27 input interrupt (8 types)
  - 4. P30–P37 input interrupt (8 types)
  - 5. Stopwatch timer interrupt (3 types)
  - 6. Clock timer interrupt (4 types)
  - 7. SVD interrupt (1 type)
  - 8. LCD interrupt (1 type)
  - 9. 16-bit PWM timer Ch.0 interrupt (6 types)
  - 10. 16-bit PWM timer Ch.1 interrupt (6 types)
  - 11. 16-bit PWM timer Ch.2 interrupt (6 types)
  - 12. 16-bit PWM timer Ch.3 interrupt (6 types)
  - 13. 16-bit timer Ch.0 & Ch.4 interrupt (2 types)
  - 14. 16-bit timer Ch.1 interrupt (1 type)
  - 15. 16-bit timer Ch.2 interrupt (1 type)
  - 16. 16-bit timer Ch.3 interrupt (1 type)
  - 17. UART Ch.0 interrupt (4 types)
  - 18. UART Ch.1 interrupt (4 types)
  - 19. IR remote controller interrupt (3 types)
  - 20. SPI Ch.0 interrupt (2 types)
  - 21. SPI Ch.1 interrupt (2 types)
  - 22. SPI Ch.2 interrupt (2 types)
  - 23. I<sup>2</sup>C master interrupt (2 types)
  - 24. I<sup>2</sup>C slave interrupt (3 types)
  - 25. A/D converter interrupt (2 types)
  - 26. R/F converter interrupt (5 types)
- Supports eight interrupt levels to prioritize the interrupt sources.

The ITC enables the interrupt level (priority) for determining the processing sequence when multiple interrupts occur simultaneously to be set for each interrupt system separately.

Each interrupt system includes the number of interrupt causes indicated in parentheses above. Settings to enable or disable interrupt for different causes are set by the respective peripheral module registers.

For specific information on interrupt causes and their control, refer to the peripheral module explanations. Figure 6.1.1 shows the structure of the interrupt system.

#### **6 INTERRUPT CONTROLLER (ITC)**




Figure 6.1.1 Interrupt System

# 6.2 Vector Table

The vector table contains the vectors to the interrupt handler routines (handler routine start address) that will be read by the S1C17 Core to execute the handler when an interrupt occurs. Table 6.2.1 shows the vector table of the S1C17705/703.

Vector No. Software interrupt No.	Vector address	Hardware interrupt name	Cause of hardware interrupt	Priority
0 (0x00)	TTBR + 0x00	Reset	Low input to the #RESET pin     Watchdog timer overflow *2	1
1 (0x01)	TTBR + 0x04	Address misaligned interrupt	Memory access instruction	2
_	(0xfffc00)	Debugging interrupt	brk instruction, etc.	3
2 (0x02)	TTBR + 0x08	NMI	Watchdog timer overflow *2	4
3 (0x03)	TTBR + 0x0c	Reserved for C compiler	_	_
4 (0x04)	TTBR + 0x10	P0 port interrupt	P00–P07 port inputs	High *1
5 (0x05)	TTBR + 0x14	P1 port interrupt	P10–P17 port inputs	Ť
6 (0x06)	TTBR + 0x18	Stopwatch timer interrupt	<ul> <li>100 Hz timer signal</li> <li>10 Hz timer signal</li> <li>1 Hz timer signal</li> </ul>	
7 (0x07)	TTBR + 0x1c	Clock timer interrupt	<ul> <li>32 Hz timer signal</li> <li>8 Hz timer signal</li> <li>2 Hz timer signal</li> <li>1 Hz timer signal</li> </ul>	
8 (0x08)	TTBR + 0x20	16-bit PWM timer Ch.2 interrupt	Compare A/B     Capture A/B     Capture A/B     Capture A/B overwrite	
9 (0x09)	TTBR + 0x24	SVD interrupt	Low supply voltage detected	
10 (0x0a)	TTBR + 0x28	LCD interrupt SPI Ch.2 interrupt	Frame signal  • Transmit buffer empty	
11 (0x0b)	TTBR + 0x2c	16-bit PWM timer Ch.0 interrupt	Receive buffer full     Compare A/B     Capture A/B     Capture A/B	
12 (0x0c)	TTBR + 0x30	16-bit timer Ch.0 and Ch.4 interrupt	Ch.0 underflow     Ch.4 underflow	
13 (0x0d)	TTBR + 0x34	16-bit timer Ch. 1 interrupt	Timer underflow	
14 (0x0e)	TTBR + 0x38	16-bit timer Ch. 2 interrupt	Timer underflow	
15 (0x0f)	TTBR + 0x3c	16-bit timer Ch. 3 interrupt 16-bit PWM timer Ch.3 interrupt	Timer underflow • Compare A/B • Capture A/B • Capture A/B overwrite	

Table	6.2.1	Vector	Table
iubic	0.2.1	100101	iubic

Vector No. Software interrupt No.	Vector address	Hardware interrupt name	Cause of hardware interrupt	Priority
16 (0x10)	TTBR + 0x40	UART Ch.0 interrupt	Transmit buffer empty	
			<ul> <li>End of transmission</li> </ul>	
			Receive buffer full	
			Receive error	
17 (0x11)	TTBR + 0x44	UART Ch.1 interrupt	Transmit buffer empty	
			End of transmission	
			Receive buffer full	
			Receive error	
18 (0x12)	TTBR + 0x48	SPI Ch.0 interrupt	Transmit buffer empty	
			Receive buffer full	
19 (0x13)	TTBR + 0x4c	I <sup>2</sup> C Master interrupt	Transmit buffer empty	
			Receive buffer full	
20 (0x14)	TTBR + 0x50	IR remote controller interrupt	Data length counter underflow	
			<ul> <li>Input rising edge detected</li> </ul>	
			<ul> <li>Input falling edge detected</li> </ul>	
		SPI Ch.1 interrupt	Transmit buffer empty	
			Receive buffer full	
21 (0x15)	TTBR + 0x54	16-bit PWM timer Ch.1 interrupt	Compare A/B	
_ ( ( )		· · · · · · · · · · · · · · · · · · ·	• Capture A/B	
			Capture A/B overwrite	
22 (0x16)	TTBR + 0x58	A/D converter interrupt	Conversion completion	
(******)		··	Conversion result overwrite	
23 (0x17)	TTBR + 0x5c	R/F converter interrupt	Reference oscillation completion	
			Sensor A oscillation completion	
			Sensor B oscillation completion	
			Time base counter overflow error	
			<ul> <li>Measurement counter overflow error</li> </ul>	
24 (0x18)	TTBR + 0x60	P2 port interrupt	P20–P27 port inputs	
25 (0x19)	TTBR + 0x64	P3 port interrupt	P30–P37 port inputs	
26 (0x1a)	-		Transmit buffer empty	
20 (0010)			Receive buffer full	
			• Bus status	
27 (0x1b)	TTBR + 0x6c	reserved	-	
:	:	:	:	$\downarrow$
31 (0x1f)	TTBR + 0x7c	reserved	_	Low *1

\*1 When the same interrupt level is set

\*2 Either reset or NMI can be selected as the watchdog timer interrupt with software.

Vector numbers 4 to 26 are assigned to the maskable interrupts supported by the S1C17705/703.

#### Interrupts that share an interrupt vector

Interrupt vector numbers 10, 15, and 20 are shared with two different interrupt modules. Interrupt vector 10: LCD driver and SPI Ch.2 Interrupt vector 15: 16-bit timer Ch.3 and 16-bit PWM timer Ch.3 Interrupt vector 20: IR remote controller and SPI Ch.1

The interrupt signals from the two modules are input to the ITC through an OR gate. When using the two interrupts, check if which interrupt has occurred by reading the interrupt flags in both modules.

The two modules cannot be set to different interrupt level, as they use the same interrupt vector.

#### Vector table base address

The S1C17705/703 allows the base (starting) address of the vector table to be set using the MISC\_TTBRL and MISC\_TTBRH registers. "TTBR" described in Table 6.2.1 means the value set to these registers. After an initial reset, the MISC\_TTBRL and MISC\_TTBRH registers are set to 0x8000. Therefore, even when the vector table location is changed, it is necessary that at least the reset vector be written to the above address. Bits 7 to 0 in the MISC\_TTBRL register are fixed at 0, so the vector table starting address always begins with a 256-byte boundary address.

Vector Table	Addr	ess Lo	w/High Registers	(MISC_TTBRL,	MI	SC	_TTBRH)
Desister nome Address	D:4	Nama	Eunotion	Catting	Init	DAM	Demerika

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Vector Table	0x5328	D15-8	TTBR[15:8]	Vector table base address A[15:8]	0x0–0xff	0x80	R/W	
Address Low	(16 bits)	D7–0	TTBR[7:0]	Vector table base address A[7:0]	0x0	0x0	R	
Register				(fixed at 0)				
(MISC_TTBRL)								
Vector Table	0x532a	D15-8	-	reserved	_	-	-	0 when being read.
Address High	(16 bits)	D7–0	TTBR[23:16]	Vector table base address	0x0–0xff	0x0	R/W	
Register				A[23:16]				
(MISC_TTBRH)								

Note: The MISC\_TTBRL and MISC\_TTBRH registers are write-protected. Before these registers can be rewritten, write protection must be removed by writing data 0x96 to the MISC\_PROT register. Note that since unnecessary rewrites to the MISC\_TTBRL and MISC\_TTBRH registers could lead to erratic system operation, the MISC\_PROT register should be set to other than 0x96 unless the Vector Table Base Registers must be rewritten.

# 6.3 Control of Maskable Interrupts

### 6.3.1 Interrupt Control Bits in Peripheral Modules

The peripheral module that generates interrupts includes an interrupt enable bit and an interrupt flag for each interrupt cause. The interrupt flag is set to 1 when the cause of interrupt occurs. By setting the interrupt enable bit to 1 (interrupt enabled), the flag state will be sent to the ITC as an interrupt request signal, generating an interrupt request to the S1C17 Core.

The corresponding interrupt enable bits should be set to 0 for those causes for which interrupts are not desired. In this case, although the interrupt flag is set to 1 if the interrupt cause occurs, the interrupt request signal sent to the ITC will not be asserted.

For specific information on causes of interrupts, interrupt flags, and interrupt enable bits, refer to the respective peripheral module descriptions.

**Note**: To prevent recurrence of the interrupt due to the same cause of interrupt, always reset the interrupt flag in the peripheral module before enabling the interrupt, resetting the PSR, or executing the reti instruction.

### 6.3.2 ITC Interrupt Request Processing

On receiving an interrupt signal from a peripheral module, the ITC sends the interrupt request, interrupt level, and vector number signals to the S1C17 Core.

Vector numbers are determined by the ITC internal hardware for each interrupt cause, as shown in Table 6.2.1.

The interrupt level is a value used by the S1C17 Core to compare with the IL bits (PSR). This interrupt level is used in the S1C17 Core to disable subsequently occurring interrupts with the same or lower level. (See Section 6.3.3.)

The default ITC settings are level 0 for all maskable interrupts. Interrupt requests are not accepted by the S1C17 Core if the level is 0.

The ITC includes control bits for selecting the interrupt level, and the level can be set to between 0 (low) and 7 (high) interrupt levels for each interrupt type.

If interrupt requests are input to the ITC simultaneously from two or more peripheral modules, the ITC outputs the interrupt request with the highest priority to the S1C17 Core in accordance with the following conditions.

- 1. The interrupt with the highest interrupt level takes precedence.
- 2. If multiple interrupt requests are input with the same interrupt level, the interrupt with the lowest vector number takes precedence.

The other interrupts occurring at the same time are held until all interrupts with higher priority levels have been accepted by the S1C17 Core.

If an interrupt cause with higher priority occurs while the ITC is outputting an interrupt request signal to the S1C17 Core (before being accepted by the S1C17 Core), the ITC alters the vector number and interrupt level signals to the setting information on the more recent interrupt. The previously occurring interrupt is held. The held interrupt is canceled and no interrupt is generated if the interrupt flag in the peripheral module is reset with software.

Hardware interrupt	Interrupt level setting bits	Register address
P0 port interrupt	ILV0[2:0] (D[2:0]/ITC_LV0 register)	0x4306
P1 port interrupt	ILV1[2:0] (D[10:8]/ITC_LV0 register)	0x4306
Stopwatch timer interrupt	ILV2[2:0] (D[2:0]/ITC_LV1 register)	0x4308
Clock timer interrupt	ILV3[2:0] (D[10:8]/ITC_LV1 register)	0x4308
16-bit PWM timer Ch.2 interrupt	ILV4[2:0] (D[2:0]/ITC_LV2 register)	0x430a
SVD interrupt	ILV5[2:0] (D[10:8]/ITC_LV2 register)	0x430a
LCD interrupt / SPI Ch.2 interrupt	ILV6[2:0] (D[2:0]/ITC_LV3 register)	0x430c
16-bit PWM timer Ch.0 interrupt	ILV7[2:0] (D[10:8]/ITC_LV3 register)	0x430c
16-bit timer Ch.0 & Ch.4 interrupt	ILV8[2:0] (D[2:0]/ITC_LV4 register)	0x430e
16-bit timer Ch.1 interrupt	ILV9[2:0] (D[10:8]/ITC_LV4 register)	0x430e
16-bit timer Ch.2 interrupt	ILV10[2:0] (D[2:0]/ITC_LV5 register)	0x4310
16-bit timer Ch.3 interrupt / 16-bit PWM timer Ch.3 interrupt	ILV11[2:0] (D[10:8]/ITC_LV5 register)	0x4310
UART Ch.0 interrupt	ILV12[2:0] (D[2:0]/ITC_LV6 register)	0x4312
UART Ch.1 interrupt	ILV13[2:0] (D[10:8]/ITC_LV6 register)	0x4312
SPI Ch.0 interrupt	ILV14[2:0] (D[2:0]/ITC_LV7 register)	0x4314
I <sup>2</sup> C master interrupt	ILV15[2:0] (D[10:8]/ITC_LV7 register)	0x4314
IR remote controller interrupt / SPI Ch.1 interrupt	ILV16[2:0] (D[2:0]/ITC_LV8 register)	0x4316
16-bit PWM timer Ch.1 interrupt	ILV17[2:0] (D[10:8]/ITC_LV8 register)	0x4316
A/D converter interrupt	ILV18[2:0] (D[2:0]/ITC_LV9 register)	0x4318
R/F converter interrupt	ILV19[2:0] (D[10:8]/ITC_LV9 register)	0x4318
P2 port interrupt	ILV20[2:0] (D[2:0]/ITC_LV10 register)	0x431a
P3 port interrupt	ILV21[2:0] (D[10:8]/ITC_LV10 register)	0x431a
I <sup>2</sup> C slave interrupt	ILV22[2:0] (D[2:0]/ITC_LV11 register)	0x431c

Table 6.3.2.1 Interrupt Level Setting Bits

### 6.3.3 Interrupt Processing by the S1C17 Core

A maskable interrupt to the S1C17 Core occurs when all of the following conditions are met:

- The interrupt is enabled by the interrupt control bit inside the peripheral module.
- The IE (Interrupt Enable) bit of the PSR (Processor Status Register) in the S1C17 Core has been set to 1.
- The cause of interrupt that has occurred has a higher interrupt level than the value set in the IL field of the PSR.
- No other cause of interrupt having higher priority, such as NMI, has occurred.

If an interrupt cause that has been enabled in the peripheral module occurs, the corresponding interrupt flag is set to 1, and this state is maintained until it is reset by the program. This means that the interrupt cause is not cleared even if the conditions listed above are not met when the interrupt cause occurs. An interrupt occurs if the above conditions are met.

If multiple maskable interrupt causes occurs simultaneously, the interrupt cause with the highest interrupt level and lowest vector number becomes the subject of the interrupt request to the S1C17 Core. Interrupts with lower levels are held until the above conditions are subsequently met.

The S1C17 Core samples interrupt requests for each cycle. On accepting an interrupt request, the S1C17 Core switches to interrupt processing immediately after execution of the current instruction has been completed. Interrupt processing involves the following steps:

- (1) The PSR and current program counter (PC) values are saved to the stack.
- (2) The PSR IE bit is reset to 0 (disabling subsequent maskable interrupts).
- (3) The PSR IL bits are set to the received interrupt level. (The NMI does not affect the IL bits.)
- (4) The vector for the interrupt occurred is loaded to the PC to execute the interrupt handler routine.

When an interrupt is accepted, (2) prevents subsequent maskable interrupts. Setting the IE bit to 1 in the interrupt handler routine allows handling of multiple interrupts. In this case, since IL is changed by (3), only an interrupt with a higher level than that of the currently processed interrupt will be accepted.

Ending interrupt handler routines using the reti instruction returns the PSR to the state before the interrupt has occurred. The program resumes processing following the instruction being executed at the time the interrupt occurred.

# 6.4 NMI

In the S1C17705/703, the watchdog timer can generate a non-maskable interrupt (NMI). The vector number for NMI is 2, with the vector address set to the vector table's starting address + 8 bytes.

This interrupt takes precedence over other interrupts and is unconditionally accepted by the S1C17 Core.

For detailed information on generating NMI, see the "Watchdog Timer (WDT)" chapter.

# 6.5 Software Interrupts

The S1C17 Core provides the "int *imm5*" and "intl *imm5*, *imm3*" instructions allowing the software to generate any interrupts. The operand *imm5* specifies a vector number (0-31) in the vector table. In addition to this, the intl instruction has the operand *imm3* to specify the interrupt level (0-7) to be set to the IL field in the PSR.

The processor performs the same interrupt processing as that of the hardware interrupt.

# 6.6 HALT and SLEEP Mode Cancellation

HALT and SLEEP modes are cleared by the following signals, which start the CPU.

- Interrupt request signal sent to the CPU from the ITC
- NMI signal output by the watchdog timer
- Debug interrupt signal
- Reset signal
- **Notes:** If the CPU is able to receive interrupts when HALT or SLEEP mode has been cleared by an interrupt request for the CPU from the ITC, processing branches to the interrupt handler routine immediately after cancellation. In all other cases, the program is executed following the halt or slp instruction.
  - HALT or SLEEP mode clearing due to interrupt requests cannot be masked (prohibited) using ITC interrupt level settings.

For more information, see "Power Saving by Clock Control" in the appendix chapter. For the oscillator circuit and system clock statuses after HALT or SLEEP mode is canceled, see the "Clock Generator (CLG)" chapter.

# 6.7 Control Register Details

		Table 6.7.1	List of ITC Registers
Address		Register name	Function
0x4306	ITC_LV0	Interrupt Level Setup Register 0	Sets the P0 and P1 interrupt levels.
0x4308	ITC_LV1	Interrupt Level Setup Register 1	Sets the SWT and CT interrupt levels.
0x430a	ITC_LV2	Interrupt Level Setup Register 2	Sets the T16A Ch.2 and SVD interrupt levels.
0x430c	ITC_LV3	Interrupt Level Setup Register 3	Sets the LCD/SPI Ch.2 and T16A Ch.0 interrupt levels.
0x430e	ITC_LV4	Interrupt Level Setup Register 4	Sets the T16 Ch.0/4 and Ch.1 interrupt levels.
0x4310	ITC_LV5	Interrupt Level Setup Register 5	Sets the T16 Ch.2 and T16 Ch.3/T16A Ch.3 interrupt levels.
0x4312	ITC_LV6	Interrupt Level Setup Register 6	Sets the UART Ch.0 and Ch.1 interrupt levels.
0x4314	ITC_LV7	Interrupt Level Setup Register 7	Sets the SPI Ch.0 and I2CM interrupt levels.
0x4316	ITC_LV8	Interrupt Level Setup Register 8	Sets the REMC/SPI Ch.1 and T16A Ch.1 interrupt levels.
0x4318	ITC_LV9	Interrupt Level Setup Register 9	Sets the ADC10 and RFC interrupt levels.
0x431a	ITC_LV10	Interrupt Level Setup Register 10	Sets the P2 and P3 interrupt levels.
0x431c	ITC_LV11	Interrupt Level Setup Register 11	Sets the I2CS interrupt level.

Table 6.7.1 List of ITC Registers

The ITC registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### Interrupt Level Setup Register 0 (ITC\_LV0)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x4306	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register 0	(16 bits)	D10-8	ILV1[2:0]	P1 interrupt level	0 to 7	0x0	R/W	
(ITC_LV0)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV0[2:0]	P0 interrupt level	0 to 7	0x0	R/W	

#### D[15:11] Reserved

#### D[10:8] ILV1[2:0]: P1 Interrupt Level Bits

Sets the P1 port interrupt level (0 to 7). (Default: 0x0)

The S1C17 Core does not accept interrupts with a level set lower than the PSR IL value.

The ITC uses the interrupt level when multiple interrupt requests occur simultaneously.

If multiple interrupt requests enabled by the interrupt enable bit occur simultaneously, the ITC sends the interrupt request with the highest level set by the ITC\_LV*x* registers (0x4306 to 0x431c) to the S1C17 Core.

If multiple interrupt requests with the same interrupt level occur simultaneously, the interrupt with the lowest vector number is processed first.

The other interrupts are held until all interrupts of higher priority have been accepted by the S1C17 Core.

If an interrupt requests of higher priority occurs while the ITC outputs an interrupt request signal to the S1C17 Core (before acceptance by the S1C17 Core), the ITC alters the vector number and interrupt level signals to the setting details of the most recent interrupt. The immediately preceding interrupt is held.

#### D[7:3] Reserved

#### D[2:0] ILV0[2:0]: P0 Interrupt Level Bits

Sets the P0 port interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0].

#### Interrupt Level Setup Register 1 (ITC\_LV1)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x4308	D15-11	-	reserved	_	-	-	0 when being read.
Setup Register 1	(16 bits)	D10-8	ILV3[2:0]	CT interrupt level	0 to 7	0x0	R/W	
(ITC_LV1)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV2[2:0]	SWT interrupt level	0 to 7	0x0	R/W	

#### D[15:11] Reserved

#### D[10:8] ILV3[2:0]: CT Interrupt Level Bits

Sets the clock timer interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

#### D[7:3] Reserved

#### D[2:0] ILV2[2:0]: SWT Interrupt Level Bits

Sets the stopwatch timer interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

#### Interrupt Level Setup Register 2 (ITC\_LV2)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x430a	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register 2	(16 bits)	D10-8	ILV5[2:0]	SVD interrupt level	0 to 7	0x0	R/W	
(ITC_LV2)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV4[2:0]	T16A Ch.2 interrupt level	0 to 7	0x0	R/W	

#### D[15:11] Reserved

#### D[10:8] ILV5[2:0]: SVD Interrupt Level Bits

Sets the SVD interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

#### D[7:3] Reserved

#### D[2:0] ILV4[2:0]: T16A Ch.2 Interrupt Level Bits

Sets the 16-bit PWM timer Ch.2 interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

### Interrupt Level Setup Register 3 (ITC\_LV3)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x430c	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 3	(16 bits)	D10-8	ILV7[2:0]	T16A Ch.0 interrupt level	0 to 7	0x0	R/W	
(ITC_LV3)		D7–3	-	reserved	-	-	-	0 when being read.
		D2-0	ILV6[2:0]	LCD/SPI Ch.2 interrupt level	0 to 7	0x0	R/W	

#### D[15:11] Reserved

#### D[10:8] ILV7[2:0]: T16A Ch.0 Interrupt Level Bits

Sets the 16-bit PWM timer Ch.0 interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

#### D[7:3] Reserved

#### D[2:0] ILV6[2:0]: LCD/SPI Ch.2 Interrupt Level Bits

Sets the LCD and SPI Ch.2 interrupt levels (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

### Interrupt Level Setup Register 4 (ITC\_LV4)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x430e	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 4	(16 bits)	D10-8	ILV9[2:0]	T16 Ch.1 interrupt level	0 to 7	0x0	R/W	
(ITC_LV4)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV8[2:0]	T16 Ch.0 & Ch.4 interrupt level	0 to 7	0x0	R/W	

#### D[15:11] Reserved

#### D[10:8] ILV9[2:0]: T16 Ch.1 Interrupt Level Bits

Sets the 16-bit timer Ch.1 interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

#### D[7:3] Reserved

#### D[2:0] ILV8[2:0]: T16 Ch.0 & Ch.4 Interrupt Level Bits

Sets the 16-bit timer Ch.0 and Ch.4 interrupt levels (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

#### Interrupt Level Setup Register 5 (ITC\_LV5)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x4310	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register 5	(16 bits)	D10-8	ILV11[2:0]	T16 Ch.3/T16A Ch.3 interrupt	0 to 7	0x0	R/W	
(ITC_LV5)				level				
		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV10[2:0]	T16 Ch.2 interrupt level	0 to 7	0x0	R/W	

#### D[15:11] Reserved

#### D[10:8] ILV11[2:0]: T16 Ch.3/T16A Ch.3 Interrupt Level Bits

Sets the 16-bit timer Ch.3 and 16-bit PWM timer Ch.3 interrupt levels (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

#### D[7:3] Reserved

#### D[2:0] ILV10[2:0]: T16 Ch.2 Interrupt Level Bits

Sets the 16-bit timer Ch.2 interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

### Interrupt Level Setup Register 6 (ITC\_LV6)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x4312	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register 6	(16 bits)	D10-8	ILV13[2:0]	UART Ch.1 interrupt level	0 to 7	0x0	R/W	
(ITC_LV6)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV12[2:0]	UART Ch.0 interrupt level	0 to 7	0x0	R/W	

#### D[15:11] Reserved

### D[10:8] ILV13[2:0]: UART Ch.1 Interrupt Level Bits

Sets the UART Ch.1 interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

#### D[7:3] Reserved

### D[2:0] ILV12[2:0]: UART Ch.0 Interrupt Level Bits

Sets the UART Ch.0 interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

### Interrupt Level Setup Register 7 (ITC\_LV7)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x4314	D15–11	-	reserved	_	-	-	0 when being read.
Setup Register 7	(16 bits)	D10-8	ILV15[2:0]	I2CM interrupt level	0 to 7	0x0	R/W	
(ITC_LV7)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV14[2:0]	SPI Ch.0 interrupt level	0 to 7	0x0	R/W	

#### D[15:11] Reserved

#### D[10:8] ILV15[2:0]: I2CM Interrupt Level Bits

Sets the I<sup>2</sup>C master interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

#### D[7:3] Reserved

#### D[2:0] ILV14[2:0]: SPI Ch.0 Interrupt Level Bits

Sets the SPI Ch.0 interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

### Interrupt Level Setup Register 8 (ITC\_LV8)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x4316	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 8	(16 bits)	D10-8	ILV17[2:0]	T16A Ch.1 interrupt level	0 to 7	0x0	R/W	
(ITC_LV8)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV16[2:0]	REMC/SPI Ch.1 interrupt level	0 to 7	0x0	R/W	

#### D[15:11] Reserved

#### D[10:8] ILV17[2:0]: T16A Ch.1 Interrupt Level Bits

Sets the 16-bit PWM timer Ch.1 interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

#### D[7:3] Reserved

#### D[2:0] ILV16[2:0]: REMC/SPI Ch.1 Interrupt Level Bits

Sets the IR remote controller and SPI Ch.1 interrupt levels (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

### Interrupt Level Setup Register 9 (ITC\_LV9)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x4318	D15-11	-	reserved	_	-	-	0 when being read.
Setup Register 9	(16 bits)	D10-8	ILV19[2:0]	RFC interrupt level	0 to 7	0x0	R/W	
(ITC_LV9)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV18[2:0]	ADC10 interrupt level	0 to 7	0x0	R/W	

#### D[15:11] Reserved

#### D[10:8] ILV19[2:0]: RFC Interrupt Level Bits

Sets the R/F converter interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

#### D[7:3] Reserved

#### 6 INTERRUPT CONTROLLER (ITC)

#### D[2:0] ILV18[2:0]: ADC10 Interrupt Level Bits

Sets the A/D converter interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

### Interrupt Level Setup Register 10 (ITC\_LV10)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x431a	D15–11	-	reserved	_	-	-	0 when being read.
Setup Register	(16 bits)	D10-8	ILV21[2:0]	P3 interrupt level	0 to 7	0x0	R/W	
10		D7–3	-	reserved	-	-	-	0 when being read.
(ITC_LV10)		D2–0	ILV20[2:0]	P2 interrupt level	0 to 7	0x0	R/W	

#### D[15:11] Reserved

#### D[10:8] ILV21[2:0]: P3 Interrupt Level Bits

Sets the P3 port interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

#### D[7:3] Reserved

#### D[2:0] ILV20[2:0]: P2 Interrupt Level Bits

Sets the P2 port interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

### Interrupt Level Setup Register 11 (ITC\_LV11)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x431c	D15–3	-	reserved	-	-	-	0 when being read.
Setup Register	(16 bits)							
11								
(ITC_LV11)		D2–0	ILV22[2:0]	I2CS interrupt level	0 to 7	0x0	R/W	

#### D[15:3] Reserved

#### D[2:0] ILV22[2:0]: I2CS Interrupt Level Bits

Sets the I<sup>2</sup>C slave interrupt level (0 to 7). (Default: 0x0) See the description of ILV1[2:0]/ITC\_LV0 register.

# 7 Clock Generator (CLG)

# 7.1 CLG Module Overview

The clock generator (CLG) controls the internal oscillators and the system clocks to be supplied to the S1C17 Core, on-chip peripheral modules, and external devices. The features of the CLG module are listed below.

The features of the CLG module are listed below.

- Generates the operating clocks with the built-in oscillators.
  - IOSC oscillator circuit: 2.7 MHz (typ.)
  - OSC3 oscillator circuit: 8.2 MHz (max.) crystal or ceramic oscillator circuit
    - Supports an external clock input
  - OSC1 oscillator circuit: 32.768 kHz (typ.) crystal oscillator circuit
- Switches the system clock. The system clock source can be selected from IOSC, OSC3, and OSC1 via software.
- Generates the CPU core clock (CCLK) and controls the clock supply to the core block. The CCLK frequency can be selected from system clock × 1/1, 1/2, 1/4, and 1/8.
- Controls the clock supply to the peripheral modules.
- Turns the clocks on and off according to the CPU operating status (RUN, HALT, or SLEEP).
- Supports quick-restart processing from SLEEP mode. Turns IOSC on forcibly and switches the system clock to IOSC when SLEEP mode is canceled.
- Controls two clock outputs to external devices.

Figure 7.1.1 shows the clock system and CLG module configuration.




Figure 7.1.1 CLG Module Configuration

To reduce current consumption, control the clock in conjunction with processing and use HALT and SLEEP modes. For more information on reducing current consumption, see "Power Saving" in the appendix chapter.

# 7.2 CLG Input/Output Pins

Table 7.2.1 lists the input/output pins for the CLG module.

Pin name	I/O	Qty	Function
OSC1	1	1	OSC1 oscillator input pin Connect a crystal resonator (32.768 kHz) and a gate capacitor.
OSC2	0	1	OSC1 oscillator output pin Connect a crystal resonator (32.768 kHz).
OSC3	I	1	OSC3 oscillator input pin Connect a crystal or ceramic resonator (max. 8.2 MHz), a feedback resistor, and a gate capacitor.
OSC4	0	1	OSC3 oscillator output pin Connect a crystal or ceramic resonator (max. 8.2 MHz), a feedback resistor, and a drain capacitor.
EXOSC3	I	1	External OSC3 clock input pin Input an external clock used as the OSC3 clock.
FOUTA	0	1	FOUTA clock output pin Outputs a divided IOSC/OSC3 clock or the OSC1 clock.
FOUTB	0	1	FOUTB clock output pin Outputs a divided IOSC/OSC3 clock or the OSC1 clock.

Table 7.2.1 List of CLG Pins

The CLG input/output pins (EXOSC3, FOUTA, FOUTB) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as the CLG input/output pins. For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

# 7.3 Oscillators

The CLG module contains three internal oscillator circuits (IOSC, OSC3, and OSC1). The IOSC and OSC3 oscillators generate the main clock for high-speed operation of the S1C17 Core and peripheral circuits. The OSC1 oscillator generates a sub-clock for timers and low-power operations. The IOSC clock is selected as the system clock after an initial reset. Oscillator on/off switching and system clock selection (from IOSC, OSC3 and OSC1) are controlled with software.

## 7.3.1 IOSC Oscillator

The IOSC oscillator initiates high-speed oscillation without external components. It initiates oscillation when power is turned on. The S1C17 Core and peripheral circuits operates with this oscillation clock after an initial reset.



Figure 7.3.1.1 IOSC Oscillator Circuit


#### **IOSC oscillation on/off**


The IOSC oscillator stops oscillating when IOSCEN/CLG\_CTL register is set to 0 and starts oscillating when set to 1. The IOSC oscillator stops oscillating in SLEEP mode.

After an initial reset, IOSCEN is set to 1, and the IOSC oscillator goes on. Since the IOSC clock is used as the system clock, the S1C17 Core starts operating using the IOSC clock.

#### Stabilization wait time at start of IOSC oscillation

The IOSC oscillator circuit includes an oscillation stabilization wait circuit to prevent malfunctions due to unstable clock operations at the start of IOSC oscillation—e.g., when the IOSC oscillator is turned on with software. Figure 7.3.1.2 shows the relationship between the oscillation start time and the oscillation stabilization wait time.





The IOSC clock is not supplied to the system until the time set for this circuit has elapsed. Use IOSCWT[1:0]/ CLG\_CTL register to select one of four oscillation stabilization wait times.

	olabilization wait time oottingo
IOSCWT[1:0]	Oscillation stabilization wait time
0x3	8 cycles
0x2	16 cycles
0x1	32 cycles
0x0	64 cycles
	(Default: 0x0)

This is set to 64 cycles (IOSC clock) after an initial reset. This means the CPU can start operating when the CPU operation start time at initial reset indicated below (at a maximum) has elapsed after the reset state is canceled. For the oscillation start time, see the "Electrical Characteristics" chapter.

CPU operation start time at initial reset  $\leq$  IOSC oscillation start time (max.) + IOSC oscillation stabilization wait time (64 cycles)

When the system clock is switched to IOSC immediately after turning the IOSC oscillator on, the IOSC clock is supplied to the system after the IOSC clock system supply wait time indicated below (at a maximum) has elapsed. If the power supply voltage VDD has stabilized sufficiently, IOSCWT[1:0] can be set to 0x3 to reduce the oscillation stabilization wait time.

IOSC clock system supply wait time  $\leq$  IOSC oscillation start time (max.) + IOSC oscillation stabilization wait time

### 7.3.2 OSC3 Oscillator

The OSC3 oscillator is a high-precision, high-speed oscillator circuit that uses either a crystal resonator or a ceramic resonator. It can be switched for use with the IOSC oscillator. Figure 7.3.2.1 shows the OSC3 oscillator configuration.




Figure 7.3.2.1 OSC3 Oscillator Circuit

A crystal resonator (X'tal3) or ceramic resonator (Ceramic) and a feedback resistor (Rf3) should be connected between the OSC3 and OSC4 pins. Additionally, two capacitors (CG3 and CD3) should be connected between the OSC3/OSC4 pins and Vss.

#### OSC3 oscillation on/off

The OSC3 oscillator circuit stops oscillating when OSC3EN/CLG\_CTL register is set to 0 and starts oscillating when set to 1. The OSC3 oscillator circuit stops oscillating in SLEEP mode. After an initial reset, OSC3EN is set to 0 and the OSC3 oscillator circuit is halted.

#### Stabilization wait time at start of OSC3 oscillation

The OSC3 oscillator circuit includes an oscillation stabilization wait circuit to prevent malfunctions due to unstable clock operations at the start of OSC3 oscillation—e.g., when the OSC3 oscillator is turned on with software. The OSC3 clock is not supplied to the system until the time set for this circuit has elapsed. Use OSC3WT[1:0]/ CLG\_CTL register to select one of four oscillation stabilization wait times.

OSC3WT[1:0]	Oscillation stabilization wait time
0x3	128 cycles
0x2	256 cycles
0x1	512 cycles
0x0	1024 cycles
	(Default: 0x0

Table 7 3 2 1	OSC3 Oscillation	Stabilization	Wait Time Settings
10010 1.0.2.1	0000 03011111011	otabilization	wait fille Octungs

This is set to 1,024 cycles (OSC3 clock) after an initial reset.

When the system clock is switched to OSC3 immediately after the OSC3 oscillator circuit is turned on, the OSC3 clock is supplied to the system after the OSC3 clock system supply wait time indicated below (at a maximum) has elapsed. For the oscillation start time, see the "Electrical Characteristics" chapter.

OSC3 clock system supply wait time  $\leq$  OSC3 oscillation start time (max.) + OSC3 oscillation stabilization wait time

**Note**: Oscillation stability will vary, depending on the resonator and other external components. Carefully consider the OSC3 oscillation stabilization wait time before reducing the time.

#### External OSC3 clock input

An external clock can be used as the OSC3 clock instead of the internal OSC3 clock described above. In this case, input a clock via the EXOSC3 pin. For the input clock requirements, see the "Electrical Characteristics" chapter.

To use the EXOSC3 pin, it is necessary to configure using the port function select bit as the pin is configured as an I/O port. For switching port functions, see the "I/O Port (P)" chapter.

The clock input from the EXOSC3 pin is enabled by setting EXOSC3EN/CLG\_CTL register to 1 (disabled if it is 0). Furthermore, EXOSC3SEL/CLG\_SRC register must be set to select either the internal OSC3 clock or the external input clock to be used as the OSC3 clock. When EXOSC3SEL is 0 (default), the internal OSC3 clock is selected. When EXOSC3SEL is set to 1, the external input clock is selected.

**Note**: Enabling the clock input from the EXOSC3 pin by setting EXOSC3EN to 1 does not activates the oscillation stabilization wait circuit. Be sure to supply a stabilized clock.

### 7.3.3 OSC1 Oscillator

The OSC1 oscillator is a high-precision, low-speed oscillator circuit that uses a 32.768 kHz crystal resonator.

The OSC1 clock is generally used as the timer operation clock (for the clock timer, stopwatch timer, watchdog timer, and 16-bit PWM timer) and an operation clock for the LCD driver, R/F converter, and supply voltage detector. It can be used as the system clock instead of the IOSC or OSC3 clock to reduce power consumption when no highspeed processing is required.

Figure 7.3.3.1 shows the OSC1 oscillator configuration.




Figure 7.3.3.1 OSC1 Oscillator Circuit

A crystal resonator (X'tal1, typ. 32.768 kHz) should be connected between the OSC1 and OSC2 pins. Additionally, trimmer capacitor CG1 (0 to 25 pF) should be connected between the OSC1 pin and Vss.

#### OSC1 oscillation on/off

The OSC1 oscillator stops oscillating when OSC1EN/CLG\_CTL register is set to 0 and starts oscillating when set to 1. The OSC1 oscillator circuit stops oscillating in SLEEP mode.

After an initial reset, OSC1EN is set to 0, and the OSC1 oscillator circuit is halted.

#### Stabilization wait time at start of OSC1 oscillation

The OSC1 oscillator includes an oscillation stabilization wait circuit (fixed at 256 cycles) to prevent malfunctions caused by unstable clock operations at the start of OSC1 oscillation—e.g., when the OSC1 oscillator is turned on with software. When the system clock is switched to OSC1 immediately after the OSC1 oscillator circuit is turned on, the OSC1 clock is supplied to the system after the OSC1 clock system supply wait time indicated below (at a maximum) has elapsed. For the oscillation start time, see the "Electrical Characteristics" chapter.

OSC1 clock system supply wait time  $\leq$  OSC1 oscillation start time (max.) + OSC1 oscillation stabilization wait time (256 cycles)

# 7.4 System Clock Switching

The figure below shows the system clock selector.




Figure 7.4.1 System Clock Selector

The S1C17705/703 has three system clock sources (IOSC, OSC3, and OSC1) and it start operating with the IOSC clock after an initial reset. The system clock can be switched to the OSC3 clock when a high-speed clock is required for the processing, or to the OSC1 clock for power saving. Use CLKSRC[1:0]/CLG\_SRC register for this switching. Oscillator circuits other than those selected as the system clock source and not used for running peripheral circuits can be shut down to reduce current consumption.

5	
CLKSRC[1:0]	System clock source
0x3	Reserved
0x2	OSC3
0x1	OSC1
0x0	IOSC

Table 7.4.1 System Clock Selection

(Default: 0x0)

The following shows system clock switching procedures:

#### 7 CLOCK GENERATOR (CLG)

#### Switching the system clock to OSC3 (internal clock) from IOSC or OSC1

- 1. Set the OSC3 oscillation stabilization wait time if necessary. (OSC3WT[1:0])
- 2. Turn the OSC3 oscillator on if it is off. (OSC3EN = 1)
- 3. Select the OSC3 clock as the system clock. (CLKSRC[1:0] = 0x2)
- 4. Turn the IOSC or OSC1 oscillator off if peripheral modules and FOUTA/B output circuits have not used the IOSC or OSC1 clock.

#### Switching the system clock to OSC3 (external clock) from IOSC or OSC1

- 1. Input the external OSC3 clock to the EXOSC3 pin. The input clock must be stabilized.
- 2. Enable the external OSC3 clock. (EXOSC3SEL = 1, EXOSC3EN = 1)
- 3. Select the OSC3 clock as the system clock. (CLKSRC[1:0] = 0x2)
- 4. Turn the IOSC or OSC1 oscillator off if peripheral modules and FOUTA/B output circuits have not used the IOSC or OSC1 clock.

#### Switching the system clock to OSC1 from IOSC or OSC3

- 1. Turn the OSC1 oscillator on. (OSC1EN = 1)
- 2. Select the OSC1 clock as the system clock. (CLKSRC[1:0] = 0x1)
- 3. Turn the IOSC or OSC3 oscillator off if peripheral modules and FOUTA/B output circuits have not used the IOSC or OSC3 clock.

#### Switching the system clock to IOSC from OSC3 or OSC1

- 1. Set the IOSC oscillation stabilization wait time if necessary. (IOSCWT[1:0])
- 2. Turn the IOSC oscillator on if it is off. (IOSCEN = 1)
- 3. Select the IOSC clock as the system clock. (CLKSRC[1:0] = 0x0)
- 4. Turn the OSC3 or OSC1 oscillator off if peripheral modules and FOUTA/B output circuits have not used the OSC3 or OSC1 clock.
- **Notes:** The oscillator to be used as the system clock source must be operated before switching the system clock. Otherwise, the CLG will not switch the system clock source, even if CLK-SRC[1:0] is written to, and the CLKSRC[1:0] value will remain unchanged.

The table below lists the combinations of clock operating status and register settings enabling system clock selection.

IOSCEN	OSC3EN	EXOSC3EN	OSC1EN	EXOSC3SEL	System clock
1	1	1	1	*	IOSC, OSC3/EXOSC3, or OSC1
1	1	0	1	0	IOSC, OSC3, or OSC1
1	0	1	1	1	IOSC, EXOSC3, or OSC1
1	0	0	1	*	IOSC or OSC1
0	1	1	1	*	OSC3/EXOSC3 or OSC1
0	1	0	1	0	OSC3 or OSC1
0	0	1	1	1	EXOSC3 or OSC1

Table 7.4.2	System Clock	Switching	Conditions
-------------	--------------	-----------	------------

- The oscillator circuit selected as the system clock source cannot be turned off.
- Continuous write/read access to CLKSRC[1:0] is prohibited. At least one instruction unrelated to CLKSRC[1:0] access must be inserted between the write and read instructions.
- When SLEEP mode is canceled, the IOSC oscillator circuit is turned on (IOSCEN = 1) and is used as the system clock source (CLKSRC[1:0] = 0x0) regardless of the system clock configured before the chip entered SLEEP mode. The oscillators other than IOSC turn off (OSC3EN = EXOSC3EN = OSC1EN = 0) and the OSC3 clock is set to the internal OSC3 clock (EXOSC3SEL = 0), so reconfigure the settings.

Canceling HALT mode does not change the clock status configured before the chip entered HALT mode.

# 7.5 CPU Core Clock (CCLK) Control

The CLG module includes a clock gear to slow down the system clock to send to the S1C17 Core. To reduce current consumption, operate the S1C17 Core with the slowest possible clock speed. The halt instruction can be executed to stop the clock supply from the CLG to the S1C17 Core for power savings.




Figure 7.5.1 CCLK Supply System

#### **Clock gear settings**

CCLKGR[1:0]/CLG\_CCLK register is used to select the gear ratio to reduce system clock speeds.

CCLKGR[1:0]	Gear ratio
0x3	1/8
0x2	1/4
0x1	1/2
0x0	1/1

Table 7.5.1 CCLK Gear Ratio Selection

(Default: 0x0)

#### **Clock supply control**

The CCLK clock supply is stopped by executing the halt instruction. Since this does not stop the system clock, peripheral modules will continue to operate.

HALT mode is cleared by resetting, NMI, or other interrupts. The CCLK supply resumes when HALT mode is cleared.

Executing the slp instruction suspends system clock supply to the CLG, thereby halting the CCLK supply as well. Clearing SLEEP mode with an external interrupt restarts the system clock supply and the CCLK supply.

# 7.6 Peripheral Module Clock (PCLK) Control

The CLG module also controls the clock supply to peripheral modules. The system clock is used unmodified for the peripheral module clock (PCLK).




Figure 7.6.1 Peripheral Module Clock Control Circuit

#### Clock supply control

PCLK supply is controlled by PCKEN[1:0]/CLG\_PCLK register.

PCKEN[1:0]	PCLK supply	
0x3	Enabled (on)	
0x2	Setting prohibited	
0x1	Setting prohibited	
0x0	Disabled (off)	

Table 7.6.1	PCLK Control
14010 1.0.1	

(Default: 0x3)

#### 7 CLOCK GENERATOR (CLG)

The default setting is 0x3, which enables the clock supply. Stop the clock supply to reduce current consumption unless all peripheral modules (modules listed below) within the internal peripheral circuit area need to be running.


Note: Do not set PCKEN[1:0]/CLG\_PCLK register to 0x2 or 0x1, since doing so will stop the operation of certain peripheral modules.


Peripheral modules	Operating clock	Remarks
UART Ch.0 and 1	PCLK	The PCLK supply cannot be disabled if one or more
16-bit timer Ch.0 to 4		peripheral modules in these list must be operated.
SPI Ch.0 to 2		The PCLK supply can be disabled if all the periph-
I <sup>2</sup> C master		eral circuits in these list can be stopped.
I <sup>2</sup> C slave		
Power generator		
P port & port MUX		
MISC registers		
IR remote controller		
A/D converter		
Clock timer	Divided OSC1 clock	The OSC1 oscillator circuit cannot be disabled if
Stopwatch timer		one or more peripheral modules in these list must
Watchdog timer		be operated. The PCLK supply can be disabled.
LCD driver	Clock selected by software	The oscillator circuit used as the clock source can-
Supply voltage detector	(divided IOSC/OSC3/OSC1 clock)	not be disabled (see Section 7.7 or each peripheral
R/F converter		module chapter). The PCLK supply can be disabled.
16-bit PWM timer		
Ch.0 to 3		
FOUTA/FOUTB outputs		

Table 7.6.2 F	Peripheral N	Modules an	d Operating	Clocks
---------------	--------------	------------	-------------	--------

# 7.7 Clock External Output (FOUTA, FOUTB)

A divided IOSC/OSC3 clock or the OSC1 clock can be output to external devices.





There are two output systems available: FOUTA and FOUTB. The FOUTA and FOUTB output circuits have the same functions.

#### **Output pin setting**

The FOUTA and FOUTB output pins are shared with I/O ports. The pin is configured for the I/O port by default, so the pin function should be changed using the port function select bit before the clock output can be used. See the "I/O Ports (P)" chapter for the FOUTA/FOUTB pins and selecting pin functions.

#### **Clock source selection**

The clock source can be selected from IOSC, OSC3, and OSC1 using FOUTASRC[1:0]/CLG\_FOUTA register or FOUTBSRC[1:0]/CLG\_FOUTB register.

FOUTASRC[1:0]/FOUTBSRC[1:0]	Clock source
0x3	Reserved
0x2	OSC3
0x1	OSC1
0x0	IOSC
	(Default: 0x0)

#### Table 7.7.1 Clock Source Selection

#### **Clock frequency selection**

Three different clock output frequencies can be selected when IOSC or OSC3 is used as the clock source. Select the division ratio for the source clock using FOUTAD[1:0]/CLG\_FOUTA register or FOUTBD[1:0]/CLG\_FOUTB register.

FOUTAD[1:0]/FOUTBD[1:0]	Division ratio
0x3	Reserved
0x2	1/4
0x1	1/2
0x0	1/1
	(Default: 0x0)

#### Clock output control

The clock output is controlled using FOUTAE/CLG\_FOUTA register or FOUTBE/CLG\_FOUTB register. Setting FOUTAE/FOUTBE to 1 outputs the FOUTA/FOUTB clock from the FOUTA/FOUTB pin. Setting it to 0 disables output.

FOUTAE (FOUTBE)	0	1	0
FOUTA (FOUTB) output			

**Note**: Since the FOUTA/FOUTB signal is not synchronized with FOUTAE/FOUTBE writing, switching output on or off will generate certain hazards.

# 7.8 Control Register Details

Address	Register name		Function
0x5060	CLG_SRC	Clock Source Select Register	Selects the clock source.
0x5061	CLG_CTL	Oscillation Control Register	Controls oscillation.
0x5064	CLG_FOUTA	FOUTA Control Register	Controls FOUTA clock output.
0x5065	CLG_FOUTB	FOUTB Control Register	Controls FOUTB clock output.
0x5080	CLG_PCLK	PCLK Control Register	Controls the PCLK supply.
0x5081	CLG_CCLK	CCLK Control Register	Configures the CCLK division ratio.

Table 7.8.1 L	ist of CLG Registe	rs
---------------	--------------------	----

The CLG module registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### Clock Source Select Register (CLG\_SRC)

Register name	Address	Bit	Name	Function		Set	ting	Init.	R/W	Remarks
Clock Source	0x5060	D7–5	-	reserved		-	_	-	-	0 when being read.
Select Register	(8 bits)	D4	EXOSC3SEL	External OSC3 clock select	1	External	0 Internal	0	R/W	
(CLG_SRC)		D3–2	-	reserved		-	-	-	-	0 when being read.
		D1–0	CLKSRC[1:0]	System clock source select	CL	_KSRC[1:0]	Clock source	0x0	R/W	
						0x3	reserved			
						0x2	OSC3			
						0x1	OSC1			
						0x0	IOSC			

#### D[7:5] Reserved

Figure 7.7.2 FOUTA/FOUTB Output

#### D4 EXOSC3SEL: External OSC3 Clock Select Bit

Selects the OSC3 clock. 1 (R/W): External clock 0 (R/W): Internal clock (default)

When using an external clock as the OSC3 clock, supply the clock to the EXOSC3 pin and set the EXOSC3EN/CLG\_CTL register to 1. Also set this bit to 1.

#### D[3:2] Reserved

#### D[1:0] CLKSRC[1:0]: System Clock Source Select Bits

Selects the system clock source.

Table 7.8.2 System Clock Selection	on	ock Selectio	Clock	Svstem	7.8.2	Table
------------------------------------	----	--------------	-------	--------	-------	-------

Reserved
OSC3
OSC1
IOSC

(Default: 0x0)

Select IOSC or OSC3 for normal (high-speed) operations. If no high-speed clock is required, OSC1 can be set as the system clock and IOSC and OSC3 stopped to reduce current consumption.

**Notes:** • The oscillator to be used as the system clock source must be operated before switching the system clock. Otherwise, the CLG will not switch the system clock source, even if CLK-SRC[1:0] is written to, and the CLKSRC[1:0] value will remain unchanged.

The table below lists the combinations of clock operating status and register settings enabling system clock selection.

IOSCEN	OSC3EN	EXOSC3EN	OSC1EN	EXOSC3SEL	System clock
1	1	1	1	*	IOSC, OSC3/EXOSC3, or OSC1
1	1	0	1	0	IOSC, OSC3, or OSC1
1	0	1	1	1	IOSC, EXOSC3, or OSC1
1	0	0	1	*	IOSC or OSC1
0	1	1	1	*	OSC3/EXOSC3 or OSC1
0	1	0	1	0	OSC3 or OSC1
0	0	1	1	1	EXOSC3 or OSC1

Table 7.8.3 System Clock Switching Conditions

- The oscillator circuit selected as the system clock source cannot be turned off.
- Continuous write/read access to CLKSRC[1:0] is prohibited. At least one instruction unrelated to CLKSRC[1:0] access must be inserted between the write and read instructions.
- When SLEEP mode is canceled, the IOSC oscillator circuit is turned on (IOSCEN = 1) and is used as the system clock source (CLKSRC[1:0] = 0x0) regardless of the system clock configured before the chip entered SLEEP mode.

Canceling HALT mode does not change the clock status configured before the chip entered HALT mode.

### **Oscillation Control Register (CLG\_CTL)**

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
Oscillation	0x5061	D7–6	IOSCWT[1:0]	IOSC wait cycle select	IC	OSCWT[1:0]	1	Wait cycle	0x0	R/W	
Control Register	(8 bits)					0x3		8 cycles			
(CLG_CTL)						0x2		16 cycles			
						0x1		32 cycles			
						0x0		64 cycles			
		D5–4	OSC3WT[1:0]	OSC3 wait cycle select	0	SC3WT[1:0]	1	Wait cycle	0x0	R/W	
						0x3	1	128 cycles			
						0x2	2	256 cycles			
						0x1	5	512 cycles			
						0x0	1	024 cycles			
		D3	EXOSC3EN	External OSC3 enable	1	Enable	0	Disable	0	R/W	
		D2	IOSCEN	IOSC enable	1	Enable	0	Disable	1	R/W	
		D1	OSC1EN	OSC1 enable	1	Enable	0	Disable	0	R/W	
	Ĩ	D0	OSC3EN	OSC3 enable	1	Enable	0	Disable	0	R/W	

#### D[7:6] IOSCWT[1:0]: IOSC Wait Cycle Select Bits

An oscillation stabilization wait time is set to prevent malfunctions due to unstable clock operations at the start of IOSC oscillation.

The IOSC clock is not supplied to the system immediately after IOSC oscillation starts until the time set here has elapsed.

IOSCWT[1:0]	Oscillation stabilization wait time
0x3	8 cycles
0x2	16 cycles
0x1	32 cycles
0x0	64 cycles
	(Default: 0x0)

Table 7.8.4 IOSC Oscillation Stabilization Wait Time Setting	4 IOSC Oscillation Stabilization Wa	it Time Settings
--------------------------------------------------------------	-------------------------------------	------------------

This is set to 64 cycles (IOSC clock) after an initial reset. This means the CPU can start operating when the CPU operation start time at initial reset indicated below (at a maximum) has elapsed after the reset state is canceled.

CPU operation start time at initial reset  $\leq$  IOSC oscillation start time (max.) + IOSC oscillation stabilization wait time (64 cycles)

When the system clock is switched to IOSC immediately after turning the IOSC oscillator on, the IOSC clock is supplied to the system after the IOSC clock system supply wait time indicated below (at a maximum) has elapsed. If the power supply voltage VDD has stabilized sufficiently, IOSCWT[1:0] can be set to 0x3 to reduce the oscillation stabilization wait time.

IOSC clock system supply wait time  $\leq$  IOSC oscillation start time (max.) + IOSC oscillation stabilization wait time

#### D[5:4] OSC3WT[1:0]: OSC3 Wait Cycle Select Bits

An oscillation stabilization wait time is set to prevent malfunctions due to unstable clock operation at the start of OSC3 oscillation.

The OSC3 clock is not supplied to the system immediately after OSC3 oscillation starts—e.g., when the OSC3 oscillator is turned on with software—until the time set here has elapsed.

g-					
OSC3WT[1:0]	Oscillation stabilization wait time				
0x3	128 cycles				
0x2	256 cycles				
0x1	512 cycles				
0x0	1024 cycles				
	(Default: 0x0)				

Table 7.8.5 OSC3 Oscillation Stabilization Wait Time Settings

This is set to 1,024 cycles (OSC3 clock) after an initial reset.

When the system clock is switched to OSC3 immediately after the OSC3 oscillator circuit is turned on, the OSC3 clock is supplied to the system after the OSC3 clock system supply wait time indicated below (at a maximum) has elapsed.

OSC3 clock system supply wait time  $\leq$  OSC3 oscillation start time (max.) + OSC3 oscillation stabilization wait time

**Note**: Oscillation stability will vary, depending on the resonator and other external components. Carefully consider the OSC3 oscillation stabilization wait time before reducing the time.

#### D3 EXOSC3EN: External OSC3 Enable Bit

Enables or disables input of an external OSC3 clock. 1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

**Note**: The external OSC3 clock input cannot be disabled if the external OSC3 clock is being used as the system clock.

#### 7 CLOCK GENERATOR (CLG)

#### D2 IOSCEN: IOSC Enable Bit

Enables or disables IOSC oscillator operations. 1 (R/W): Enabled (on) (default) 0 (R/W): Disabled (off)

Note: The IOSC oscillator cannot be stopped if the IOSC clock is being used as the system clock.

#### D1 OSC1EN: OSC1 Enable Bit

Enables or disables OSC1 oscillator operations.

1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

When the system clock is switched to OSC1 immediately after the OSC1 oscillator circuit is turned on, the OSC1 clock is supplied to the system after the OSC1 clock system supply wait time indicated below (at a maximum) has elapsed.

OSC1 clock system supply wait time  $\leq$  OSC1 oscillation start time (max.) + OSC1 oscillation stabilization wait time (256 cycles)

Note: The OSC1 oscillator cannot be stopped if the OSC1 clock is being used as the system clock.

#### D0 OSC3EN: OSC3 Enable Bit

Enables or disables OSC3 oscillator operations.

1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

Note: The OSC3 oscillator cannot be stopped if the OSC3 clock is being used as the system clock.

### FOUTA Control Register (CLG\_FOUTA)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
FOUTA Control	0x5064	D7–6	-	reserved	-	-	-	-	0 when being read.
Register	(8 bits)			FOUTA clock division ratio select	FOUTAD[1:0]	Division ratio	0x0		When the clock
(CLG_FOUTA)			[1:0]		0x3	reserved			source is IOSC or
					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
		D3–2	FOUTASRC	FOUTA clock source select	FOUTASRC[1:0]	Clock source	0x0	R/W	
			[1:0]		0x3	reserved			
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	-	-	-	-	0 when being read.
		D0	FOUTAE	FOUTA output enable	1 Enable	0 Disable	0	R/W	

#### D[7:6] Reserved

#### D[5:4] FOUTAD[1:0]: FOUTA Clock Division Ratio Select Bits

Selects the clock division ratio to set the FOUTA clock frequency when IOSC or OSC3 is used as the clock source.

FOUTAD[1:0]	Division ratio						
0x3	Reserved						
0x2	1/4						
0x1	1/2						
0x0	1/1						
	· · · · · · · · · · · · · · · · · · ·						

#### Table 7.8.6 IOSC/OSC3 Division Ratio Selection

(Default: 0x0)

When OSC1 is used as the clock source, FOUTAD[1:0] is ineffective and the OSC1 clock is output without frequency division.

#### D[3:2] FOUTASRC[1:0]: FOUTA Clock Source Select Bits

Selects the FOUTA clock source.

Table 7.8.7 FOUTA Clock Source Selection							
FOUTASRC[1:0]	Clock source						
0x3	Reserved						
0x2	OSC3						
0x1	OSC1						
0x0	IOSC						
	(Default: 0x0)						

#### D1 Reserved

#### D0 FOUTAE: FOUTA Output Enable Bit

Enables or disables FOUTA clock external output. 1 (R/W): Enabled (on) 0 (R/W): Disabled (off) (default)

Setting FOUTAE to 1 outputs the FOUTA clock from the FOUTA pin. Setting it to 0 stops the output.

### FOUTB Control Register (CLG\_FOUTB)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
FOUTB Control	0x5065	D7–6	-	reserved	-	-	-	- 1	0 when being read.
Register	(8 bits)	D5–4	FOUTBD	FOUTB clock division ratio select	FOUTBD[1:0]	Division ratio	0x0	R/W	When the clock
(CLG_FOUTB)			[1:0]		0x3	reserved			source is IOSC or
					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
		D3–2	FOUTBSRC	FOUTB clock source select	FOUTBSRC[1:0]	Clock source	0x0	R/W	
			[1:0]		0x3	reserved			
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	-	-	-	-	0 when being read.
		D0	FOUTBE	FOUTB output enable	1 Enable	0 Disable	0	R/W	

#### D[7:6] Reserved

#### D[5:4] FOUTBD[1:0]: FOUTB Clock Division Ratio Select Bits

Selects the clock division ratio to set the FOUTB clock frequency when IOSC or OSC3 is used as the clock source.

Division ratio
Reserved
1/4
1/2
1/1

Table 7.8.8	IOSC/OSC3	Division	Ratio	Selection
-------------	-----------	----------	-------	-----------

(Default: 0x0)

When OSC1 is used as the clock source, FOUTBD[1:0] is ineffective and the OSC1 clock is output without frequency division.

#### D[3:2] FOUTBSRC[1:0]: FOUTB Clock Source Select Bits

Selects the FOUTB clock source.

Table 7.8.9 FOUTB Clock Source Selection
------------------------------------------

FOUTBSRC[1:0]	Clock source
0x3	Reserved
0x2	OSC3
0x1	OSC1
0x0	IOSC
	(Default: 0x0)

#### D1 Reserved

#### D0 FOUTBE: FOUTB Output Enable Bit

Enables or disables FOUTB clock external output.

1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

Setting FOUTBE to 1 outputs the FOUTB clock from the FOUTB pin. Setting it to 0 stops the output.

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
PCLK Control	0x5080	D7–2	-	reserved	-	-	-	-	0 when being read.
Register	(8 bits)	D1–0	PCKEN[1:0]	PCLK enable	PCKEN[1:0]	PCLK supply	0x3	R/W	
(CLG_PCLK)					0x3	Enable			
					0x2	Not allowed			
					0x1	Not allowed			
					0x0	Disable			

### PCLK Control Register (CLG\_PCLK)

#### D[7:2] Reserved

#### D[1:0] PCKEN[1:0]: PCLK Enable Bits

Enables or disables clock (PCLK) supply to the internal peripheral modules.

Table 7.8.10	PCLK Control
--------------	--------------

PCKEN[1:0]	PCLK supply			
0x3	Enabled (on)			
0x2	Setting prohibited			
0x1	Setting prohibited			
0x0	Disabled (off)			

(Default: 0x3)

The PCKEN[1:0] default setting is 0x3, which enables clock supply.

#### Peripheral modules that use PCLK

- UART Ch.0 and 1
- 16-bit timer Ch.0 to 4
- SPI Ch.0 to 2
- I<sup>2</sup>C master
- I<sup>2</sup>C slave
- Power generator
- P port & port MUX
- MISC registers
- IR remote controller
- A/D converter

The PCLK supply cannot be disabled if one or more peripheral modules in these list must be operated. The PCLK supply can be disabled if all the peripheral circuits in these list can be stopped. Stop the PCLK supply to reduce current consumption if all the peripheral modules listed above are not required.

Peripheral modules/functions that do not use PCLK

- Clock timer
- Stopwatch timer
- Watchdog timer
- LCD driver
- Supply voltage detector
- R/F converter
- 16-bit PWM timer Ch.0 to 3
- FOUTA/FOUTB outputs

These peripheral modules/functions can operate even if PCLK is stopped.

**Note**: Do not set PCKEN[1:0] to 0x2 or 0x1, since doing so will stop the operation of certain peripheral modules.

### CCLK Control Register (CLG\_CCLK)

Register name	Address	Bit	Name	Function	Sett	ing	Init.	R/W	Remarks
CCLK Control	0x5081	D7–2	-	reserved	_	-	-	-	0 when being read.
Register	(8 bits)	D1–0	CCLKGR[1:0]	CCLK clock gear ratio select	CCLKGR[1:0]	Gear ratio	0x0	R/W	
(CLG_CCLK)					0x3	1/8			
					0x2	1/4			
					0x1	1/2			
					0x0	1/1			

#### D[7:2] Reserved

#### D[1:0] CCLKGR[1:0]: CCLK Clock Gear Ratio Select Bits

Selects the gear ratio for reducing system clock speed and sets the CCLK clock speed for operating the S1C17 Core. To reduce current consumption, operate the S1C17 Core using the slowest possible clock speed.

CCLKGR[1:0]	Gear ratio
0x3	1/8
0x2	1/4
0x1	1/2
0x0	1/1

Table 7.8.11	CCIK	Goar	Ratio	Selection
12010 7.0.11	COLK	Gear	Ralio	Selection

(Default: 0x0)

# 8 I/O Ports (P)

### 8.1 P Module Overview

The P ports are general-purpose digital inputs/outputs that allow software to control the input/output direction, pullup resistor, and input interface level. These ports are shared with internal peripheral module inputs/outputs, and the pin functions can be switched by setting the registers. A number of port groups can generate interrupts caused by a transition of the input signal.

The following shows the features of the P module:

- Maximum 35 I/O ports (P0[7:0], P1[7:0], P2[7:0], P3[7:0], P4[2:0]) are available.
   \* The number of ports for general-purpose use depends on the peripheral functions used.
- Each port has a pull-up resistor that can be enabled with software.
- · Supports two input interface levels selectable with software: CMOS Schmitt level or CMOS level
- The P0 to P3 ports can generate input interrupts at the signal edge selected with software.
- The P0 to P3 ports include a chattering filter.
- Can generate an initial reset by entering low level simultaneously to the P0 ports selected with software.
- All port provide a port function select bit to configure the pin function (for GPIO or peripheral functions).

Figure 8.1.1 shows the I/O port configuration.




Figure 8.1.1 I/O Port Configuration

- **Notes:** The PCLK clock must be supplied from the clock generator to access the I/O port. The PCLK clock is also needed to operate the P0–P3 chattering filters.
  - The "xy" in the register and bit names refers to the port number (Pxy, x = 0 to 4, y = 0 to 7). Example: PxINy/Px\_IN register
     P00: P0IN0/P0\_IN register
    - P17: P1IN7/P1\_IN register

## 8.2 Input/Output Pin Function Selection (Port MUX)

The I/O port pins share peripheral module input/output pins. Each pin can be configured for use as an I/O port or for a peripheral module function via the corresponding port function-select bits. Pins not used for peripheral modules can be used as general-purpose I/O ports.

Pin function 1	Pin function 2	Pin function 3	Pin function 4	
PxyMUX[1:0] = 0x0	0x0 PxyMUX[1:0] = 0x1 PxyMUX[1:0] = 0x2 PxyMUX[1:0] = 0x		PxyMUX[1:0] = 0x3	Port function select bits
P00/EXCL1 (T16A)	REMO (REMC)	SCLK0 (UART)	-	P00MUX[1:0]/P00 03PMUX register
P01/EXCL2 (T16A)	REMI (REMC)	SCLK1 (UART)	_	P01MUX[1:0]/P00_03PMUX register
P02	TOUT6/CAP6 (T16A)	_	_	P02MUX[1:0]/P00_03PMUX register
P03/EXCL0 (T16A)	#ADTRG (ADC10)	_	_	P03MUX[1:0]/P00_03PMUX register
P04	SPICLK0 (SPI)	_	_	P04MUX[1:0]/P04_07PMUX register
P05	SDO0 (SPI)	_	-	P05MUX[1:0]/P04_07PMUX register
P06	SDI0 (SPI)	_	_	P06MUX[1:0]/P04_07PMUX register
P07	#SPISS0 (SPI)	_	_	P07MUX[1:0]/P04_07PMUX register
P10	SPICLK1 (SPI)	-	-	P10MUX[1:0]/P10_13PMUX register
P11	SOUT0 (UART)	SDO1 (SPI)	-	P11MUX[1:0]/P10_13PMUX register
P12	SIN0 (UART)	SDI1 (SPI)	-	P12MUX[1:0]/P10_13PMUX register
P13	TOUT3/CAP3 (T16A)	AIN7 (ADC10)	SDO2 (SPI)	P13MUX[1:0]/P10_13PMUX register
P14	TOUT4/CAP4 (T16A)	AIN6 (ADC10)	SDI2 (SPI)	P14MUX[1:0]/P14_17PMUX register
P15	TOUT5/CAP5 (T16A)	AIN5 (ADC10)	FOUTA (CLG)	P15MUX[1:0]/P14_17PMUX register
P16	TOUT2/CAP2 (T16A)	AIN4 (ADC10)	-	P16MUX[1:0]/P14_17PMUX register
P17	TOUT1/CAP1 (T16A)	AIN3 (ADC10)	-	P17MUX[1:0]/P14_17PMUX register
P20	AIN2 (ADC10)	SPICLK2 (SPI)	-	P20MUX[1:0]/P20_23PMUX register
P21	AIN1 (ADC10)	#SPISS1 (SPI)	-	P21MUX[1:0]/P20_23PMUX register
P22	AIN0 (ADC10)	#SPISS2 (SPI)	-	P22MUX[1:0]/P20_23PMUX register
P23/EXCL3 (T16A)	SENB1 (RFC)	-	-	P23MUX[1:0]/P20_23PMUX register
P24	SENA1 (RFC)	-	-	P24MUX[1:0]/P24_27PMUX register
P25	REF1 (RFC)	-	-	P25MUX[1:0]/P24_27PMUX register
P26	RFIN1 (RFC)	-	-	P26MUX[1:0]/P24_27PMUX register
P27	RFIN0 (RFC)	SOUT1 (UART)	-	P27MUX[1:0]/P24_27PMUX register
P30	REF0 (RFC)	SIN1 (UART)	-	P30MUX[1:0]/P30_33PMUX register
P31	SENA0 (RFC)	SCL0 (I2CM)	-	P31MUX[1:0]/P30_33PMUX register
P32	SENB0 (RFC)	SDA0 (I2CM)	-	P32MUX[1:0]/P30_33PMUX register
P33	SCL1 (I2CS)	SCL0 (I2CM)	-	P33MUX[1:0]/P30_33PMUX register
P34	SDA1 (I2CS)	SDA0 (I2CM)	-	P34MUX[1:0]/P34_37PMUX register
P35	FOUTB (CLG)	#BFR (I2CS)	-	P35MUX[1:0]/P34_37PMUX register
P36	TOUT7/CAP7 (T16A)	EXOSC3 (CLG)	-	P36MUX[1:0]/P34_37PMUX register
P37	TOUT0/CAP0 (T16A)	LFRO (LCD)	RFCLKO (RFC)	P37MUX[1:0]/P34_37PMUX register
DSIO (DBG)	P40	-	-	P40MUX[1:0]/P40_42PMUX register
DST2 (DBG)	P41	-	-	P41MUX[1:0]/P40_42PMUX register
DCLK (DBG)	S1C17705: P42	-	-	P42MUX[1:0]/P40_42PMUX register
	S1C17703: -			

Table 8.2.1 Input/Output Pin Function Selection

At initial reset, each I/O port pin (Pxy) is initialized for the default function ("Pin function 1" in Table 8.2.1).

Pins P00, P01, P03, and P23 can also be used as 16-bit PWM timer external clock input pins by setting them to input mode. However, general-purpose input port function is also effective in this case.

For information on functions other than the I/O ports, see the descriptions of the peripheral modules indicated in parentheses. The sections below describe port functions with the pins set as general-purpose I/O ports.

### 8.3 Data Input/Output

#### Data input/output control

The I/O ports allow selection of the data input/output direction for each bit using PxOENy/Px\_OEN register and PxIENy/Px\_IEN register. PxOENy enables and disables data output, while PxIENy enables and disables data input.

P <i>x</i> OEN <i>y</i>	PxIENy	P <i>x</i> PU <i>y</i>	Port status		
output control	input control	pull-up control			
0	1	0	Functions as an input port (pull-up off).		
			The port pin (external input signal) value can be read out from		
			PxINy (input data). Output is disabled.		
0	1	1	Functions as an input port (pull-up on). (Default)		
			The port pin (external input signal) value can be read out		
			PxINy (input data). Output is disabled.		
1	0	1 or 0	Functions as an output port (pull-up off).		
			Input is disabled. The value read from PxINy (input data) is 0.		
1	1	1 or 0	Functions as an output port (pull-up off).		
			Input is also enabled. The port pin value (output value) can be		
			read out from PxINy (input data).		
0	0	0	The pin is placed into high-impedance status (pull-up off).		
			Output and input are both disabled. The value read from $P_X IN_V$		
			(input data) is 0.		
0	0	1	The pin is placed into high-impedance status (pull-up on).		
			Output and input are both disabled. The value read from $PxINy$		
			(input data) is 0.		

Table 8.3.1 Data Input/Output Status

The input/output direction of ports with a peripheral module function selected is controlled by the peripheral module. PxOENy and PxIENy settings are ignored.

#### Data input

To input the port pin status and read out the value, enable input by setting PxIENy to 1 (default).

To input an external signal, PxOENy should also be set to 0 (default). The I/O port is placed into high-impedance status and it functions as an input port (input mode). The port is pulled up if pull-up is enabled by  $PxPUy/Px_PU$  register.

In input mode, the input pin status can be read out directly from  $PxINy/Px_IN$  register. The value read will be 1 when the input pin is at High (VDD) level and 0 when it is at Low (Vss) level.

The port pin status is always input when PxIENy is 1, even if output is enabled (PxOENy = 1) (output mode). In this case, the value actually output from the port can be read out from PxINy.

When PxIENy is set to 0, input is disabled, and 0 will be read out from PxINy.

#### Data output

To output data from the port pin, enable output by setting PxOENy to 1 (set to output mode). The I/O port then functions as an output port, and the value set in the  $PxOUTy/Px_OUT$  register is output from the port pin. The port pin outputs High (VDD) level when PxOUTy is set to 1 and Low (Vss) level when set to 0. Note that the port will not be pulled up in output mode, even if pull-up is enabled by PxPUy.

Writing to PxOUTy is possible without affecting pin status, even in input mode.

### 8.4 Pull-up Control

The I/O port contains a pull-up resistor that can be enabled or disabled individually for each bit using  $PxPUy/Px_PU$  register. Setting PxPUy to 1 (default) enables the pull-up resistor and pulls up the port pin in input mode. It will not be pulled up if set to 0. The PxPUy setting is ignored and not pulled up in output mode, regardless of how the PxIENy is set.

I/O ports that are not used should be set with pull-up enabled.

This pull-up setting is also enabled for ports for which the peripheral module function has been selected.

A delay will occur in the waveform rising edge depending on time constants such as pull-up resistance and pin load capacitance if the port pin is switched from Low level to High level through the internal pull-up resistor. An appropriate wait time must be set for the I/O port loading. The wait time set should be a value not less than that calculated from the following equation.

Wait time =  $R_{IN} \times (C_{IN} + load capacitance on board) \times 1.6 [s]$ 

RIN: pull-up resistance maximum value, CIN: pin capacitance maximum value

### 8.5 Input Interface Level

The I/O port input interface level can be selected individually for each bit using PxSMy/Px\_SM register. Setting PxSMy to 1 (default) selects CMOS Schmitt level; setting to 0 selects CMOS level. P26 and P27 are always CMOS Schmitt level in the S1C17703.

### 8.6 P0–P3 Port Chattering Filter Function

The P0 to P3 ports include a chattering filter circuit for key entry that can be disabled or enabled with a check time specified individually for the four Px[3:0] and Px[7:4] ports using  $PxCF1[2:0]/Px\_CHAT$  register and  $PxCF2[2:0]/Px\_CHAT$  register, respectively.

Table 8.6.1 Chattering Filter Function Settings						
PxCF1[2:0]/PxCF2[2:0]	Check time *					
0x7	16384/fpclk (8 ms)					
0x6	8192/fpclk (4 ms)					
0x5	4096/fpclk (2 ms)					
0x4	2048/fpclk (1 ms)					
0x3	1024/fpclк (512 µs)					
0x2	512/fpclκ (256 μs)					
0x1	256/fpclκ (128 μs)					
0x0	No check time (off)					
(1	Default: $0x0$ , * when PCLK = 2 MHz)					

Table 8.6.1 Chattering Filter Function Setting
------------------------------------------------

- **Notes:** The chattering filter check time refers to the maximum pulse width that can be filtered. Generating an input interrupt requires a minimum input time of the check time and a maximum input time of twice the check time.
  - The Px port interrupt must be disabled before setting the Px\_CHAT register. Setting the register while the interrupt is enabled may generate inadvertent Px port interrupt. Also the chattering filter circuit requires a maximum of twice the check time for stabilizing the operation status. Before enabling the interrupt, make sure that the stabilization time has elapsed.
  - An unexpected interrupt may occur after SLEEP status is canceled if the slp instruction is executed while the chattering filter function is enabled. The chattering filter must be disabled before placing the CPU into SLEEP status.

### 8.7 Port Input Interrupt

The P0 to P3 ports include input interrupt functions.

Select which of the 32 ports are to be used for interrupts based on requirements. You can also select whether interrupts are generated for either the rising edge or falling edge of the input signals. Figure 8.7.1 shows the port input interrupt circuit configuration.




Figure 8.7.1 Port Input Interrupt Circuit Configuration

#### Interrupt port selection

Select the port generating an interrupt using PxIEy/Px\_IMSK register. Setting PxIEy to 1 enables interrupt generation by the corresponding port. Setting to 0 (default) disables interrupt generation.

#### Interrupt edge selection

Port input interrupts can be generated at either the rising edge or falling edge of the input signal. Select the edge used to generate interrupts using PxEDGEy/Px\_EDGE register.

Setting PxEDGEy to 1 generates port input interrupts at the input signal falling edge. Setting it to 0 (default) generates interrupts at the rising edge.

#### Interrupt flags

The ITC is able to accept four interrupt requests from the P0, P1, P2, and P3 ports, and the P port module contains interrupt flags  $PxIFy/Px\_IFLG$  register corresponding to the individual 32 ports to enable individual control of the 32 Pxy port interrupts. PxIFy is set to 1 at the specified edge (rising or falling edge) of the input signal. If the corresponding PxIEy has been set to 1, an interrupt request signal is also output to the ITC at the same time. An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied. PxIFy is reset by writing 1.

For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** The P port module interrupt flag PxIFy must be reset in the interrupt handler routine after a port interrupt has occurred to prevent recurring interrupts.
  - To prevent generating unnecessary interrupts, reset the relevant PxIFy before enabling interrupts for the required port using PxIEy.

### 8.8 P0 Port Key-Entry Reset

Entering low level simultaneously to the ports (P00–P03) selected with software triggers an initial reset. The ports used for the reset function can be selected with the P0KRST[1:0]/P0\_KRST register.

Table 6.6.1 Comingulation of 1 of officely Entry freeder						
P0KRST[1:0]	Port used for resetting					
0x3	P00, P01, P02, P03					
0x2	P00, P01, P02					
0x1	P00, P01					
0x0	Not used					
	(Default: 0x0)					

Table 8.8.1	Configuration of PO	Port Key-Entry Reset
14010 0.0.1	Configuration of FU	FULL NEY-LILLY NESEL

For example, if P0KRST[1:0] is set to 0x3, an initial reset will take place when the four ports P00–P03 are set to low level at the same time.

**Note**: The P0 port key-entry reset function cannot be used for power-on reset as it must be enabled with software.

## 8.9 Control Register Details

Table 8.0	1	List of		Port	Control	Registers
Table 0.9.		LISCOL	1/U	FUIL	CONTINU	negisters

Address	Iable 8.9.1 List of I/O Port Control Registers							
0x5200	P0_IN	Register name	Function					
0x5200 0x5201		P0 Port Input Data Register P0 Port Output Data Register	P0 port input data					
	P0_OUT	· · ·	P0 port output data					
0x5202 0x5203	P0_OEN P0_PU	P0 Port Output Enable Register	Enables P0 port outputs.					
		P0 Port Pull-up Control Register	Controls the P0 port pull-up resistor.					
0x5204	PO_SM	P0 Port Schmitt Trigger Control Register	Controls the P0 port Schmitt trigger input.					
0x5205	P0_IMSK	P0 Port Interrupt Mask Register	Enables P0 port interrupts.					
0x5206	P0_EDGE	P0 Port Interrupt Edge Select Register	Selects the signal edge for generating P0 port interrupts.					
0x5207	PO_IFLG	P0 Port Interrupt Flag Register	Indicates/resets the P0 port interrupt occurrence status.					
0x5208	P0_CHAT	P0 Port Chattering Filter Control Register	Controls the P0 port chattering filter.					
0x5209	P0_KRST	P0 Port Key-Entry Reset Configuration Register	Configures the P0 port key-entry reset function.					
0x520a	P0_IEN	P0 Port Input Enable Register	Enables P0 port inputs.					
0x5210 0x5211	P1_IN	P1 Port Input Data Register	P1 port input data					
	P1_OUT	P1 Port Output Data Register	P1 port output data					
0x5212	P1_OEN	P1 Port Output Enable Register	Enables P1 port outputs.					
0x5213	P1_PU	P1 Port Pull-up Control Register	Controls the P1 port pull-up resistor.					
0x5214	P1_SM	P1 Port Schmitt Trigger Control Register	Controls the P1 port Schmitt trigger input.					
0x5215	P1_IMSK	P1 Port Interrupt Mask Register	Enables P1 port interrupts.					
0x5216	P1_EDGE	P1 Port Interrupt Edge Select Register	Selects the signal edge for generating P1 port interrupts.					
0x5217	P1_IFLG	P1 Port Interrupt Flag Register	Indicates/resets the P1 port interrupt occurrence status.					
0x5218	P1_CHAT	P1 Port Chattering Filter Control Register	Controls the P1 port chattering filter.					
0x521a	P1_IEN	P1 Port Input Enable Register	Enables P1 port inputs.					
0x5220	P2_IN	P2 Port Input Data Register	P2 port input data					
0x5221	P2_OUT	P2 Port Output Data Register	P2 port output data					
0x5222	P2_OEN	P2 Output Enable Register	Enables P2 port outputs.					
0x5223	P2_PU	P2 Port Pull-up Control Register	Controls the P2 port pull-up resistor.					
0x5224	P2_SM	P2 Port Schmitt Trigger Control Register	Controls the P2 port Schmitt trigger input.					
0x5225	P2_IMSK	P2 Port Interrupt Mask Register	Enables P2 port interrupts.					
0x5226	P2_EDGE	P2 Port Interrupt Edge Select Register	Selects the signal edge for generating P2 port interrupts.					
0x5227	P2_IFLG	P2 Port Interrupt Flag Register	Indicates/resets the P2 port interrupt occurrence status.					
0x5228	P2_CHAT	P2 Port Chattering Filter Control Register	Controls the P2 port chattering filter.					
0x522a	P2_IEN	P2 Port Input Enable Register	Enables P2 port inputs.					
0x5230	P3_IN	P3 Port Input Data Register	P3 port input data					
0x5231	P3_OUT	P3 Port Output Data Register	P3 port output data					
0x5232	P3_OEN	P3 Port Output Enable Register	Enables P3 port outputs.					
0x5233	P3_PU	P3 Port Pull-up Control Register	Controls the P3 port pull-up resistor.					
0x5234	P3_SM	P3 Port Schmitt Trigger Control Register	Controls the P3 port Schmitt trigger input.					
0x5235	P3_IMSK	P3 Port Interrupt Mask Register	Enables P3 port interrupts.					
0x5236	P3_EDGE	P3 Port Interrupt Edge Select Register	Selects the signal edge for generating P3 port interrupts.					
0x5237	P3_IFLG	P3 Port Interrupt Flag Register	Indicates/resets the P3 port interrupt occurrence status.					
0x5238	P3_CHAT	P3 Port Chattering Filter Control Register	Controls the P3 port chattering filter.					
0x523a	P3_IEN	P3 Port Input Enable Register	Enables P3 port inputs.					
0x5240	P4_IN	P4 Port Input Data Register	P4 port input data					
0x5241	P4_OUT	P4 Port Output Data Register	P4 port output data					
0x5242	P4_OEN	P4 Port Output Enable Register	Enables P4 port outputs.					
0x5243	P4_PU	P4 Port Pull-up Control Register	Controls the P4 port pull-up resistor.					
0x5244	P4_SM	P4 Port Schmitt Trigger Control Register	Controls the P4 port Schmitt trigger input.					
0x524a	P4_IEN	P4 Port Input Enable Register	Enables P4 port inputs.					
0x52a0	P00_03PMUX	P0[3:0] Port Function Select Register	Selects the P0[3:0] port functions.					
0x52a1	P04_07PMUX	P0[7:4] Port Function Select Register	Selects the P0[7:4] port functions.					
0x52a2	P10_13PMUX	P1[3:0] Port Function Select Register	Selects the P1[3:0] port functions.					
0x52a3	P14_17PMUX	P1[7:4] Port Function Select Register	Selects the P1[7:4] port functions.					
0x52a4	P20_23PMUX	P2[3:0] Port Function Select Register	Selects the P2[3:0] port functions.					
0x52a5	P24_27PMUX	P2[7:4] Port Function Select Register	Selects the P2[7:4] port functions.					
0x52a6	P30_33PMUX	P3[3:0] Port Function Select Register	Selects the P3[3:0] port functions.					
0x52a7	P34_37PMUX	P3[7:4] Port Function Select Register	Selects the P3[7:4] port functions.					
0x52a8	P40_42PMUX	P4[2:0] Port Function Select Register	Selects the P4[2:0] port functions.					

The I/O port registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### Px Port Input Data Registers (Px\_IN)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
Px Port Input	0x5200	D7–0	P <i>x</i> IN[7:0]	Px[7:0] port input data	1	1 (H)	0	0 (L)	×	R	
Data Register	0x5210										
(P <i>x</i> _IN)	0x5220										
	0x5230										
	0x5240										
	(8 bits)										

**Note**: P4IN[2:0] only are available for the P4 ports of S1C17705. Other bits are reserved and always read as 0. P4IN[1:0] only are available for the P4 ports of S1C17703. Other bits are reserved and always read as 0.

#### D[7:0] PxIN[7:0]: Px[7:0] Port Input Data Bits

The port pin status can be read out. (Default: external input status)

- 1 (R): High level
- 0 (R): Low level

PxINy corresponds directly to the Pxy pin. The pin voltage level can be read out when input is enabled (PxIENy = 1) (even if output is also enabled (PxOENy = 1)). The value read out will be 1 when the pin voltage is High and 0 when Low.

The value read out is 0 when input is disabled (PxIENy = 0). Writing operations to the read-only PxINy is disabled.

### Px Port Output Data Registers (Px\_OUT)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks
Px Port Output	0x5201	D7–0	PxOUT[7:0]	Px[7:0] port output data	1	1 (H)	0 0 (L)	0	R/W	
Data Register	0x5211									
(P <i>x</i> _OUT)	0x5221									
	0x5231									
	0x5241									
	(8 bits)									

**Note**: P4OUT[2:0] only are available for the P4 ports of S1C17705. Other bits are reserved and always read as 0. P4OUT[1:0] only are available for the P4 ports of S1C17703. Other bits are reserved and always read as 0.

#### D[7:0] PxOUT[7:0]: Px[7:0] Port Output Data Bits

Sets the data to be output from the port pin.

1 (R/W): High level

0 (R/W): Low level (default)

PxOUTy corresponds directly to the Pxy pins. The data written will be output unchanged from the port pins when output is enabled (PxOENy = 1). The port pin will be High when the data bit is set to 1 and Low when set to 0.

Port data can also be written when output is disabled (PxOENy = 0) (the pin status is unaffected).

### Px Port Output Enable Registers (Px\_OEN)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks
Px Port	0x5202	D7–0	PxOEN[7:0]	Px[7:0] port output enable	1	Enable (	) Disable	0	R/W	
Output Enable	0x5212									
Register	0x5222									
(P <i>x</i> _OEN)	0x5232									
	0x5242									
	(8 bits)									

**Note**: P4OEN[2:0] only are available for the P4 ports of S1C17705. Other bits are reserved and always read as 0. P4OEN[1:0] only are available for the P4 ports of S1C17703. Other bits are reserved and always read as 0.

#### D[7:0] PxOEN[7:0]: Px[7:0] Port Output Enable Bits

Enables or disables port outputs. 1 (R/W): Enabled 0 (R/W): Disabled (default)

PxOENy is the output enable bit that corresponds directly to Pxy port. Setting to 1 enables output and the data set in PxOUTy is output from the port pin. Output is disabled when PxOENy is set to 0, and the port pin is set into high-impedance status. The peripheral module determines whether output is enabled or disabled when the port is used for a peripheral module function.

Refer to Table 8.3.1 for more information on input/output status for ports, including settings other than for the PxOEN register.

### Px Port Pull-up Control Registers (Px\_PU)

Register name	Address	Bit	Name	Function		Sett	in	g	Init.	R/W	Remarks
Px Port Pull-up	0x5203	D7–0	PxPU[7:0]	Px[7:0] port pull-up enable	1	Enable	0	Disable	1	R/W	
Control Register	0x5213								(0xff)		
(P <i>x</i> _PU)	0x5223										
	0x5233										
	0x5243										
	(8 bits)										

**Note**: P4PU[2:0] only are available for the P4 ports of S1C17705. Other bits are reserved and always read as 0. P4PU[1:0] only are available for the P4 ports of S1C17703. Other bits are reserved and always read as 0.

#### D[7:0] PxPU[7:0]: Px[7:0] Port Pull-up Enable Bits

Enables or disables the pull-up resistor included in each port.

1 (R/W): Enabled (default)

0 (R/W): Disabled

PxPUy is the pull-up control bit that corresponds directly to the Pxy port. Setting to 1 enables the pullup resistor and the port pin will be pulled up when output is disabled (PxOENy = 0). When PxPUy is set to 0, the pin will not be pulled up.

When output is enabled (PxOENy = 1), the PxPUy setting is ignored, and the pin is not pulled up. I/O ports that are not used should be set with pull-up enabled.

This pull-up setting is also enabled for ports for which the peripheral module input function is selected.

### Px Port Schmitt Trigger Control Registers (Px\_SM)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
Px Port Schmitt	0x5204	D7–0	PxSM[7:0]	Px[7:0] port Schmitt trigger input	1	Enable	0	Disable	1	R/W	1 is always set in P26
Trigger Control	0x5214			enable		(Schmitt)		(CMOS)	(0xff)		and P27(S1C17703).
Register	0x5224										
(P <i>x</i> _SM)	0x5234										
	0x5244										
	(8 bits)										

**Note**: P4SM[2:0] only are available for the P4 ports of S1C17705. Other bits are reserved and always read as 0. P4SM[1:0] only are available for the P4 ports of S1C17703. Other bits are reserved and always read as 0.

#### D[7:0] PxSM[7:0]: Px[7:0] Port Schmitt Trigger Input Enable Bits

Enables or disables the Schmitt trigger input buffer for each port.

- 1 (R/W): Enable (Schmitt) (default)
- 0 (R/W): Disable (CMOS level)

PxSMy is the Schmitt input control bit that corresponds directly to the Pxy port. Setting to 1 enables the Schmitt input buffer, and setting to 0 uses the CMOS level input buffer. P26 and P27 ports are always Schmitt input in the S1C17703.

### Px Port Interrupt Mask Registers (Px\_IMSK)

Pegieter name Addrees Bit Name Eurotion

Register name	Address	Bit	Name	Function		Sett	ting	g	Init.	R/W	Remarks
Px Port	0x5205	D7–0	PxIE[7:0]	Px[7:0] port interrupt enable	1	Enable	0	Disable	0	R/W	
Interrupt Mask	0x5215										
Register	0x5225										
(P <i>x</i> _IMSK)	0x5235										
	(8 bits)										

Note: The P4\_IMSK register (for P4 ports) is not provided.

#### D[7:0] PxIE[7:0]: Px[7:0] Port Interrupt Enable Bits

Enables or disables each port interrupt.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting PxIEy to 1 enables the corresponding Pxy port input interrupt, while setting to 0 disables the interrupt. Status changes for the input pins with interrupt disabled do not affect interrupt occurrence.

### Px Port Interrupt Edge Select Registers (Px\_EDGE)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks
Px Port	0x5206	D7–0	PxEDGE[7:0]	Px[7:0] port interrupt edge select	1	Falling edge 0	Rising edge	0	R/W	
Interrupt Edge	0x5216									
Select Register	0x5226									
(Px_EDGE)	0x5236									
	(8 bits)									

Note: The P4\_EDGE register (for P4 ports) is not provided.

#### D[7:0] PxEDGE[7:0]: Px[7:0] Port Interrupt Edge Select Bits

Selects the input signal edge for generating each port interrupt. 1 (R/W): Falling edge 0 (R/W): Rising edge (default)

Port interrupts are generated at the input signal falling edge when PxEDGEy is set to 1 and at the rising edge when set to 0.

### Px Port Interrupt Flag Registers (Px\_IFLG)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks
Px Port	0x5207	D7–0	P <i>x</i> IF[7:0]	Px[7:0] port interrupt flag	1	Cause of	0 Cause of	0	R/W	Reset by writing 1.
Interrupt Flag	0x5217					interrupt	interrupt not			
Register	0x5227					occurred	occurred			
(Px_IFLG)	0x5237									
	(8 bits)									

Note: The P4\_IFLG register (for P4 ports) is not provided.

#### D[7:0] PxIF[7:0]: Px[7:0] Port Interrupt Flag Bits

These are interrupt flags indicating the interrupt cause occurrence status.

- 1 (R): Interrupt cause occurred
- 0 (R): No interrupt cause occurred (default)
- 1 (W): Reset flag
- 0 (W): Ignored

PxIFy is the interrupt flag corresponding to the individual 32 ports of P0 to P3 and is set to 1 at the specified edge (rising or falling edge) of the input signal. When the corresponding  $PxIEy/Px_IMSK$  register has been set to 1, a port interrupt request signal is also output to the ITC at the same time. An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied. PxIFy is reset by writing 1.

- **Notes:** The P port module interrupt flag PxIFy must be reset in the interrupt handler routine after a port interrupt has occurred to prevent recurring interrupts.
  - To prevent generating unnecessary interrupts, reset the relevant PxIFy before enabling interrupts for the required port using PxIEy/Px\_IMSK register.

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P <i>x</i> Port	0x5208	D7	-	reserved	-	_	-	-	0 when being read.
Chattering	0x5218	D6-4	PxCF2[2:0]	Px[7:4] chattering filter time select	PxCF2[2:0]	Filter time	0x0	R/W	-
Filter Control	0x5228				0x7	16384/fpclk			
Register	0x5238				0x6	8192/fpclk			
(Px_CHAT)	(8 bits)				0x5	4096/fpclk			
,	` '				0x4	2048/fpclk			
					0x3	1024/fpclk			
					0x2	512/fpclk			
					0x1	256/fpclk			
					0x0	None			
		D3	-	reserved	-	-	-	-	0 when being read.
		D2–0	PxCF1[2:0]	Px[3:0] chattering filter time select	PxCF1[2:0]	Filter time	0x0	R/W	
					0x7	16384/fpclk			
					0x6	8192/fpclk			
					0x5	4096/fpclk			
					0x4	2048/fpclk			
					0x3	1024/fpclk			
					0x2	512/fpclk			
					0x1	256/fpclk			
					0x0	None			

### Px Port Chattering Filter Control Registers (Px\_CHAT)

Note: The P4\_CHAT register (for P4 ports) is not provided.

#### D7 Reserved

#### D[6:4] PxCF2[2:0]: Px[7:4] Chattering Filter Time Select Bits

Configures the chattering filter circuit for the Px[7:4] ports.

#### D3 Reserved

#### D[2:0] PxCF1[2:0]: Px[3:0] Chattering Filter Time Select Bits

Configures the chattering filter circuit for the Px[3:0] ports.

The P0 to P3 ports include a chattering filter circuit for key entry that can be disabled or enabled with a check time specified individually for the four Px[3:0] and Px[7:4] ports using PxCF1[2:0] and PxCF2[2:0], respectively.

	0	
	Check time *	PxCF1[2:0]/PxCF2[2:0]
)	16384/fpclк (8 ms)	0x7
)	8192/fpclк (4 ms)	0x6
)	4096/fpclк (2 ms)	0x5
)	2048/fpclк (1 ms)	0x4
ıs)	1024/fpclк (512 µs)	0x3
ıs)	512/fpclк (256 µs)	0x2
ıs)	256/fpclк (128 µs)	0x1
f)	No check time (off)	0x0
is) is) is)	1024/fpclk (512 µs) 512/fpclk (256 µs) 256/fpclk (128 µs)	0x3 0x2 0x1

Table 8.9.2	Chattering	Filter Function	Settinas

(Default: 0x0, \* when PCLK = 2 MHz)

- **Notes:** The chattering filter check time refers to the maximum pulse width that can be filtered. Generating an input interrupt requires a minimum input time of the check time and a maximum input time of twice the check time.
  - The Px port interrupt must be disabled before setting the Px\_CHAT register. Setting the register while the interrupt is enabled may generate inadvertent Px interrupt. Also the chattering filter circuit requires a maximum of twice the check time for stabilizing the operation status. Before enabling the interrupt, make sure that the stabilization time has elapsed.
  - An unexpected interrupt may occur after SLEEP status is canceled if the slp instruction is executed while the chattering filter function is enabled. The chattering filter must be disabled before placing the CPU into SLEEP status.

### P0 Port Key-Entry Reset Configuration Register (P0\_KRST)

Register name	Address	Bit	Name	Function	Setting			R/W	Remarks
P0 Port Key-	0x5209	D7–2	-	reserved	-		-	-	0 when being read.
Entry Reset	(8 bits)	D1–0	P0KRST[1:0]	P0 port key-entry reset	P0KRST[1:0] Configuration		0x0	R/W	
Configuration				configuration	0x3	P0[3:0]			
Register					0x2	P0[2:0]			
(P0_KRST)					0x1	P0[1:0]			
					0x0	Disable			

#### D[7:2] Reserved

#### D[1:0] P0KRST[1:0]: P0 Port Key-Entry Reset Configuration Bits

Selects the port combination used for P0 port key-entry reset.

Ports used for resetting
P00, P01, P02, P03
P00, P01, P02
P00, P01
Not used

Table 8.9.3	P0 Port Ke	v-Entrv	Reset	Settings
10010 0.0.0	I U I UILIKO	y <u>Linuy</u>	110301	Octango

(Default: 0x0)

The key-entry reset function performs an initial reset by inputting Low level simultaneously to the ports selected here. For example, if P0KRST[1:0] is set to 0x3, an initial reset is performed when the four ports P00 to P03 are simultaneously set to Low level.

Set P0KRST[1:0] to 0x0 when this reset function is not used.

Note: The P0 port key-entry reset function is disabled at initial reset and cannot be used for poweron reset.

### Px Port Input Enable Registers (Px\_IEN)

Register name	Address	Bit	Name	Function		Sett	ting	g	Init.	R/W	Remarks
Px Port Input	0x520a	D7–0	PxIEN[7:0]	Px[7:0] port input enable	1	Enable	0	Disable	1	R/W	
Enable Register	0x521a								(0xff)		
(P <i>x</i> _IEN)	0x522a										
	0x523a										
	0x524a										
	(8 bits)										

**Note:** P4IEN[2:0] only are available for the P4 ports of S1C17705. Other bits are reserved and always read as 0. P4IEN[1:0] only are available for the P4 ports of S1C17703. Other bits are reserved and always read as 0.

#### D[7:0] PxIEN[7:0]: Px[7:0] Port Input Enable Bits

Enables or disables port inputs.

1 (R/W): Enable (default)

0 (R/W): disable

PxIENy is the input enable bit that corresponds directly to the Pxy port. Setting to 1 enables input and the corresponding port pin input or output signal level can be read out from the Px\_IN register. Setting to 0 disables input.

Refer to Table 8.3.1 for more information on port input/output status, including settings other than for the  $Px_{IEN}$  register.

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks	
P0[3:0] Port	0x52a0	D7–6	P03MUX[1:0]	P03 port function select	P03MUX[1:0]	Function	0x0	R/W		
Function Select	(8 bits)				0x3	reserved				
Register					0x2	reserved				
(P00_03PMUX)					0x1	#ADTRG				
					0x0	P03/EXCL0				
		D5–4	P02MUX[1:0]	P02 port function select	P02MUX[1:0]	Function	0x0	R/W		
					0x3	reserved				
					0x2	reserved				
					0x1	TOUT6/CAP6				
					0x0	P02				
		D3–2	P01MUX[1:0]	P01 port function select	P01MUX[1:0]	Function	0x0	R/W		
					0x3	reserved				
					0x2	SCLK1				
					0x1	REMI				
					0x0	P01/EXCL2				
		D1–0	P00MUX[1:0]	P00 port function select	P00MUX[1:0]	Function	0x0	R/W		
					0x3	reserved				
					0x2	SCLK0				
					0x1	REMO				
					0x0	P00/EXCL1				

### P0[3:0] Port Function Select Register (P00\_03PMUX)

The P00 to P03 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] P03MUX[1:0]: P03 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): #ADTRG (ADC10) 0x0 (R/W): P03 port and EXCL0 (T16A Ch.0) (default)

To use the P03 pin for EXCL0 input, P0OEN3/P0\_OEN register must be set to 0 and P0IEN3/P0\_IEN register must be set to 1.

#### D[5:4] P02MUX[1:0]: P02 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): TOUT6 (T16A Ch.3 comparator mode) or CAP6 (T16A Ch.3 capture mode) 0x0 (R/W): P02 port (default)

#### D[3:2] P01MUX[1:0]: P01 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): SCLK1 (UART Ch.1) 0x1 (R/W): REMI (REMC) 0x0 (R/W): P01 port and EXCL2 (T16A Ch.2) (default)

To use the P01 pin for EXCL2 input, P0OEN1/P0\_OEN register must be set to 0 and P0IEN1/P0\_IEN register must be set to 1.

#### D[1:0] P00MUX[1:0]: P00 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): SCLK0 (UART Ch.0) 0x1 (R/W): REMO (REMC) 0x0 (R/W): P00 port and EXCL1 (T16A Ch.1) (default)

To use the P00 pin for EXCL1 input, P0OEN0/P0\_OEN register must be set to 0 and P0IEN0/P0\_IEN register must be set to 1.

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P0[7:4] Port	0x52a1	D7–6	P07MUX[1:0]	P07 port function select	P07MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	reserved			
(P04_07PMUX)					0x1	#SPISS0			
					0x0	P07			
		D5–4	P06MUX[1:0]	P06 port function select	P06MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	SDI0			
					0x0	P06			
		D3–2	P05MUX[1:0]	P05 port function select	P05MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	SDO0			
					0x0	P05			
		D1–0	P04MUX[1:0]	P04 port function select	P04MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	SPICLK0			
					0x0	P04			

### P0[7:4] Port Function Select Register (P04\_07PMUX)

The P04 to P07 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] P07MUX[1:0]: P07 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): #SPISS0 (SPI Ch.0) 0x0 (R/W): P07 port (default)

- D[5:4] P06MUX[1:0]: P06 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): SDI0 (SPI Ch.0) 0x0 (R/W): P06 port (default)
- D[3:2] P05MUX[1:0]: P05 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): SDO0 (SPI Ch.0) 0x0 (R/W): P05 port (default)

#### D[1:0] P04MUX[1:0]: P04 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): SPICLK0 (SPI Ch.0)

0x0 (R/W): P04 port (default)

### P1[3:0] Port Function Select Register (P10\_13PMUX)

				````````````````````````````````					
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P1[3:0] Port	0x52a2	D7–6	P13MUX[1:0]	P13 port function select	P13MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	SDO2			1
Register					0x2	AIN7			1
(P10_13PMUX)					0x1	TOUT3/CAP3			1
					0x0	P13			1
		D5–4	P12MUX[1:0]	P12 port function select	P12MUX[1:0]	Function	0x0	R/W	1
					0x3	reserved			1
					0x2	SDI1			1
					0x1	SIN0			1
					0x0	P12			1
		D3–2	P11MUX[1:0]	P11 port function select	P11MUX[1:0]	Function	0x0	R/W	1
					0x3	reserved			1
					0x2	SDO1			1
					0x1	SOUT0			1
					0x0	P11			1
		D1–0	P10MUX[1:0]	P10 port function select	P10MUX[1:0]	Function	0x0	R/W	1
					0x3	reserved			1
					0x2	reserved			1
					0x1	SPICLK1			1
					0x0	P10			

The P10 to P13 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] P13MUX[1:0]: P13 Port Function Select Bits

0x3 (R/W): SDO2 (SPI Ch.2) 0x2 (R/W): AIN7 (ADC10) 0x1 (R/W): TOUT3 (T16A Ch.1 comparator mode) or CAP3 (T16A Ch.1 capture mode) 0x0 (R/W): P13 port (default)

#### D[5:4] P12MUX[1:0]: P12 Port Function Select Bits 0x3 (R/W): Reserved

0x2 (R/W): SDI1 (SPI Ch.1) 0x1 (R/W): SIN0 (UART Ch.0) 0x0 (R/W): P12 port (default)

#### D[3:2] P11MUX[1:0]: P11 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): SDO1 (SPI Ch.1) 0x1 (R/W): SOUT0 (UART Ch.0)

0x0 (R/W): P11 port (default)

#### D[1:0] P10MUX[1:0]: P10 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): SPICLK1 (SPI Ch.1)

0x0 (R/W): P10 port (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P1[7:4] Port	0x52a3	D7–6	P17MUX[1:0]	P17 port function select	P17MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	AIN3			
(P14_17PMUX)					0x1	TOUT1/CAP1			
					0x0	P17			
		D5–4	P16MUX[1:0]	P16 port function select	P16MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	AIN4			
					0x1	TOUT2/CAP2			
					0x0	P16			
		D3–2	P15MUX[1:0]	P15 port function select	P15MUX[1:0]	Function	0x0	R/W	
					0x3	FOUTA			
					0x2	AIN5			
					0x1	TOUT5/CAP5			
					0x0	P15			
		D1–0	P14MUX[1:0]	P14 port function select	P14MUX[1:0]	Function	0x0	R/W	
					0x3	SDI2			
					0x2	AIN6			
					0x1	TOUT4/CAP4			
					0x0	P14			

### P1[7:4] Port Function Select Register (P14\_17PMUX)

The P14 to P17 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] P17MUX[1:0]: P17 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): AIN3 (ADC10) 0x1 (R/W): TOUT1 (T16A Ch.0 comparator mode) or CAP1 (T16A Ch.0 capture mode) 0x0 (R/W): P17 port (default)

#### D[5:4] P16MUX[1:0]: P16 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): AIN4 (ADC10) 0x1 (R/W): TOUT2 (T16A Ch.1 comparator mode) or CAP2 (T16A Ch.1 capture mode) 0x0 (R/W): P16 port (default)

#### D[3:2] P15MUX[1:0]: P15 Port Function Select Bits

0x3 (R/W): FOUTA (CLG) 0x2 (R/W): AIN5 (ADC10) 0x1 (R/W): TOUT5 (T16A Ch.2 comparator mode) or CAP5 (T16A Ch.2 capture mode) 0x0 (R/W): P15 port (default)

#### D[1:0] P14MUX[1:0]: P14 Port Function Select Bits

0x3 (R/W): SDI2 (SPI Ch.2) 0x2 (R/W): AIN6 (ADC10) 0x1 (R/W): TOUT4 (T16A Ch.2 comparator mode) or CAP4 (T16A Ch.2 capture mode) 0x0 (R/W): P14 port (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks	
P2[3:0] Port	0x52a4	D7–6	P23MUX[1:0]	P23 port function select	P23MUX[1:0]	Function	0x0	R/W		
Function Select	(8 bits)				0x3	reserved	1			
Register					0x2	reserved				
(P20_23PMUX)					0x1	SENB1				
					0x0	P23/EXCL3				
		D5–4	P22MUX[1:0]	P22 port function select	P22MUX[1:0]	Function	0x0	R/W		
					0x3	reserved				
					0x2	#SPISS2				
					0x1	AIN0				
					0x0	P22				
		D3–2	P21MUX[1:0]	P21 port function select	P21MUX[1:0]	Function	0x0	R/W		
					0x3	reserved				
					0x2	#SPISS1				
					0x1	AIN1				
					0x0	P21				
		D1–0	P20MUX[1:0]	P20 port function select	P20MUX[1:0]	Function	0x0	R/W		
					0x3	reserved				
					0x2	SPICLK2				
					0x1	AIN2				
					0x0	P20				

### P2[3:0] Port Function Select Register (P20\_23PMUX)

The P20 to P23 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] P23MUX[1:0]: P23 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): SENB1 (RFC Ch.1) 0x0 (R/W): P23 port and EXCL3 (T16A Ch.3) (default)

To use the P23 pin for EXCL3 input, P2OEN3/P2\_OEN register must be set to 0 and P2IEN3/P2\_IEN register must be set to 1.

D[5:4] P22MUX[1:0]: P22 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): #SPISS2 (SPI Ch.2) 0x1 (R/W): AIN0 (ADC10) 0x0 (R/W): P22 port (default)

#### D[3:2] P21MUX[1:0]: P21 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): #SPISS1 (SPI Ch.1) 0x1 (R/W): AIN1 (ADC10) 0x0 (R/W): P21 port (default)

#### D[1:0] P20MUX[1:0]: P20 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): SPICLK2 (SPI Ch.2) 0x1 (R/W): AIN2 (ADC10) 0x0 (R/W): P20 port (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P2[7:4] Port	0x52a5	D7–6	P27MUX[1:0]	P27 port function select	P27MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	SOUT1			
(P24_27PMUX)					0x1	RFIN0			
					0x0	P27			
		D5–4	P26MUX[1:0]	P26 port function select	P26MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	RFIN1			
					0x0	P26			
		D3–2	P25MUX[1:0]	P25 port function select	P25MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	REF1			
					0x0	P25			
		D1–0	P24MUX[1:0]	P24 port function select	P24MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	SENA1			
					0x0	P24			

### P2[7:4] Port Function Select Register (P24\_27PMUX)

The P24 to P27 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] P27MUX[1:0]: P27 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): SOUT1 (UART Ch.1) 0x1 (R/W): RFIN0 (RFC Ch.0) 0x0 (R/W): P27 port (default)

#### D[5:4] P26MUX[1:0]: P26 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): RFIN1 (RFC Ch.1) 0x0 (R/W): P26 port (default)

#### D[3:2] P25MUX[1:0]: P25 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): REF1 (RFC Ch.1) 0x0 (R/W): P25 port (default)

#### D[1:0] P24MUX[1:0]: P24 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): SENA1 (RFC Ch.1)

0x0 (R/W): P24 port (default)

P3[3:0] F		unc	tion Se	elect Register (P3	0_33PM	UX)			
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P3[3:0] Port	0x52a6	D7–6	P33MUX[1:0]	P33 port function select	P33MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	SCL0			
(P30_33PMUX)					0x1	SCL1			
					0x0	P33			
		D5–4	P32MUX[1:0]	P32 port function select	P32MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	SDA0			
					0x1	SENB0			
					0x0	P32			
		D3–2	P31MUX[1:0]	P31 port function select	P31MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	SCL0			
					0x1	SENA0			
					0x0	P31			
		D1–0	P30MUX[1:0]	P30 port function select	P30MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	SIN1			
					0x1	REF0			

The P30 to P33 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

0x0

P30

#### D[7:6] P33MUX[1:0]: P33 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): SCL0 (I2CM) 0x1 (R/W): SCL1 (I2CS) 0x0 (R/W): P33 port (default)

#### D[5:4] P32MUX[1:0]: P32 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): SDA0 (I2CM) 0x1 (R/W): SENB0 (RFC Ch.0) 0x0 (R/W): P32 port (default)

#### D[3:2] P31MUX[1:0]: P31 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): SCL0 (I2CM) 0x1 (R/W): SENA0 (RFC Ch.0) 0x0 (R/W): P31 port (default)

#### D[1:0] P30MUX[1:0]: P30 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): SIN1 (UART Ch.1) 0x1 (R/W): REF0 (RFC Ch.0) 0x0 (R/W): P30 port (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P3[7:4] Port	0x52a7	D7–6	P37MUX[1:0]	P37 port function select	P37MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	RFCLKO			
Register					0x2	LFRO			
(P34_37PMUX)					0x1	TOUT0/CAP0			
					0x0	P37			
		D5–4	P36MUX[1:0]	P36 port function select	P36MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	EXOSC3			
					0x1	TOUT7/CAP7			
					0x0	P36			
		D3–2	P35MUX[1:0]	P35 port function select	P35MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	#BFR			
					0x1	FOUTB			
					0x0	P35			
		D1–0	P34MUX[1:0]	P34 port function select	P34MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	SDA0			
					0x1	SDA1			
					0x0	P34			

### P3[7:4] Port Function Select Register (P34\_37PMUX)

The P34 to P37 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] P37MUX[1:0]: P37 Port Function Select Bits

0x3 (R/W): RFCLKO 0x2 (R/W): LFRO 0x1 (R/W): TOUT0 (T16A Ch.0 comparator mode) or CAP0 (T16A Ch.0 capture mode) 0x0 (R/W): P37 port (default)

#### D[5:4] P36MUX[1:0]: P36 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): EXOSC3 (CLG) 0x1 (R/W): TOUT7 (T16A Ch.3 comparator mode) or CAP7 (T16A Ch.3 capture mode) 0x0 (R/W): P36 port (default)

### D[3:2] P35MUX[1:0]: P35 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): #BFR (I2CS) 0x1 (R/W): FOUTB (CLG) 0x0 (R/W): P35 port (default)

#### D[1:0] P34MUX[1:0]: P34 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): SDA0 (I2CM) 0x1 (R/W): SDA1 (I2CS) 0x0 (R/W): P34 port (default)

				<b>.</b>				-	<u> </u>
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P4[2:0] Port	0x52a8	D7–6	-	reserved		_	-	-	0 when being read.
Function Select	(8 bits)	D5–4	P42MUX[1:0]	P42 port function select	P42MUX[1:0]	Function	0x0	R/W	
Register					0x3	reserved			
(P40_42PMUX)					0x2	reserved			
					0x1	P42(S1C17705)			
						reserved(S1C17703)			
					0x0	DCLK			
		D3–2	P41MUX[1:0]	P41 port function select	P41MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	P41			
					0x0	DST2			
		D1–0	P40MUX[1:0]	P40 port function select	P40MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	P40			
					0x0	DSIO			

### P4[2:0] Port Function Select Register (P40\_42PMUX)

The P40 to P42 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] Reserved

#### D[5:4] P42MUX[1:0]: P42 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): P42 port (S1C17705), Reserved (S1C17703) 0x0 (R/W): DCLK (DBG) (default)

#### D[3:2] P41MUX[1:0]: P41 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0.1 (D(W) D41

0x1 (R/W): P41 port 0x0 (R/W): DST2 (DBG) (default)

#### D[1:0] P40MUX[1:0]: P40 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): P40 port 0x0 (R/W): DSIO (DBG) (default)

## **9 16-bit Timers (T16)**

### 9.1 T16 Module Overview

The S1C17705/703 includes five-channel 16-bit timer module (T16). The features of the T16 module are listed below.

- 16-bit presettable down counter with a 16-bit reload data register for setting the preset value
- Generates the SPI, I<sup>2</sup>C master operating clocks and A/D conversion trigger signal from the counter underflow signals.
- Generates underflow interrupt signals to the interrupt controller (ITC).
- Any desired time intervals and serial transfer rates can be programmed by selecting an appropriate count clock and preset value.

Figure 9.1.1 shows the T16 configuration.




Figure 9.1.1 T16 Configuration (1 Channel)

Each channel of the T16 module consists of a 16-bit presettable down counter and a 16-bit reload data register holding the preset value. The timer counts down from the initial value set in the reload data register and outputs an underflow signal when the counter underflows. The underflow signal is used to generate an interrupt and an internal serial interface clock or an A/D converter trigger signal. The underflow cycle can be programmed by selecting the count clock and reload data, enabling the application program to obtain time intervals and serial transfer rates as required.

**Note**: All five T16 channels have the same functions except for the control register addresses. The description in this chapter applies to all channels. The '*x*' in the register name refers to the channel number (0 to 4).

Example: T16\_CTLx register

Ch.0: T16\_CTL0 register Ch.1: T16\_CTL1 register Ch.2: T16\_CTL2 register Ch.3: T16\_CTL3 register Ch.4: T16\_CTL4 register

### 9.2 Count Clock

The count clock is generated by dividing the PCLK clock into 1/1 to 1/16K. The division ratio can be selected from the 15 types shown below using DF[3:0]/T16\_CLKx register.

DF[3:0]	Division ratio	DF[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
Охс	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

Table 9.2.1 PCLK Division Ratio Selection

(Default: 0x0)

- **Notes:** The clock generator (CLG) must be configured to supply PCLK to the peripheral modules before running the timer.
  - Make sure the counter is halted before setting the count clock.

For detailed information on the CLG control, see the "Clock Generator (CLG)" chapter.

### 9.3 Count Mode

The T16 module features two count modes: repeat mode and one-shot mode. These modes are selected using TRMD/T16\_CTLx register.

#### Repeat mode (TRMD = 0, default)

Setting TRMD to 0 sets T16 to repeat mode.

In this mode, once the count starts, the timer continues running until stopped by the application program. When the counter underflows, the timer presets the reload data register value into the counter and continues the count. Thus, the timer periodically outputs an underflow pulse. T16 should be set to this mode to generate periodic interrupts or A/D conversion triggers at desired intervals or to generate a serial transfer clock.

#### One-shot mode (TRMD = 1)


Setting TRMD to 1 sets T16 to one-shot mode.

In this mode, the timer stops automatically as soon as the counter underflows. This means only one interrupt can be generated after the timer starts. Note that the timer presets the reload data register value to the counter, then stops after an underflow has occurred. T16 should be set to this mode to set a specific wait time.

### 9.4 Reload Data Register and Underflow Cycle

The reload data register T16\_TR*x* is used to set the initial value for the down counter.

The initial counter value set in the reload data register is preset to the down counter if the timer is reset or the counter underflows. If the timer is started after resetting, it counts down from the reload value (initial value). This means that the reload value and the input clock frequency determine the time elapsed from the point at which the timer starts until the underflow occurs (or between underflows). The time determined is used to obtain the specified wait time, the intervals between periodic interrupts or A/D conversion triggers, and the programmable serial interface transfer clock.



The underflow cycle can be calculated as follows:

Underflow interval =  $\frac{TR + 1}{ct_c clk}$  [s] Underflow cycle =  $\frac{ct_c clk}{TR + 1}$  [Hz] ct\_clk: Count clock frequency [Hz] TR: Reload data (0–65535)

### 9.5 Timer Reset

The timer is reset by writing 1 to PRESER/T16\_CTLx register. The reload data is preset and the counter is initialized.

### 9.6 Timer RUN/STOP Control

Make the following settings before starting the timer.

- (1) Select the count clock. See Section 9.2.
- (2) Set the count mode (one-shot or repeat). See Section 9.3.
- (3) Calculate the initial counter value and set it to the reload data register. See Section 9.4.
- (4) Reset the timer to preset the counter to the initial value. See Section 9.5.
- (5) When using timer interrupts, set the interrupt level and enable interrupts for the relevant timer channel. See Section 9.8.


To start the timer, write 1 to PRUN/T16\_CTLx register.

The timer starts counting down from the initial value or from the current counter value if no initial value was preset. When the counter underflows, the timer outputs an underflow pulse and presets the counter to the initial value. An interrupt request is sent simultaneously to the interrupt controller (ITC).

In one-shot mode, the timer stops counting.

In repeat mode, the timer continues counting from the reloaded initial value.

Write 0 to PRUN to stop the timer via the application program. The counter stops counting and retains the current counter value until either the timer is reset or restarted. To restart the count from the initial value, the timer should be reset before writing 1 to PRUN.



### 9.7 T16 Output Signals

The T16 module outputs underflow pulses when the counter underflows.

These pulses are used for timer interrupt requests.

These pulses are also used to generate the serial transfer clock for the internal serial interface or the A/D conversion trigger signal.

The clock generated is sent to the internal peripheral module, as shown below.

T16 Ch.1 output clock  $\rightarrow$  A/D converter

T16 Ch.2 output clock  $\rightarrow$  SPI

T16 Ch.3 output clock  $\rightarrow$  I<sup>2</sup>C master

Use the following equations to calculate the reload data register value for obtaining the desired transfer rate or A/D conversion interval:

SPI $TR = \frac{ct\_clk}{bps \times 2} - 1$  $I^2C$  master $TR = \frac{ct\_clk}{bps \times 4} - 1$ A/D converter $TR = \frac{ct\_clk \times adi}{2} - 1$ ct\\_clk:Count clock frequency (Hz)TR:Reload data (0–65535)bps:Transfer rate (bits/s)adi:A/D conversion interval (s)

### 9.8 T16 Interrupts

Each channel of the T16 module outputs an interrupt request to the interrupt controller (ITC) when the counter underflows.

#### **Underflow interrupt**

When the counter underflows, the interrupt flag T16IF/T16\_INT*x* register, which is provided for each channel in the T16 module, is set to 1. At the same time, an interrupt request is sent to the ITC if T16IE/T16\_INT*x* register has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

If T16IE is set to 0 (interrupt disabled, default), no interrupt request will be sent to the ITC. For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** The T16 module interrupt flag T16IF must be reset in the interrupt handler routine after a T16 interrupt has occurred to prevent recurring interrupts.
  - Reset T16IF before enabling T16 interrupts with T16IE to prevent occurrence of unwanted interrupt. T16IF is reset by writing 1.

		Table 9.9.1 List of T16	Registers
Address		Register name	Function
0x4200	T16_CLK0	T16 Ch.0 Count Clock Select Register	Selects a count clock.
0x4202	T16_TR0	T16 Ch.0 Reload Data Register	Sets reload data.
0x4204	T16_TC0	T16 Ch.0 Counter Data Register	Counter data
0x4206	T16_CTL0	T16 Ch.0 Control Register	Sets the timer mode and starts/stops the timer.
0x4208	T16_INT0	T16 Ch.0 Interrupt Control Register	Controls the interrupt.
0x4220	T16_CLK1	T16 Ch.1 Count Clock Select Register	Selects a count clock.
0x4222	T16_TR1	T16 Ch.1 Reload Data Register	Sets reload data.
0x4224	T16_TC1	T16 Ch.1 Counter Data Register	Counter data
0x4226	T16_CTL1	T16 Ch.1 Control Register	Sets the timer mode and starts/stops the timer.
0x4228	T16_INT1	T16 Ch.1 Interrupt Control Register	Controls the interrupt.
0x4240	T16_CLK2	T16 Ch.2 Count Clock Select Register	Selects a count clock.
0x4242	T16_TR2	T16 Ch.2 Reload Data Register	Sets reload data.
0x4244	T16_TC2	T16 Ch.2 Counter Data Register	Counter data
0x4246	T16_CTL2	T16 Ch.2 Control Register	Sets the timer mode and starts/stops the timer.
0x4248	T16_INT2	T16 Ch.2 Interrupt Control Register	Controls the interrupt.
0x4260	T16_CLK3	T16 Ch.3 Count Clock Select Register	Selects a count clock.
0x4262	T16_TR3	T16 Ch.3 Reload Data Register	Sets reload data.
0x4264	T16_TC3	T16 Ch.3 Counter Data Register	Counter data
0x4266	T16_CTL3	T16 Ch.3 Control Register	Sets the timer mode and starts/stops the timer.
0x4268	T16_INT3	T16 Ch.3 Interrupt Control Register	Controls the interrupt.
0x4280	T16_CLK4	T16 Ch.4 Count Clock Select Register	Selects a count clock.
0x4282	T16_TR4	T16 Ch.4 Reload Data Register	Sets reload data.
0x4284	T16_TC4	T16 Ch.4 Counter Data Register	Counter data
0x4286	T16_CTL4	T16 Ch.4 Control Register	Sets the timer mode and starts/stops the timer.
0x4288	T16_INT4	T16 Ch.4 Interrupt Control Register	Controls the interrupt.

### 9.9 Control Register Details

The T16 registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### T16 Ch.x Count Clock Select Registers (T16\_CLKx)

Register name	Address	Bit	Name	Function	Se	etting	Init.	R/W	Remarks
T16 Ch.x Count	0x4200	D15–4	-	reserved		-	-	-	0 when being read.
Clock Select	0x4220	D3–0	DF[3:0]	Count clock division ratio select	DF[3:0]	Division ratio	0x0	R/W	Source clock = PCLK
Register	0x4240				0xf	reserved	1		
(T16_CLKx)	0x4260				0xe	1/16384			
	0x4280				0xd	1/8192			
	(16 bits)				0xc	1/4096			
	· ,				0xb	1/2048			
					0xa	1/1024			
					0x9	1/512			
					0x8	1/256			
					0x7	1/128			
					0x6	1/64			
					0x5	1/32			
					0x4	1/16			
					0x3	1/8			
					0x2	1/4			
					0x1	1/2			
					0x0	1/1			

#### D[15:4] Reserved

#### D[3:0] DF[3:0]: Count Clock Division Ratio Select Bits

Selects a PCLK division ratio to generate the count clock.

DF[3:0]	Division ratio	DF[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
0xc	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

#### Table 9.9.2 PCLK Division Ratio Selection

(Default: 0x0)

Note: Make sure the counter is halted before setting the count clock.

### T16 Ch.x Reload Data Registers (T16\_TRx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16 Ch.x	0x4202	D15–0	TR[15:0]	Reload data	0x0 to 0xffff	0x0	R/W	
Reload Data	0x4222			TR15 = MSB				
Register	0x4242			TR0 = LSB				
(T16_TR <i>x</i> )	0x4262							
	0x4282							
	(16 bits)							

#### D[15:0] TR[15:0]: Reload Data Bits

Sets the counter initial value. (Default: 0x0)

The reload data set in this register is preset to the counter when the timer is reset or the counter underflows. If the timer is started after resetting, it counts down from the reload value (initial value). This means that the reload value and the input clock frequency determine the time elapsed from the point at which the timer starts until the underflow occurs (or between underflows). The time determined is used to obtain the desired wait time, the intervals between periodic interrupts or A/D conversion trigger, and the programmable serial interface transfer clock.

### T16 Ch.*x* Counter Data Registers (T16\_TC*x*)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16 Ch.x	0x4204	D15–0	TC[15:0]	Counter data	0x0 to 0xffff	0xffff	R	
Counter Data	0x4224			TC15 = MSB				
Register	0x4244			TC0 = LSB				
(T16_TC <i>x</i> )	0x4264							
	0x4284							
	(16 bits)							

#### D[15:0] TC[15:0]: Counter Data Bits

The counter data can be read out. (Default: 0xffff) This register is read-only and cannot be written to.

### T16 Ch.x Control Registers (T16\_CTLx)

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
T16 Ch.x	0x4206	D15–5	-	reserved		-	-		-	-	Do not write 1.
Control Register	0x4226										
(T16_CTL <i>x</i> )	0x4246	D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
	0x4266	D3–2	-	reserved		-	-		-	-	0 when being read.
	0x4286	D1	PRESER	Timer reset	1	Reset	0	Ignored	0	W	
	(16 bits)	D0	PRUN	Timer run/stop control	1	Run	0	Stop	0	R/W	

#### D[15:5] Reserved (Do not write 1.)

#### D4 TRMD: Count Mode Select Bit

Selects the count mode.

1 (R/W): One-shot mode

0 (R/W): Repeat mode (default)

Setting TRMD to 0 sets the timer to repeat mode. In this mode, once the count starts, the timer continues to run until stopped by the application program. When the counter underflows, the timer presets the counter to the reload data register value and continues the count. Thus, the timer periodically outputs an underflow pulse. Set the timer to this mode to generate periodic interrupts or A/D conversion triggers at desired intervals or to generate a serial transfer clock.

Setting TRMD to 1 sets the timer to one-shot mode. In this mode, the 16-bit timer stops automatically as soon as the counter underflows. This means only one interrupt can be generated after the timer starts. Note that the timer presets the counter to the reload data register value, then stops when an underflow occurs. Set the timer to this mode to set a specific wait time.

#### D[3:2] Reserved

D0

#### D1 PRESER: Timer Reset Bit

Resets the timer.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Always 0 when read (default)

Writing 1 to this bit presets the counter to the reload data value.

#### PRUN: Timer Run/Stop Control Bit

Controls the timer RUN/STOP. 1 (R/W): Run 0 (R/W): Stop (default)

The timer starts counting when PRUN is written as 1 and stops when written as 0. When the timer is stopped, the counter data is retained until reset or until the next RUN state.

#### T16 Ch.x Interrupt Control Registers (T16\_INTx)

Register name	Address	Bit	Name	Function		Sett	ing	Init.	R/W	Remarks
T16 Ch.x Inter-	0x4208	D15–9	-	reserved		-	-	-	-	0 when being read.
rupt Control	0x4228	D8	T16IE	T16 interrupt enable	1	Enable	0 Disable	0	R/W	
Register	0x4248	D7–1	-	reserved		-	-	-	-	0 when being read.
(T16_INT <i>x</i> )	0x4268	D0	T16IF	T16 interrupt flag	1	Cause of	0 Cause of	0	R/W	Reset by writing 1.
	0x4288					interrupt	interrupt not			
	(16 bits)					occurred	occurred			

#### D[15:9] Reserved

#### D8 T16IE: T16 Interrupt Enable Bit

Enables or disables interrupts caused by counter underflows for each channel.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting T16IE to 1 enables T16 interrupt requests to the ITC; setting to 0 disables interrupts.

#### D[7:1] Reserved

#### D0 T16IF: T16 Interrupt Flag Bit

Indicates whether the cause of counter underflow interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

T16IF is the T16 module interrupt flag that is set to 1 when the counter underflows. T16IF is reset by writing 1.

# 10 16-bit PWM Timers (T16A/T16A2)

### 10.1 T16A/T16A2 Module Overview

The S1C17705/703 includes a 16-bit PWM timer (T16A/T16A2) module that consists of four channels of counter blocks and comparator/capture blocks. The S1C17703 contains four channels of T16A2 with the half clock mode added to the T16A. This timer can be used as an interval timer, PWM waveform generator, external event counter and a count capture unit to measure external event periods.

The features of T16A/T16A2 are listed below.

- Four channels of 16-bit up counter blocks
- Four channels of comparator/capture blocks to which a counter block to be connected is selectable.
- Allows selection of a count clock asynchronously with the CPU clock.
- Supports event counter function using an external clock.
- The comparator compares the counter value with two specified comparison values to generate interrupts and a PWM waveform.
- The capture unit captures counter values using two external trigger signals and generates interrupts.
- The PWM waves can be output using both edges of the count clock (for T16A2 only).

Figure 10.1.1 shows the T16A/T16A2 configuration.




Figure 10.1.1 T16A/T16A2 Configuration

#### 10 16-BIT PWM TIMERS (T16A/T16A2)

#### **Clock controller**

T16A/T16A2 includes four channels of clock controllers that generate the count clock for the counters. The clock source and division ratio can be selected with software.

#### **Counter block**

The counter block includes a 16-bit up-counter that operates with an IOSC, OSC3, or OSC1 division clock, or the external count clock input from outside the IC. The T16A/T16A2 module allows software to run and stop the counter of each channel, and to reset the counter value (cleared to 0) as well as selection of the count clock. The counter can also be reset by the compare B signal output from the comparator/capture block.

#### **Comparator/capture block**

The comparator/capture block provides a counter comparison function (comparator mode) and a count capture function (capture mode). When comparator mode is selected via software, the comparator/capture block can be used as a PWM waveform or clock generator. When capture mode is selected, this block can be used as a count capture unit for measuring external event periods/cycles. The comparator circuit generates the compare A and B signals that represent matching between compare A/B register values (set via software) and the counter value, and outputs the signals to the TOUT control circuit and the interrupt control circuit. The TOUT control circuit generates a PWM or other signal from the compare A and B signals and outputs it to the external TOUT*x* pins. The capture circuit loads the counter value to the capture A or B register using the CAP*x* input signal that represents external events issued as a trigger. The interrupt control circuit outputs an interrupt signal to the interrupt control circuit outputs an interrupt signal to the interrupt control circuit outputs an interrupt signal to the interrupt control circuit outputs an interrupt signal to the interrupt control circuit outputs an interrupt signal to the interrupt control circuit outputs an interrupt signal to the interrupt control circuit outputs an interrupt signal to the interrupt control circuit outputs an interrupt signal to the interrupt control circuit outputs an interrupt signal to the interrupt control circuit outputs an interrupt signal to the interrupt control circuit outputs an interrupt signal to the interrupt control circuit outputs an interrupt signal to the interrupt control circuit control circuit.

Comparator mode and capture mode cannot be used simultaneously in the same channel.

#### Combination of counter block channel and comparator/capture block channel

Generally, a counter block is connected to the comparator/capture block with the same channel number. The counter block and the comparator/capture block in different channels can also be connected. This allows a counter to use two or more comparator/capture blocks for expanding the comparison/capturing function from two systems to maximum eight systems (details are described later).

**Note**: Each channel of the T16A/T16A2 module has the same functions except for the control register addresses. The description in this section applies to all channels of the T16A/T16A2 module otherwise a channel number is specified. The '*x*' in the register name refers to the channel number (0 to 3).

Example: T16A\_CTLx register

Ch.0: T16A\_CTL0 register Ch.1: T16A\_CTL1 register Ch.2: T16A\_CTL2 register Ch.3: T16A\_CTL3 register

### 10.2 T16A/T16A2 Input/Output Pins

Table 10.2.1 lists the input/output pins for the T16A/T16A2 module.

Pin nar	ne	I/O	Qty	Function
EXCL0	(for Ch.0)	Ι	4	External clock input pins
EXCL1	(for Ch.1)			Inputs an external clock for the event counter function.
EXCL2	(for Ch.2)			
EXCL3	(for Ch.3)			
CAP0, CAP1	(for Ch.0)	Ι	8	Counter-capture trigger signal input pins (effective in capture mode)
CAP2, CAP3	(for Ch.1)			The specified edge (falling edge, rising edge, or both) of the signal input
CAP4, CAP5	(for Ch.2)			to the CAP0/2/4/6 pin captures the counter data into the capture A reg-
CAP6, CAP7	(for Ch.3)			ister. The CAP1/3/5/7 pin input signal captures the counter data into the
				capture B register.
TOUT0, TOUT1	(for Ch.0)	0	8	Timer generating signal output pins (effective in comparator mode)
TOUT2, TOUT3	(for Ch.1)			Each channel has two output pins and the signals generated in different
TOUT4, TOUT5	(for Ch.2)			conditions can be output.
TOUT6, TOUT7	(for Ch.3)			

Table 10.2.1 List of 116A/116A2 Pins	Table 10.2.1	List of T16A/T16A2 Pins
--------------------------------------	--------------	-------------------------

The T16A/T16A2 input/output pins (EXCL*x*, CAP*x*, TOUT*x*) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as T16A/T16A2 input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

### 10.3 Count Clock

The clock controller includes a clock source selector, dividers, and a gate circuit for controlling the count clock. The count clock can be controlled in each channel individually.




Figure 10.3.1 Clock Controller

#### **Clock source selection**

The clock source can be selected from IOSC, OSC3, OSC1, or external clock using CLKSRC[1:0]/T16A\_ CLKx register.

CLKSRC[1:0]	Clock source
0x3	External clock (EXCLx)
0x2	OSC3
0x1	OSC1
0x0	IOSC
	(Default: 0x0)

Table 10.3.1	Clock Source	Selection

When external clock is selected, the timer can be used as an event counter or for measuring pulse widths by inputting an external clock or pulses. The table below lists the external clock input pins. It is not necessary to switch their pin functions from general-purpose I/O port. However, do not set the I/O port to output mode.

Table 10.3.2 External Clock Input Pins							
Channel	External clock input pin						
T16A Ch.0	EXCL0						
T16A Ch.1	EXCL1						
T16A Ch.2	EXCL2						
T16A Ch.3	EXCL3						

Table 10.3.2 External Clock Input Pins

#### Internal clock division ratio selection

When an internal clock (IOSC, OSC3, or OSC1) is selected, use CLKDIV[3:0]/T16A\_CLKx register to select the division ratio.

CLKDIV[3:0]	Division ratio				
CERDIV[3:0]	Clock source = IOSC or OSC3	Clock source = OSC1			
Oxf	Reserved Reserved				
0xe	1/16384 Reserved				
0xd	1/8192	Reserved			
Охс	1/4096	Reserved			
0xb	1/2048	Reserved			
0xa	1/1024	Reserved			
0x9	1/512 Reserved				
0x8	1/256				
0x7	1/128				
0x6	1/6	64			
0x5	1/:	32			
0x4	1/	16			
0x3	1/	/8			
0x2	1/	/4			
0x1	1/2				
0x0	1/	/1			

Table 10.3.3 Internal Clo	ck Division Ratio Selection
---------------------------	-----------------------------

(Default: 0x0)

#### **Clock enable**

Clock supply to the counter is controlled using CLKEN/T16A\_CLKx register. The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock generated as above to the counter. If T16A/T16A2 is not required, disable the clock supply to reduce current consumption.

#### Multi-comparator/capture mode

The T16A/T16A2 module allows a counter channel to be connected to multiple comparator/capture channels (multi-comparator/capture mode). In this case, all channels must be clocked with the Ch.0 clock. Use MUL-TIMD/T16A\_CLK0 register to supply the Ch.0 clock to all channels. When using T16A/T16A2 in multi-comparator/capture mode, set MULTIMD to 1. When connecting the counter and comparator/capture block in the same channel (normal channel mode), set MULTIMD to 0 (default).

Note: Make sure the T16A/T16A2 count is stopped before setting the count clock.

### 10.4 T16A/T16A2 Operating Modes

The T16A/T16A2 module provides some operating modes to support various usages. This section describes the functions of each operating mode and how to enter the mode.

### 10.4.1 Comparator Mode and Capture Mode

The T16A\_CCA*x* and T16A\_CCB*x* registers that are embedded in the comparator/capture block can be set to comparator mode or capture mode, individually. The T16A\_CCA*x* register mode is selected using CCAMD/T16A\_ CCCTL*x* register and the T16A\_CCB*x* register mode is selected using CCBMD/T16A\_CCCTL*x* register.

#### Comparator mode (CCAMD/CCBMD = 0, default)

The comparator mode compares the counter value and the comparison value set via software. It generates an interrupt and toggles the timer output signal level when the values are matched. The T16A\_CCAx and T16A\_CCBx registers function as the compare A and compare B registers that are used for loading compare values in this mode.

When the counter reaches the value set in the compare A register during counting, the comparator asserts the compare A signal. At the same time the compare A interrupt flag is set and the interrupt signal of the timer channel is output to the ITC if the interrupt has been enabled.

When the counter reaches the value set in the compare B register, the comparator asserts the compare B signal. At the same time the compare B interrupt flag is set and the interrupt signal of the timer channel is output to the ITC if the interrupt is enabled. Furthermore, the counter is reset to 0.

The compare A period (time from start of counting to occurrence of a compare A interrupt) and the compare B period (time from start of counting to occurrence of a compare B interrupt) can be calculated as follows:

Compare A period =  $(CCA + 1) / ct_clk$  [second] Compare B period =  $(CCB + 1) / ct_clk$  [second]

CCA: Compare A register value set (0 to 65535)

CCB: Compare B register value set (0 to 65535)

ct\_clk: Count clock frequency [Hz]

The compare A and compare B signals are also used to generate a timer output waveform (TOUT). See Section 10.6, "Timer Output Control," for more information.

To generate PWM waveform, the T16A\_CCA*x* and T16A\_CCB*x* registers must be both placed into comparator mode.

#### **Compare buffers**

The compare buffer is used to synchronize the comparison data update timings and the counter operation. Setting CBUFEN/T16A\_CTLx register to 1 enables the compare buffer. The compare A and B signals will be generated by comparing the counter values with the compare A and B buffer values instead of the compare A and B register values. The compare A and B register values written via software are loaded to the compare A and B buffers when the compare B signal is generated.

**Note:** When writing data to the T16A\_CCA*x* or T16A\_CCB*x* register successively in the S1C17705, data should be written at intervals of one or more T16A count clock cycles.

#### Capture mode (CCAMD/CCBMD = 1)

The capture mode captures the counter value when an external event such as a key entry occurs (at the specified edge of the external input signal). In this mode, the T16A\_CCAx and/or T16A\_CCBx registers function as the capture A and/or capture B registers.

The table below lists the input pins of the external trigger signals used for capturing counter values. The pin function of the corresponding ports must be switched for trigger input in advance. See the "I/O Ports (P)" chapter for switching the pin function.

Channel	Trigger input pins				
Channel	Capture A	Capture B			
T16A Ch.0	CAP0	CAP1			
T16A Ch.1	CAP2	CAP3			
T16A Ch.2	CAP4	CAP5			
T16A Ch.3	CAP6	CAP7			

Table 10.4.1.1 List of Counter Capture Trigger Signal Input Pins

The trigger edge of the signal can be selected using the CAPATRG[1:0]/T16A\_CCCTLx register for capture A and CAPBTRG[1:0]/T16A\_CCCTLx register for capture B.

•	55 5
CAPATRG[1:0]/ CAPBTRG[1:0]	Trigger edge
0x3	Falling edge and rising edge
0x2	Falling edge
0x1	Rising edge
0x0	Not triggered
	(D - ())

Table 10.4.1.2	Capture Trigger Edge Selection
----------------	--------------------------------

(Default: 0x0)

When a specified trigger edge is input during counting, the current counter value is loaded to the capture register. At the same time the capture A or capture B interrupt flag is set and the interrupt signal of the timer channel is output to the ITC if the interrupt has been enabled. This interrupt can be used to read the captured data from the T16A\_CCAx or T16A\_CCBx register. For example, external event cycles and pulse widths can be measured from the difference between two captured counter values read.

If the captured data is overwritten by the next trigger when the capture A or capture B interrupt flag has already been set, the overwrite interrupt flag will be set. This interrupt can be used to execute an overwrite error handling. To avoid occurrence of unnecessary overwrite interrupt, the capture A or capture B interrupt flag must be reset after the captured data has been read from the T16A\_CCAx or T16A\_CCBx register.

- **Notes:** The correct captured data may not be obtained if the captured data is read at the same time the next value is being captured. Read the capture register twice to check if the read data is correct as necessary.
  - To capture counter data properly, both the High and Low period of the CAP*x* trigger signal must be longer than the source clock cycle time.

The setting of CAPATRG[1:0] or CAPBTRG[1:0] is ineffective in comparator mode. No counter capturing operation will be performed even if a trigger edge is specified.

The capture mode cannot generate/output the TOUT signal as no compare signal is generated.

### 10.4.2 Repeat Mode and One-Shot Mode

Each counter features two count modes: repeat mode and one-shot mode. The count mode is selected using TRMD /T16A\_CTLx register.

### Repeat mode (TRMD = 0, default)

Setting TRMD to 0 sets the corresponding counter to repeat mode.

In this mode, once the count starts, the counter continues running until stopped by the application program. The counter continues the count even if the counter is reset to 0 due to a counter overflow. The counter should be set to this mode to generate periodic interrupts at desired intervals or to generate a timer output waveform.

### One-shot mode (TRMD = 1)

Setting TRMD to 1 sets the corresponding counter to one-shot mode.

In this mode, the counter stops automatically as soon as the compare B signal is generated. The counter should be set to this mode to set a specific wait time or for pulse width measurement.

On the S1C17705, the counter is not cleared to 0 at the end of one-shot mode. The counter must be reset to clear its value to 0. For more information on resetting methods, refer to "Counter Reset" in Section 10.5.1.

## 10.4.3 Normal Channel Mode and Multi-Comparator/Capture Mode

One channel of the T16A/T16A2 module basically consists of a counter block and a comparator/capture block. The T16A/T16A2 module also allows the application to use expanded comparator/capture function by connecting two or more comparator/capture blocks to one counter block. To support this expansion, two operating modes are provided: normal channel mode and multi-comparator/capture mode. This operating mode can be selected using MUL-TIMD/T16\_CLK0 register.

### Normal channel mode (MULTIMD = 0, default)

Set the T16A/T16A2 module to this mode when using it as four channels of different timers by connecting a counter block with the comparator/capture block of the same channel. In this mode, the counters can use different count clocks.

Each timer channel provides  $CCABCNT[1:0]/T16A_CTLx$  register to select a counter channel to be connected to the comparator/capture block.

1000 10.4.0.1	
CCABCNT[1:0]	Counter channel
0x3	Ch.3 (Counter 3)
0x2	Ch.2 (Counter 2)
0x1	Ch.1 (Counter 1)
0x0	Ch.0 (Counter 0)
	(Default: 0x0)

Table 10.4.3.1 Counter Selection

When using the T16A/T16A2 module in normal channel mode, be sure to connect the counter block to the comparator/capture block in the same channel.






Figure 10.4.3.1 Timer Configuration in Normal Channel Mode (two comparator/capture blocks × four channels)

**Note**: Do not connect a counter block to a comparator/capture block in a different channel in normal channel mode (MULTIMD = 0), as normal operation cannot be guaranteed.

### Multi-comparator/capture mode (MULTIMD = 1)

In order to set three or more comparison values for one counter or to capture the contents of one counter using three or more trigger signals, two or more comparator/capture blocks can be connected to one counter. Multi-comparator/capture mode is provided for this purpose. In this mode, any counter block can be combined with the comparator/capture blocks using CCABCNT[1:0] described above. Note, however, that the count clock is fixed at one type for counter Ch.0, regardless of the counter to be used. The clock settings for Ch.1 to Ch.3 are ineffective.





## 10.4.4 Normal Clock Mode and Half Clock Mode (T16A2 only)

The S1C17703 includes T16A2. T16A2 supports half clock mode to control the duty ratio of the PWM output waveform with high accuracy. In half clock mode, T16A2 uses the dual-edge counter, which counts at the rising and falling edges of the count clock, to compare with the compare A register. This makes it possible to control the duty ratio with double accuracy as compared to normal clock mode.

Use HCM/T16A\_CTLx register to select half clock mode.

### Normal clock mode (HCM = 0, default)

In normal clock mode, T16A2 generates a compare A signal when the T16A\_TCx register value matches the T16A\_CCAx register.

### Half clock mode (HCM = 1)

In half clock mode, T16A2 generates a compare A signal when the dual-edge counter value matches the T16A\_ CCA*x* register.

**Notes:** • T16A2 must be placed into comparator mode to set half clock mode, as it is effective only when PWM waveform is generated.

Be sure to set T16A2 to normal clock mode (HCM = 0) under a condition shown below.

- (1) When T16A2 is placed into capture mode
- (2) When TOUTAMD/T16A\_CCCTLx register is set to 0x2 or 0x3
- (3) When TOUTBMD/T16A\_CCCTLx register is set to 0x2 or 0x3
- The dual-edge counter value cannot be read.

- Do not use the compare A interrupt in half clock mode.
- In half clock mode, the T16A\_CCBx register setting value must be less than [T16A\_CCAx setting value / 2 + 0x8000].

# 10.5 Counter Control

### 10.5.1 Counter Reset

To reset the counter to 0 on the T16A of S1C17705, set the PRESET/T16A\_CTLx register to 1.

Note: In the S1C17705, do not reset the counter to zero when the counter is running.

To reset the counter to 0 on the T16A2 of S1C17703, apply the counter clock of the corresponding channel and set the PRESET/T16A\_CTLx register to 1. The register is kept at 1 during the reset process, and the register is cleared to 0 after the reset process. Normally, the counter should be reset by writing 1 to this bit before starting the count. The counter is reset by the hardware if the counter reaches the compare B register value after the count starts.

## 10.5.2 Counter RUN/STOP Control

Make the following settings before starting the count operation.

- (1) Switch the input/output pin functions to be used for T16A/T16A2. Refer to the "I/O Port (P)" chapter.
- (2) Select operating modes. See Section 10.4.
- (3) Select the clock source. See Section 10.3.
- (4) Configure the timer outputs (TOUT). See Section 10.6.
- (5) If using interrupts, set the interrupt level and enable the T16A/T16A2 interrupts. See Section 10.7.
- (6) Reset the counter to 0. See Section 10.5.1.
- (7) Set comparison data (in comparator mode). See Section 10.4.1.

Each timer channel provides PRUN/T16A\_CTLx register to control the counter operation.

The counter starts counting when 1 is written to PRUN. Writing 0 to PRUN disables clock input and stops the count.

This control does not affect the counter data. The counter data is retained even when the count is halted, allowing resumption of the count from that data.

**Note:** After the T16A\_CCA*x* and T16A\_CCB*x* registers have been set on the S1C17705, wait for one or more cycles of T16A/T16A2 count clocks and then run the counter.

## 10.5.3 Reading Counter Values


The counter value can be read from T16ATC[15:0]/T16A\_TCx register even if the counter is running. However, the counter value should be read at once using a 16-bit transfer instruction. If data is read twice using an 8-bit transfer instruction, the correct value may not be obtained due to occurrence of count up between readings.

# 10.5.4 Timing Charts

#### Comparator mode (T16A: S1C17705) PRUN PRESET T16A CCAx 0x2 T16A\_CCBx 0x5 Count clock T16A TCx 0 2 3 5 0 2 3 4 5 0 Compare A Compare A Reset and Reset and Reset interrupt interrupt compare B compare B interrupt interrupt Comparator mode (T16A2: S1C17703) PRUN PRESET 0x2 T16A CCAx T16A\_CCBx 0x5 Count clock 0 2 3 4 5 2 3 4 5 T16A TCx 1 0 1 0 1 Reset Compare A Compare A Reset and Reset and interrupt compare B interrupt compare B interrupt interrupt

Figure 10.5.4.1 Operation Timing in Comparator Mode

### Capture mode (T16A: S1C17705)







Figure 10.5.4.2 Operation Timing in Capture Mode

# 10.6 Timer Output Control

Capture mode (T16A2: S1C17703)

The timer that has been set in comparator mode can generate TOUT signals using the compare A and compare B signals and can output it to external devices. Each timer channel provides two TOUT outputs, thus the T16A/T16A2 module can output up to eight TOUT signals.

Figure 10.6.1 shows the TOUT output circuit (one timer channel).



Each timer channel includes two TOUT output circuits and their signal generation and output can be controlled individually. Although the output circuit and register names use letters 'A' and 'B' to distinguish two systems, it does not mean that they correspond to compare A and B signals.

### **TOUT** output pins

Table 10.6.1 lists correspondence between the TOUT pins and the timer channels. The pin function of the corresponding ports must be switched for TOUT output in advance. See the "I/O Ports (P)" chapter for switching the pin function.

Channel	TOUT output pin							
Channel	System A	System B						
T16A Ch.0	TOUT0	TOUT1						
T16A Ch.1	TOUT2	TOUT3						
T16A Ch.2	TOUT4	TOUT5						
T16A Ch.3	TOUT6	TOUT7						

Table 10.6.1	List of TOUT	<b>Output Pins</b>
--------------	--------------	--------------------

### TOUT generation mode

TOUTAMD[1:0]/T16A\_CCCTL*x* register (for system A) or TOUTBMD[1:0]/T16A\_CCCTL*x* register (for system B) is used to set how the TOUT signal is changed by the compare A and compare B signals.

TOUTAMD[1:0]/ TOUTBMD[1:0]	When compare A occurs	When compare B occurs				
0x3	No change	Toggle				
0x2	Toggle	No change				
0x1	Rise	Fall				
0x0	Disable output					

Table 10.6.2 TOUT Generation Mo
---------------------------------


(Default: 0x0)


TOUTAMD[1:0] and TOUTBMD[1:0] are also used to turn the TOUT outputs On and Off.

### **TOUT** signal polarity selection

By default, an active High output signal is generated. This logic can be inverted using TOUTAINV/T16A\_ CCCTLx register (for system A) or TOUTBINV/T16A\_CCCTLx register (for system B). Writing 1 to TOUTAINV/TOUTBINV sets the timer to generate an active Low TOUT signal. Figure 10.6.2 illustrates the TOUT output waveform.

(T16A: S1C17705)









**Note:** In the S1C17705, the TOUT signal is not set to the inactive level even when the counter is reset. It keeps the signal level when the counter is reset.

In the S1C17703, resetting the counter sets the TOUT signal to the inactive level.

### PWM waveform output timings





#### 10 16-BIT PWM TIMERS (T16A/T16A2)

Half clock mode (HC	CM = 1)									
			(When	TOUTAMD[ <sup>-</sup>	1:0] = TO	OUTBM	D[1:0] = 0x	1 and TOUTA	AINV = TOUT	BINV = 0)
Count clock										
T16A_TCx	n	0	1	2			n-1	n	0	1
Dual-edge counter	2n	- 0	1 2	3 4			2n-3 2n-2	2n-1 2n	- 0	1
TOUTA <i>x</i> /TOUTBx					ļ,				1	
T16A_CCA <i>x</i>		<b>↑</b> 0	↑ 1	↑ ↑ 2 3	<b>↑</b> 4	∱ 2n-	↑ 4 2n-3 2r	↑ ↑ 1-2 2n-1	(n = T16	6A_CCB <i>x</i> )
Example: HCM = 1,	T16A_CC	Ax = 1, and			1·01 – T(		D[1·0] – 0v	1 and TOUT/	AINV = TOUT	BINV = 0
Count clock			(When				[D[1.0] = 0X			
T16A_TC <i>x</i>	5	0	1	2	3	3	4	5	0	1
Dual-edge counter	10	- 0	1 2	3 4	5	6	7 8	9 10	- 0	1
TOUTA <i>x</i> /TOUTB <i>x</i>									1	
	Figure 1	0.6.4 PW	M Wavefo	orm Output	Timing	ls in H	alf Clock N	/lode		

# 10.7 T16A/T16A2 Interrupts

The T16A/T16A2 module can generate the following six kinds of interrupts:

- Compare A interrupt (in comparator mode)
- Compare B interrupt (in comparator mode)
- Capture A interrupt (in capture mode)
- Capture B interrupt (in capture mode)
- Capture A overwrite interrupt (in capture mode)
- Capture B overwrite interrupt (in capture mode)

Each timer channel outputs a single interrupt signal shared by the above interrupt causes to the interrupt controller (ITC). Read the interrupt flags in the T16A/T16A2 module to identify the interrupt cause that has been occurred.

#### Interrupts in comparator mode

### **Compare A interrupt**

This interrupt request is generated when the counter matches the compare A register value during counting in comparator mode. It sets the interrupt flag CAIF/T16A\_IFLGx register in the T16A/T16A2 module to 1. To use this interrupt, set CAIE/T16A\_IENx register to 1. If CAIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

#### **Compare B interrupt**

This interrupt request is generated when the counter matches the compare B register value during counting in comparator mode. It sets the interrupt flag CBIF/T16A\_IFLGx register in the T16A/T16A2 module to 1. To use this interrupt, set CBIE/T16A\_IENx register to 1. If CBIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

#### Interrupts in capture mode

#### Capture A interrupt

This interrupt request is generated when the counter value is captured in the capture A register by an external trigger during counting in capture mode. It sets the interrupt flag CAPAIF/T16A\_IFLGx register in the T16A/T16A2 module to 1.

To use this interrupt, set CAPAIE/T16A\_IENx register to 1. If CAPAIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

### **Capture B interrupt**

This interrupt request is generated when the counter value is captured in the capture B register by an external trigger during counting in capture mode. It sets the interrupt flag CAPBIF/T16A\_IFLGx register in the T16A/T16A2 module to 1.

To use this interrupt, set CAPBIE/T16A\_IENx register to 1. If CAPBIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

#### Capture A overwrite interrupt

This interrupt request is generated if the capture A register is overwritten by a new external trigger when the capture A interrupt flag CAPAIF has been set (a counter value has already been loaded to the capture A register). It sets the interrupt flag CAPAOWIF/T16A\_IFLGx register in the T16A/T16A2 module to 1. To use this interrupt, set CAPAOWIE/T16A\_IENx register to 1. If CAPAOWIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

CAPAOWIF will be set if the capture A register is overwritten when CAPAIF has been set regardless of whether the capture A register has been read or not. Therefore, be sure to reset CAPAIF immediately after the capture A register is read.

#### Capture B overwrite interrupt

This interrupt request is generated if the capture B register is overwritten by a new external trigger when the capture B interrupt flag CAPBIF has been set (a counter value has already been loaded to the capture B register). It sets the interrupt flag CAPBOWIF/T16A\_IFLGx register in the T16A/T16A2 module to 1.

To use this interrupt, set CAPBOWIE/T16A\_IENx register to 1. If CAPBOWIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

CAPBOWIF will be set if the capture B register is overwritten when CAPBIF has been set regardless of whether the capture B register has been read or not. Therefore, be sure to reset CAPBIF immediately after the capture B register is read.

If the interrupt flag is set to 1 when the interrupt has been enabled, the T16A/T16A2 module outputs an interrupt request to the ITC. An interrupt is generated if the ITC and S1C17 core interrupt conditions are satisfied. For more information on interrupt control registers and the operation when an interrupt occurs, see the "Interrupt Controller (ITC)" chapter.

**Notes:** • Reset the interrupt flag before enabling interrupts with the interrupt enable bit to prevent occurrence of unwanted interrupt. The interrupt flag is reset by writing 1.

Table 10.0.1 List of T1CA/T1CAO Deviators

 After an interrupt occurs, the interrupt flag in the T16A/T16A2 module must be reset in the interrupt handler routine.

Address		Register name	Function
0x5068	T16A_CLK0	T16A Clock Control Register Ch.0	Controls the T16A/T16A2 Ch.0 clock.
0x5069	T16A_CLK1	T16A Clock Control Register Ch.1	Controls the T16A/T16A2 Ch.1 clock.
0x506a	T16A_CLK2	T16A Clock Control Register Ch.2	Controls the T16A/T16A2 Ch.2 clock.
0x506b	T16A_CLK3	T16A Clock Control Register Ch.3	Controls the T16A/T16A2 Ch.3 clock.
0x5400	T16A_CTL0	T16A Counter Ch.0 Control Register	Controls the counter.
0x5402	T16A_TC0	T16A Counter Ch.0 Data Register	Counter data
0x5404	T16A_CCCTL0	T16A Comparator/Capture Ch.0 Control Register	Controls the comparator/capture block and TOUT.
0x5406	T16A_CCA0	T16A Compare/Capture Ch.0 A Data Register	Compare A/capture A data
0x5408	T16A_CCB0	T16A Compare/Capture Ch.0 B Data Register	Compare B/capture B data
0x540a	T16A_IEN0	T16A Compare/Capture Ch.0 Interrupt Enable Register	Enables/disables interrupts.
0x540c	T16A_IFLG0	T16A Compare/Capture Ch.0 Interrupt Flag Register	Displays/sets interrupt occurrence status.
0x5420	T16A_CTL1	T16A Counter Ch.1 Control Register	Controls the counter.
0x5422	T16A_TC1	T16A Counter Ch.1 Data Register	Counter data
0x5424	T16A_CCCTL1	T16A Comparator/Capture Ch.1 Control Register	Controls the comparator/capture block and TOUT.
0x5426	T16A_CCA1	T16A Compare/Capture Ch.1 A Data Register	Compare A/capture A data
0x5428	T16A_CCB1	T16A Compare/Capture Ch.1 B Data Register	Compare B/capture B data
0x542a	T16A_IEN1	T16A Compare/Capture Ch.1 Interrupt Enable Register	Enables/disables interrupts.
0x542c	T16A_IFLG1	T16A Compare/Capture Ch.1 Interrupt Flag Register	Displays/sets interrupt occurrence status.

# **10.8 Control Register Details**

### 10 16-BIT PWM TIMERS (T16A/T16A2)

Address		Register name	Function
0x5440	T16A_CTL2	T16A Counter Ch.2 Control Register	Controls the counter.
0x5442	T16A_TC2	T16A Counter Ch.2 Data Register	Counter data
0x5444	T16A_CCCTL2	T16A Comparator/Capture Ch.2 Control Register	Controls the comparator/capture block and TOUT.
0x5446	T16A_CCA2	T16A Compare/Capture Ch.2 A Data Register	Compare A/capture A data
0x5448	T16A_CCB2	T16A Compare/Capture Ch.2 B Data Register	Compare B/capture B data
0x544a	T16A_IEN2	T16A Compare/Capture Ch.2 Interrupt Enable Register	Enables/disables interrupts.
0x544c	T16A_IFLG2	T16A Compare/Capture Ch.2 Interrupt Flag Register	Displays/sets interrupt occurrence status.
0x5460	T16A_CTL3	T16A Counter Ch.3 Control Register	Controls the counter.
0x5462	T16A_TC3	T16A Counter Ch.3 Data Register	Counter data
0x5464	T16A_CCCTL3	T16A Comparator/Capture Ch.3 Control Register	Controls the comparator/capture block and TOUT.
0x5466	T16A_CCA3	T16A Compare/Capture Ch.3 A Data Register	Compare A/capture A data
0x5468	T16A_CCB3	T16A Compare/Capture Ch.3 B Data Register	Compare B/capture B data
0x546a	T16A_IEN3	T16A Compare/Capture Ch.3 Interrupt Enable Register	Enables/disables interrupts.
0x546c	T16A_IFLG3	T16A Compare/Capture Ch.3 Interrupt Flag Register	Displays/sets interrupt occurrence status.

The T16A/T16A2 registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

## T16A Clock Control Register Ch.x (T16A\_CLKx)

Register name	Address	Bit	Name	Function	Set	Setting		Init.	R/W	Remarks		
T16A Clock	0x5068	D7–4	CLKDIV	Clock division ratio select		Division ratio		Division ratio		0x0	R/W	
<b>Control Register</b>	0x5069		[3:0]		CLKDIV[3:0]	OSC3 or 0	OSC1					
Ch.x	0x506a					IOSC						
(T16A_CLKx)	0x506b				0xf	-	-					
	(8 bits)				0xe	1/16384	-					
	. ,				0xd	1/8192	-					
					0xc	1/4096	-					
					0xb	1/2048	-					
					0xa	1/1024	-					
					0x9	1/512						
					0x8		1/256					
					0x7		1/128					
					0x6 0x5		1/64 1/32					
					0x5 0x4		1/32					
					0x4 0x3	1/8	1/8					
					0x3 0x2	1/4	1/4					
					0x1	1/2	1/2					
					0x0	1/1	1/1					
		D3–2	CLKSRC	Clock source select	CLKSRC[1:0]	Clock so	urce	0x0	R/W			
			[1:0]		0x3	External	clock					
					0x2	OSC	3					
					0x1	OSC	1					
					0x0	IOSC						
		D1	MULTIMD	Multi-comparator/capture mode select	1 Multi	0 Norma		0	R/W	T16A_CLK0		
			-	reserved				-	-	T16A CLK1-3		
										0 when being read.		
		D0	CLKEN	Count clock enable	1 Enable	0 Disabl	е	0	R/W			

### D[7:4] CLKDIV[3:0]: Clock Division Ratio Select Bits

Selects the division ratio for generating the count clock when an internal clock (IOSC, OSC3, or OSC1) is used.

CLKDIV[3:0]	Division ratio				
CEKDIV[3:0]	Clock source = IOSC or OSC3	Clock source = OSC1			
Oxf	Reserved	Reserved			
0xe	1/16384	Reserved			
0xd	1/8192	Reserved			
0xc	1/4096	Reserved			
0xb	1/2048	Reserved			
0xa	1/1024 Reserved				
0x9	1/512 Reserved				
0x8	1/256				
0x7	1/128				
0x6	1/64				
0x5	1/3	2			
0x4	1/1	6			
0x3	1/8				
0x2	1/4				
0x1	1/2				
0x0	1/1				

#### Table 10.8.2 Internal Clock Division Ratio Selection

(Default: 0x0)

### D[3:2] CLKSRC[1:0]: Clock Source Select Bits

Selects the count clock source.

Table 10.8.3 Clock Source Selection

CLKSRC[1:0]	Clock source
0x3	External clock (EXCLx)
0x2	OSC3
0x1	OSC1
0x0	IOSC
<b>L</b>	(Defeuilti Que)

(Default: 0x0)

When using an external clock as the count clock, supply the clock to the EXCLx pin.

### D1 MULTIMD: Multi-Comparator/Capture Mode Select Bit (T16A\_CLK0 register)

Sets the T16A/T16A2 module to multi-comparator/capture mode.

1 (R/W): Multi-comparator/capture mode

0 (R/W): Normal channel mode (default)

In multi-comparator/capture mode, the clock for Ch.0 configured in the T16A\_CLK0 register is supplied to all timer channels. In normal channel mode, different clock configured for each channel individually is supplied to the respective counter.

### D1 Reserved (T16A\_CLK1–3 registers)

### D0 CLKEN: Count Clock Enable Bit

Enables or disables the count clock supply to the counter. 1 (R/W): Enabled (on) 0 (R/W): Disabled (off) (default)

The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock selected as above to the counter. If timer operation is not required, disable the clock supply to reduce current consumption.

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
T16A Counter	0x5400	D15–6	-	reserved	Τ	-	-		-	-	0 when being read.
Ch.x Control	0x5420	D5–4	CCABCNT	Counter select	CC	CABCNT[1:0]	C	Counter Ch.	0x0	R/W	
Register	0x5440		[1:0]			0x3		Ch.3			
(T16A_CTLx)	0x5460					0x2		Ch.2			
	(16 bits)					0x1		Ch.1			
(S1C17705)						0x0		Ch.0			
		D3	CBUFEN	Compare buffer enable	-	Enable	-	Disable	0	R/W	
		D2	TRMD	Count mode select	1	One-shot		Repeat	0	R/W	
			PRESET	Counter reset	1	Reset	0	Ignored	0	W	0 when being read.
		D0	PRUN	Counter run/stop control	1	Run	0	Stop	0	R/W	
T16A Counter	0x5400	D15–7	-	reserved		-	-		-	-	0 when being read.
Ch.x Control	0x5420	D6	нсм	Half clock mode enable	1	Enable	0	Disable	0	R/W	
Register	0x5440	D5–4	CCABCNT	Counter select	CC	CABCNT[1:0]	С	Counter Ch.	0x0	R/W	
(T16A_CTLx)	0x5460		[1:0]			0x3		Ch.3			
	(16 bits)					0x2		Ch.2			
(S1C17703)						0x1		Ch.1			
						0x0		Ch.0			
		D3	CBUFEN	Compare buffer enable		Enable		Disable	0	R/W	
		D2	TRMD	Count mode select	-	One-shot		Repeat	0	R/W	
		D1	PRESET	Counter reset		Reset		Ignored	0	W	
					-	Reset state		Finished	0	R	
		D0	PRUN	Counter run/stop control	1	Run	0	Stop	0	R/W	

### T16A Counter Ch.x Control Registers (T16A\_CTLx)

### D[15:7] Reserved

### D6 Reserved (T16A: S1C17705)

### D6 HCM: Half Clock Mode Enable Bit (T16A2: S1C17703)

Sets T16A2 to half clock mode.

1 (R/W): Enabled (half clock mode)

0 (R/W): Disabled (normal clock mode) (default)

Setting HCM to 1 places T16A2 into half clock mode. In half clock mode, T16A2 uses the dual-edge counter, which counts at the rising and falling edges of the count clock, to generate a compare A signal when the dual-edge counter value matches the T16A\_CCAx register. This makes it possible to control the duty ratio with double accuracy as compared to normal clock mode.

Setting HCM to 0 places T16A2 into normal clock mode. In normal clock mode, T16A2 generates a compare A signal when the T16A\_TCx register value matches the T16A\_CCAx register.

# **Notes:** • T16A2 must be placed into comparator mode to set half clock mode, as it is effective only when PWM waveform is generated.

Be sure to set T16A2 to normal clock mode under a condition shown below.

(1) When T16A2 is placed into capture mode

(2) When TOUTAMD/T16A\_CCCTLx register is set to 0x2 or 0x3

- (3) When TOUTBMD/T16A\_CCCTLx register is set to 0x2 or 0x3
- The dual-edge counter value cannot be read.
- Do not use the compare A interrupt in half clock mode.

### D[5:4] CCABCNT[1:0]: Counter Select Bits

Selects a counter to be connected to the comparator/capture block of each channel in multi-comparator/ capture mode (MULTIMD/T16A\_CLK0 register = 1).

CCABCNT[1:0]	Counter channel		
0x3	Ch.3 (Counter 3)		
0x2	Ch.2 (Counter 2)		
0x1	Ch.1 (Counter 1)		
0x0	Ch.0 (Counter 0)		
	·		

(Default: 0x0)

When using the T16A module in normal channel mode (T16AMULTIMD = 0), be sure to connect the counter of the same channel to each comparator/capture block.

### D3 CBUFEN: Compare Buffer Enable Bit

Enables or disables writing to the compare buffer. 1 (R/W): Enabled 0 (R/W): Disabled (default)

When CBUFEN is set to 1, compare data is written via the compare data buffer. The buffer contents are loaded into the compare A and compare B registers when the compare B signal is generated. When CBUFEN is set to 0, compare data is written directly to the compare A and compare B registers.

#### **Note**: Make sure the counter is halted (PRUN = 0) before setting CBUFEN.

#### D2 TRMD: Count Mode Select Bit

Selects the count mode.

1 (R/W): One-shot mode

0 (R/W): Repeat mode (default)

Setting TRMD to 0 sets the counter to repeat mode. In this mode, once the count starts, the counter continues counting until stopped by the application program.

Setting TRMD to 1 sets the counter to one-shot mode. In this mode, the counter stops counting automatically as soon asthe compare B signal is generated.

### D1 PRESET: Counter Reset Bit (T16A: S1C17705)

Resets the counter.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Normally 0 when read out (default)

Writing 1 to this bit resets the counter to 0.

#### D1 PRESET: Counter Reset Bit (T16A2: S1C17703)

Resets the counter.

- 1 (W): Reset
- 0 (W): Ignored
- 1 (R): Reset state
- 0 (R): Reset completed

Writing 1 to this bit resets the counter to 0. PRESET retains 1 during resetting and reverts to 0 after the reset operation has completed. To reset the counter channel, the counter clock is required.

### D0 PRUN: Counter Run/Stop Control Bit

Starts/stops the count.

- 1 (W): Run
- 0 (W): Stop
- 1 (R): Counting
- 0 (R): Stopped (default)

The counter starts counting when PRUN is written as 1 and stops when written as 0. The counter data is retained even if the counter is stopped.

### T16A Counter Ch.x Data Registers (T16A\_TCx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16A Counter	0x5402	D15–0	T16ATC	Counter data	0x0 to 0xffff	0x0	R	
Ch.x Data	0x5422		[15:0]	T16ATC15 = MSB				
Register	0x5442			T16ATC0 = LSB				
(T16A_TCx)	0x5462							
. ,	(16 bits)							

### D[15:0] T16ATC[15:0]: Counter Data Bits

Counter data can be read out. (Default: 0x0)

The counter value can be read out even if the counter is running. However, the counter value should be read at once using a 16-bit transfer instruction. If data is read twice using an 8-bit transfer instruction, the correct value may not be obtained due to occurrence of count up between readings.

### T16A Comparator/Capture Ch.x Control Registers (T16A\_CCCTLx)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
T16A	0x5404							R/W	literitarite
			CAPBTRG	Capture B trigger select	CAPBTRG[1:0]		0x0	H/W	
Comparator/	0x5424		[1:0]		0x3	1 and ↓			
Capture Ch.x	0x5444				0x2	↓ ★			
Control Register					0x1				
(T16A_CCCTLx)	(16 bits)				0x0	None			
		-	TOUTBMD	TOUT B mode select	TOUTBMD[1:0]		0x0	R/W	
			[1:0]		0x3	cmp B: ↑ or ↓			
					0x2	cmp A: ↑ or ↓			
					0x1	cmp A: ↑, B:↓			
					0x0	Off			
		D11-10		reserved		-	-	-	0 when being read.
		D9	TOUTBINV	TOUT B invert	1 Invert	0 Normal	0	R/W	
		-	CCBMD	T16A_CCB register mode select	1 Capture	0 Comparator	0	R/W	
		-	CAPATRG	Capture A trigger select	CAPATRG[1:0]		0x0	R/W	
			[1:0]		0x3	1 and ↓			
					0x2	↓ ↓			
					0x1	Î Î Î			
					0x0	None			
		D5–4	TOUTAMD	TOUT A mode select	TOUTAMD[1:0]	Mode	0x0	R/W	
			[1:0]		0x3	cmp B: ↑ or ↓			
					0x2	cmp A: ↑ or ↓			
					0x1	cmp A: ↑, B:↓			
					0x0	Off			
		D3–2	-	reserved		-	-	-	0 when being read.
		D1	TOUTAINV	TOUT A invert	1 Invert	0 Normal	0	R/W	
		D0	CCAMD	T16A_CCA register mode select	1 Capture	0 Comparator	0	R/W	

### D[15:14] CAPBTRG[1:0]: Capture B Trigger Select Bits

Selects the trigger edge(s) of the external signal (CAP1/3/5/7) at which the counter value is captured in the capture B register.

Table 10.8.5 Capture B mgger Euge Selection				
CAPBTRG[1:0]	Trigger edge			
0x3	Falling edge and rising edge			
0x2	Falling edge			
0x1	Rising edge			
0x0	Not triggered			
	(Default: 0x0)			

### Table 10.8.5 Capture B Trigger Edge Selection

CAPBTRG[1:0] are control bits for capture mode and are ineffective in comparator mode.

### D[13:12] TOUTBMD[1:0]: TOUT B Mode Select Bits

Configures how the TOUT B signal waveform (TOUT1/3/5/7 output) is changed by the compare A and compare B signals. These bits are also used to turn the TOUT B output On and Off.

Table 10.8.6 TOOT & Generation Mode					
When compare A occurs	When compare B occurs				
No change	Toggle				
Toggle	No change				
Rise Fall					
Disable output					
	No change Toggle Rise				

Table 10.8.6 TOUT B Generation Mode

(Default: 0x0)

TOUTBMD[1:0] are control bits for comparator mode and are ineffective in capture mode.

### D[11:10] Reserved

### D9 TOUTBINV: TOUT B Invert Bit

Selects the TOUT B signal (TOUT1/3/5/7 output) polarity.

1 (R/W): Inverted (active Low)

0 (R/W): Normal (active High) (default)

Writing 1 to TOUTBINV generates an active Low signal (Off level = High) for the TOUT B output. When TOUTBINV is 0, an active High signal (Off level = Low) is generated. TOUTBINV is a control bit for comparator mode and is ineffective in capture mode.

### D8 CCBMD: T16A\_CCB Register Mode Select Bit

Selects the T16A\_CCBx register function (comparator mode or capture mode).

1 (R/W): Capture mode

0 (R/W): Comparator mode (default)

Writing 1 to CCBMD configures the T16A\_CCB*x* register as the capture B register (capture mode) to which the counter data will be loaded by the external trigger signal. When CCBMD is 0, the T16A\_CCB*x* register functions as the compare B register (comparator mode) for writing a comparison value to generate the compare B signal.

#### D[7:6] CAPATRG[1:0]: Capture A Trigger Select Bits

Selects the trigger edge(s) of the external signal (CAP0/2/4/6) at which the counter value is captured in the capture A register.

•	55 5
CAPATRG[1:0]	Trigger edge
0x3	Falling edge and rising edge
0x2	Falling edge
0x1	Rising edge
0x0	Not triggered
	(Default: 0x0)

Table 10.8.7 Ca	apture A Trigger	Edge Selection
-----------------	------------------	----------------

(Delault: 0x0)

CAPATRG[1:0] are control bits for capture mode and are ineffective in comparator mode.

### D[5:4] TOUTAMD[1:0]: TOUT A Mode Select Bits

Configures how the TOUT A signal waveform (TOUT0/2/4/6 output) is changed by the compare A and compare B signals. These bits are also used to turn the TOUT A output On and Off.

When compare A occurs	When compare B occurs				
No change	Toggle				
Toggle	No change				
Rise Fall					
Disable output					
	When compare A occurs No change Toggle Rise				

Table 10.8.8 TOUT A Generation Mode	Table 10.8.8	TOUT A	Generation	Mode
-------------------------------------	--------------	--------	------------	------

(Default: 0x0)

TOUTAMD[1:0] are control bits for comparator mode and are ineffective in capture mode.

#### D[3:2] Reserved

### D1 TOUTAINV: TOUT A Invert Bit

Selects the TOUT A signal (TOUT0/2/4/6 output) polarity.

1 (R/W): Inverted (active Low)

0 (R/W): Normal (active High) (default)

Writing 1 to TOUTAINV generates an active Low signal (Off level = High) for the TOUT A output. When TOUTAINV is 0, an active High signal (Off level = Low) is generated.

TOUTAINV is a control bit for comparator mode and is ineffective in capture mode.

### D0 CCAMD: T16A\_CCA Register Mode Select Bit

Selects the T16A\_CCAx register function (comparator mode or capture mode).

1 (R/W): Capture mode

0 (R/W): Comparator mode (default)

Writing 1 to CCAMD configures the T16A\_CCAx register as the capture A register (capture mode) to which the counter data will be loaded by the external trigger signal. When CCAMD is 0, the T16A\_CCAx register functions as the compare A register (comparator mode) for writing a comparison value to generate the compare A signal.

### T16A Comparator/Capture Ch.x A Data Registers (T16A\_CCAx)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
T16A	0x5406	D15–0	CCA[15:0]	Compare/capture A data	0x0 to 0xffff	0x0	R/W	
Comparator/	0x5426			CCA15 = MSB				
Capture Ch.x A	0x5446			CCA0 = LSB				
Data Register	0x5466							
(T16A_CCAx)	(16 bits)							

### D[15:0] CCA[15:0]: Compare/Capture A Data Bits

In comparator mode (CCAMD/T16A\_CCCTL*x* register = 0) Sets a compare A data, which will be compared with the counter value, through this register. The count data and the comparison timing vary depending on the CBUFEN/T16A\_CTL*x* register value. Refer to the CBUFEN/T16A\_CTL*x* register.

# **Note**: After the T16A\_CCA*x* register has been set in the S1C17705, wait for one or more T16A count clock cycles and then run the counter.

In capture mode (CCAMD = 1)

When the counter value is captured at the external trigger signal (CAP0/2/4/6) edge selected using CAPATRG[1:0]/T16A\_CCCTLx register, the captured value is loaded to this register. At the same time a capture A interrupt can be generated, thus the captured counter value can be read out in the interrupt handler.

### T16A Comparator/Capture Ch.x B Data Registers (T16A\_CCBx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16A	0x5408	D15-0	CCB[15:0]	Compare/capture B data	0x0 to 0xffff	0x0	R/W	
Comparator/	0x5428			CCB15 = MSB				
Capture Ch.x B	0x5448			CCB0 = LSB				
Data Register	0x5468							
(T16A_CCBx)	(16 bits)							

### D[15:0] CCB[15:0]: Compare/Capture B Data Bits

In comparator mode (CCBMD/T16A\_CCCTL*x* register = 0)

Sets a compare B data, which will be compared with the counter value, through this register. The count data and the comparison timing vary depending on the CBUFEN/T16A\_CTL*x* register value. Refer to the CBUFEN/T16A\_CTL*x* register.

**Note**: After the T16A\_CCB*x* register has been set in the S1C17705, wait for one or more T16A count clock cycles and then run the counter.

In capture mode (CCBMD = 1)

When the counter value is captured at the external trigger signal (CAP1/3/5/7) edge selected using CAPBTRG[1:0]/T16A\_CCCTLx register, the captured value is loaded to this register. At the same time a capture B interrupt can be generated, thus the captured counter value can be read out in the interrupt handler.

### T16A Comparator/Capture Ch.x Interrupt Enable Registers (T16A\_IENx)

Register name	Address	Bit	Name	Function	Setting			g	Init.	R/W	Remarks
T16A	0x540a	D15–6	-	reserved	-		-	-	0 when being read.		
Comparator/	0x542a	D5	CAPBOWIE	Capture B overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Capture Ch.x	0x544a	D4	CAPAOWIE	Capture A overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Interrupt Enable	0x546a	D3	CAPBIE	Capture B interrupt enable	1	Enable	0	Disable	0	R/W	
Register	(16 bits)	D2	CAPAIE	Capture A interrupt enable	1	Enable	0	Disable	0	R/W	
(T16A_IEN <i>x</i> )		D1	CBIE	Compare B interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	CAIE	Compare A interrupt enable	1	Enable	0	Disable	0	R/W	

### D[15:6] Reserved

### D5 CAPBOWIE: Capture B Overwrite Interrupt Enable Bit

Enables or disables capture B overwrite interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

Setting CAPBOWIE to 1 enables capture B overwrite interrupt requests to the ITC. Setting it to 0 disables interrupts.

### D4 CAPAOWIE: Capture A Overwrite Interrupt Enable Bit

Enables or disables capture A overwrite interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

Setting CAPAOWIE to 1 enables capture A overwrite interrupt requests to the ITC. Setting it to 0 disables interrupts.

### D3 CAPBIE: Capture B Interrupt Enable Bit

Enables or disables capture B interrupts. 1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting CAPBIE to 1 enables capture B interrupt requests to the ITC. Setting it to 0 disables interrupts.

### D2 CAPAIE: Capture A Interrupt Enable Bit

Enables or disables capture A interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

Setting CAPAIE to 1 enables capture A interrupt requests to the ITC. Setting it to 0 disables interrupts.

### D1 CBIE: Compare B Interrupt Enable Bit

Enables or disables compare B interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

Setting CBIE to 1 enables compare B interrupt requests to the ITC. Setting it to 0 disables interrupts.

#### D0 CAIE: Compare A Interrupt Enable Bit

Enables or disables compare A interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting CAIE to 1 enables compare A interrupt requests to the ITC. Setting it to 0 disables interrupts.

### T16A Comparator/Capture Ch.x Interrupt Flag Registers (T16A\_IFLGx)

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
T16A	0x540c	D15–6	-	reserved	Γ	-		-	-	0 when being read.	
Comparator/	0x542c	D5	CAPBOWIF	Capture B overwrite interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Capture Ch.x	0x544c	D4	CAPAOWIF	Capture A overwrite interrupt flag	1	interrupt		interrupt not	0	R/W	
Interrupt Flag	0x546c	D3	CAPBIF	Capture B interrupt flag	1	occurred		occurred	0	R/W	
Register	(16 bits)	D2	CAPAIF	Capture A interrupt flag	1				0	R/W	
(T16A_IFLG <i>x</i> )		D1	CBIF	Compare B interrupt flag	]	1			0	R/W	
		D0	CAIF	Compare A interrupt flag	1	1			0	R/W	

#### D[15:6] Reserved

D5

#### CAPBOWIF: Capture B Overwrite Interrupt Flag Bit

Indicates whether the cause of capture B overwrite interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAPBOWIF is a T16A/T16A2 interrupt flag that is set to 1 when the capture B register is overwritten. CAPBOWIF is reset by writing 1.

### D4 CAPAOWIF: Capture A Overwrite Interrupt Flag Bit

Indicates whether the cause of capture A overwrite interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAPAOWIF is a T16A/T16A2 interrupt flag that is set to 1 when the capture A register is overwritten. CAPAOWIF is reset by writing 1.

### D3 CAPBIF: Capture B Interrupt Flag Bit

Indicates whether the cause of capture B interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAPBIF is a T16A/T16A2 interrupt flag that is set to 1 when the counter value is captured in the capture B register.

CAPBIF is reset by writing 1.

### D2 CAPAIF: Capture A Interrupt Flag Bit

Indicates whether the cause of capture A interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAPAIF is a T16A/T16A2 interrupt flag that is set to 1 when the counter value is captured in the capture A register.

CAPAIF is reset by writing 1.

### D1 CBIF: Compare B Interrupt Flag Bit

Indicates whether the cause of compare B interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CBIF is a T16A/T16A2 interrupt flag that is set to 1 when the counter reaches the value set in the compare B register.

CBIF is reset by writing 1.

### D0 CAIF: Compare A Interrupt Flag Bit

Indicates whether the cause of compare A interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAIF is a T16A/T16A2 interrupt flag that is set to 1 when the counter reaches the value set in the compare A register.

CAIF is reset by writing 1.

# 11 Clock Timer (CT)

# 11.1 CT Module Overview

The S1C17705/703 includes a clock timer module (CT) that uses the OSC1 oscillator as its clock source. This timer can be used for generating cyclic interrupts to implement a software clock function. The features of the CT module are listed below.

- 8-bit binary counter (128 Hz to 1 Hz)
- 32 Hz, 8 Hz, 2 Hz, and 1 Hz interrupts can be generated.

Figure 11.1.1 shows the CT configuration.




Figure 11.1.1 CT Configuration

The CT module consists of an 8-bit binary counter that uses the 256 Hz signal divided from the OSC1 clock as the input clock and allows data for each bit (128 Hz to 1 Hz) to be read out by software. The clock timer can also generate interrupts using the 32 Hz, 8 Hz, 2 Hz, and 1 Hz signals. This clock timer is normally used for various timing functions, such as a clock.

# 11.2 Operation Clock

The CT module uses the 256 Hz clock output by the CLG module as the operation clock. The CLG module generates this operation clock by dividing the OSC1 clock into 1/128, resulting in a frequency of 256 Hz when the OSC1 clock frequency is 32.768 kHz. The frequency described in this chapter will vary accordingly for other OSC1 clock frequencies.

The CLG module does not include a 256 Hz clock output control bit. The 256 Hz clock is normally supplied to the clock timer when the OSC1 oscillation is on.

For detailed information on OSC1 oscillator control, see the "Clock Generator (CLG)" chapter.

Note: The OSC1 oscillator must be turned on before the CT module can operate.

# 11.3 Timer Reset

Reset the timer by writing 1 to CTRST/CT\_CTL register. This clears the counter to 0. Apart from this operation, the counter is also cleared by an initial reset.

# 11.4 Timer RUN/STOP Control

Make the following settings before starting CT.

(1) If using interrupts, set the interrupt level and enable interrupts for the clock timer. See Section 11.5.

(2) Reset the timer. See Section 11.3.

The clock timer includes CTRUN/CT\_CTL register for Run/Stop control.

The clock timer starts operating when 1 is written to CTRUN. Writing 0 to CTRUN disables clock input and stops the operation.

This control does not affect the counter (CT\_CNT register) data. The counter data is retained even when the count is halted, allowing resumption of the count from that data.

If 1 is written to both CTRUN and CTRST simultaneously, the clock timer starts counting after resetting.

A cause of interrupt occurs during counting at the 32 Hz, 8 Hz, 2 Hz, and 1 Hz signal falling edges. If interrupts are enabled, an interrupt request is sent to the interrupt controller (ITC).




Figure 11.4.1 Clock Timer Timing Chart

**Notes:** • The clock timer switches to Run/Stop status synchronized with the 256 Hz signal falling edge after data is written to CTRUN. When 0 is written to CTRUN, the timer stops after counting an additional "+1." 1 is retained for CTRUN reading until the timer actually stops. Figure 11.4.2 shows the Run/Stop control timing chart.




Figure 11.4.2 Run/Stop Control Timing Chart

• Executing the slp instruction while the timer is running (CTRUN = 1) will destabilize the timer operation during restarting from SLEEP status. When switching to SLEEP status, stop the timer (CTRUN = 0) before executing the slp instruction.

# 11.5 CT Interrupts

The CT module includes functions for generating the following four kinds of interrupts:

32 Hz, 8 Hz, 2 Hz, and 1 Hz interrupts

The CT module outputs a single interrupt signal shared by the above four interrupt causes to the interrupt controller (ITC). The interrupt flag in the CT module should be read to identify the cause of interrupt that occurred.

### 32 Hz, 8 Hz, 2 Hz, and 1 Hz interrupts

The 32 Hz, 8 Hz, 2 Hz, and 1 Hz signal falling edges set the corresponding interrupt flag in the CT module to 1. At the same time, an interrupt request is sent to the ITC if the corresponding interrupt enable bit has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied. If the interrupt enable bit is set to 0 (interrupt disabled, default), no interrupt request will be sent to the ITC.

Cause of interrupt	Interrupt flag	Interrupt enable bit
32 Hz Interrupt	CTIF32/CT_IFLG register	CTIE32/CT_IMSK register
8 Hz Interrupt	CTIF8/CT_IFLG register	CTIE8/CT_IMSK register
2 Hz Interrupt	CTIF2/CT_IFLG register	CTIE2/CT_IMSK register
1 Hz Interrupt	CTIF1/CT_IFLG register	CTIE1/CT_IMSK register

Table 11 5 1	CT Interrupt Flags and Interrupt Enable Bits
	or interrupt riags and interrupt chable bits

For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** The CT module interrupt flag must be reset in the interrupt handler routine after a CT interrupt has occurred to prevent recurring interrupts.
  - Reset the interrupt flag before enabling CT interrupts with the interrupt enable bit to prevent occurrence of unwanted interrupt. The interrupt flag is reset by writing 1.

# **11.6 Control Register Details**

Address		Register name	Function
0x5000	CT_CTL	Clock Timer Control Register	Resets and starts/stops the timer.
0x5001	CT_CNT Clock Timer Counter Register		Counter data
0x5002	CT_IMSK	Clock Timer Interrupt Mask Register	Enables/disables interrupt.
0x5003	CT_IFLG	Clock Timer Interrupt Flag Register	Indicates/resets interrupt occurrence status.

The CT registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### Clock Timer Control Register (CT\_CTL)

Register name	Address	Bit	Name	Function	Setting			R/W	Remarks
Clock Timer	0x5000	D7–5	-	reserved		_	-	-	0 when being read.
Control Register	(8 bits)	D4	CTRST	Clock timer reset	1 Reset	0 Ignored	0	W	
(CT_CTL)		D3–1	-	reserved		-	-	-	
		D0	CTRUN	Clock timer run/stop control	1 Run	0 Stop	0	R/W	

### D[7:5] Reserved

### D4 CTRST: Clock Timer Reset Bit

Resets the clock timer.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Always 0 when read (default)

Writing 1 to this bit resets the counter to 0x0. When reset in Run state, the clock timer restarts immediately after resetting. The reset data 0x0 is retained when in Stop state.

#### D[3:1] Reserved

#### D0 CTRUN: Clock Timer Run/Stop Control Bit

Controls the clock timer Run/Stop. 1 (R/W): Run 0 (R/W): Stop (default)

The clock timer starts counting when CTRUN is written as 1 and stops when written as 0. The counter data is retained at Stop state until a reset or the next Run state.

### Clock Timer Counter Register (CT\_CNT)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Clock Timer	0x5001	D7–0	CTCNT[7:0]	Clock timer counter value	0x0 to 0xff	0x0	R	
Counter Register	(8 bits)							
(CT_CNT)								

### D[7:0] CTCNT[7:0]: Clock Timer Counter Value

The counter data can be read out. (Default: 0x0) This register is read-only and cannot be written to. The bits correspond to various frequencies, as follows: D7: 1 Hz, D6: 2 Hz, D5: 4 Hz, D4: 8 Hz, D3: 16 Hz, D2: 32 Hz, D1: 64 Hz, D0: 128 Hz

**Note**: The correct counter value may not be read out (reading is unstable) if the register is read while counting is underway. Read the counter register twice in succession and treat the value as valid if the values read are identical.

### Clock Timer Interrupt Mask Register (CT\_IMSK)

Register name	Address	Bit	Name	Function		Setting			Init.	R/W	Remarks
Clock Timer	0x5002	D7–4	-	reserved		-	-		-	-	0 when being read.
Interrupt Mask	(8 bits)	D3	CTIE32	32 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
Register		D2	CTIE8	8 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
(CT_IMSK)		D1	CTIE2	2 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	CTIE1	1 Hz interrupt enable	1	Enable	0	Disable	0	R/W	

This register enables or disables interrupt requests individually for the 32 Hz, 8 Hz, 2 Hz, and 1 Hz signals. Setting CTIE\* to 1 enables CT interrupts for the corresponding frequency signal falling edge, while setting to 0 disables interrupts.

D[7:4]	Reserved
D3	<b>CTIE32: 32 Hz Interrupt Enable Bit</b> Enables or disables 32 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)
D2	<b>CTIE8: 8 Hz Interrupt Enable Bit</b> Enables or disables 8 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)
D1	<b>CTIE2: 2 Hz Interrupt Enable Bit</b> Enables or disables 2 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)
D0	<b>CTIE1: 1 Hz Interrupt Enable Bit</b> Enables or disables 1 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)
<b>.</b>	

### Clock Timer Interrupt Flag Register (CT\_IFLG)

Register name	Address	Bit	Name	Function		Setting			Init.	R/W	Remarks
Clock Timer	0x5003	D7–4	-	reserved	-			-	-	0 when being read.	
Interrupt Flag	(8 bits)	D3	CTIF32	32 Hz interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Register		D2	CTIF8	8 Hz interrupt flag	1	interrupt		interrupt not	0	R/W	
(CT_IFLG)		D1	CTIF2	2 Hz interrupt flag	1	occurred		occurred	0	R/W	
		D0	CTIF1	1 Hz interrupt flag	1				0	R/W	

This register indicates the occurrence state of interrupt causes due to 32 Hz, 8 Hz, 2 Hz, and 1 Hz signals. If a CT interrupt occurs, identify the interrupt cause (frequency) by reading the interrupt flag in this register. CTIF\* is a CT module interrupt flag that is set to 1 at the falling edge of the corresponding 32 Hz, 8 Hz, 2 Hz, or 1 Hz interrupt. CTIF\* is reset by writing 1.

### D[7:4] Reserved

### D3 CTIF32: 32 Hz Interrupt Flag Bit

Indicates whether the cause of 32 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

### D2 CTIF8: 8 Hz Interrupt Flag Bit

Indicates whether the cause of 8 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

### D1 CTIF2: 2 Hz Interrupt Flag Bit

Indicates whether the cause of 2 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

### D0 CTIF1: 1 Hz Interrupt Flag Bit

Indicates whether the cause of 1 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

# **12** Stopwatch Timer (SWT)

# 12.1 SWT Module Overview

The S1C17705/703 includes a 1/100-second stopwatch timer module (SWT) that uses the OSC1 oscillator as its clock source. This timer can be used to implement a software stopwatch function. The features of the SWT module are listed below.

- Two 4-bit BCD counters (approximately 1/100 and 1/10-second counters)
- Approximately 100 Hz, approximately 10 Hz, and 1 Hz interrupts can be generated.

Figure 12.1.1 shows the SWT configuration.




Figure 12.1.1 SWT Configuration

The SWT module consists of two 4-bit BCD counters (1/100 and 1/10 second) that use the 256 Hz signal divided from the OSC1 clock as the input clock and allows count data to be read out by software.

The SWT module can also generate interrupts using the 100 Hz (approximately 100 Hz), 10 Hz (approximately 10 Hz), and 1 Hz signals.

# 12.2 Operation Clock

The SWT module uses the 256 Hz clock output by the CLG module as the operation clock. The CLG module generates this operation clock by dividing the OSC1 clock into 1/128, resulting in a frequency of 256 Hz when the OSC1 clock frequency is 32.768 kHz. The frequency described in this chapter will vary accordingly for other OSC1 clock frequencies. The CLG module does not include a 256 Hz clock output control bit. The 256 Hz clock is normally supplied to the SWT module when the OSC1 oscillation is on.

For detailed information on OSC1 oscillator control, see the "Clock Generator (CLG)" chapter.

Note: The OSC1 oscillator must be turned on before the SWT module can operate.

# 12.3 BCD Counters

The SWT module consists of 1/100-second and 1/10-second 4-bit BCD counters.

The 1/100-second and 1/10-second counter values can be read from BCD100[3:0]/SWT\_BCNT register and BCD10[3:0]/SWT\_BCNT register, respectively.

### **Count-up Pattern**

A feedback divider is used to generate 100 Hz, 10 Hz, and 1 Hz signals from the 256 Hz clock. The counter count-up pattern varies as shown in Figure 12.3.1.

### 12 STOPWATCH TIMER (SWT)




Figure 12.3.1 SWT Count-Up Patterns

The feedback divider generates an approximate 100 Hz signal at 2/256-second and 3/256-second intervals from the 256 Hz signal supplied from the CLG module.

The 1/100-second counter counts the approximate 100 Hz signal output by the feedback divider and generates an approximate 10 Hz signal at 25/256-second and 26/256-second intervals. Count-up will be pseudo 1/100-second counting at 2/256-second and 3/256-second intervals.

The 1/10-second counter counts the approximate 10 Hz signal generated by the 1/100-second counter at a ratio of 4:6, and generates a 1 Hz signal. Count-up will be pseudo 1/10-second counting at 25/256-second and 26/256-second intervals.

# 12.4 Timer Reset

Reset the SWT module by writing 1 to SWTRST/SWT\_CTL register. This clears the counter to 0. Apart from this operation, the counter is also cleared by initial reset.

# 12.5 Timer RUN/STOP Control

Make the following settings before starting SWT.

- (1) If using interrupts, set the interrupt level and enable interrupts for the SWT module. See Section 12.6.
- (2) Reset the timer. See Section 12.4.

The SWT module includes SWTRUN/SWT\_CTL register for Run/Stop control.

The timer starts operating when 1 is written to SWTRUN. Writing 0 to SWTRUN disables clock input and stops the operation. This control does not affect the counter (SWT\_BCNT register) data. The counter data is retained even when the count is halted, allowing resumption of the count from that data. If 1 is written to both SWTRUN and SWTRST simultaneously, the timer starts counting after resetting.

A cause of interrupt occurs during counting at the 100 Hz (approximate 100 Hz), 10 Hz (approximate 10 Hz), and 1 Hz signal falling edges. If interrupts are enabled, an interrupt request is sent to the interrupt controller (ITC).

### 12 STOPWATCH TIMER (SWT)




Figure 12.5.1 SWT Timing Chart

**Notes:** • The timer switches to Run/Stop status synchronized with the 256 Hz signal falling edge after data is written to SWTRUN. When 0 is written to SWTRUN, the timer stops after counting an additional "+1." 1 is retained for SWTRUN reading until the timer actually stops. Figure 12.5.2 shows the Run/Stop control timing chart.




Figure 12.5.2 Run/Stop Control Timing Chart

• Executing the slp instruction while the timer is running (SWTRUN = 1) will destabilize the timer operation during restarting from SLEEP status. When switching to SLEEP status, stop the timer (SWTRUN = 0) before executing the slp instruction.

# 12.6 SWT Interrupts

The SWT module includes functions for generating the following three kinds of interrupts: 100 Hz, 10 Hz, and 1 Hz interrupts

The SWT module outputs a single interrupt signal shared by the above three interrupt causes to the interrupt controller (ITC). The interrupt flag in the SWT module should be read to identify the cause of interrupt that occurred.

### 100 Hz, 10 Hz, 1 Hz interrupts

The 100 Hz (approximate 100 Hz), 10 Hz (approximate 10 Hz), and 1 Hz signal falling edges set the corresponding interrupt flag in the SWT module to 1. At the same time, an interrupt request is sent to the ITC if the corresponding interrupt enable bit has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

If the interrupt enable bit is set to 0 (interrupt disabled, default), no interrupt request will be sent to the ITC.

Cause of interrupt	Interrupt flag	Interrupt enable bit				
100 Hz Interrupt	SIF100/SWT_IFLG register	SIE100/SWT_IMSK register				
10 Hz Interrupt	SIF10/SWT_IFLG register	SIE10/SWT_IMSK register				
1 Hz Interrupt	SIF1/SWT_IFLG register	SIE1/SWT_IMSK register				

Table 12.6.1 SWT Interrupt Flags and Interrupt Enable Bits

For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** The SWT module interrupt flag must be reset in the interrupt handler routine after a stopwatch timer interrupt has occurred to prevent recurring interrupts.
  - Reset the interrupt flag before enabling SWT interrupts with the interrupt enable bit to prevent occurrence of unwanted interrupt. The interrupt flag is reset by writing 1.

# 12.7 Control Register Details

	Table 12.7.1 List of SWT Registers											
Address		Register name	Function									
0x5020	SWT_CTL	Stopwatch Timer Control Register	Resets and starts/stops the timer.									
0x5021	SWT_BCNT	Stopwatch Timer BCD Counter Register	BCD counter data									
0x5022	SWT_IMSK	Stopwatch Timer Interrupt Mask Register	Enables/disables interrupt.									
0x5023	SWT_IFLG	Stopwatch Timer Interrupt Flag Register	Indicates/resets interrupt occurrence status.									

The SWT registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### Stopwatch Timer Control Register (SWT\_CTL)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
Stopwatch	0x5020	D7–5	-	reserved	_	-	-	0 when being read.
Timer Control	(8 bits)	D4	SWTRST	Stopwatch timer reset	1 Reset 0 Ignored	0	W	
Register		D3–1	-	reserved	_	-	-	
(SWT_CTL)		D0	SWTRUN	Stopwatch timer run/stop control	1 Run 0 Stop	0	R/W	

### D[7:5] Reserved

### D4 SWTRST: Stopwatch Timer Reset Bit

Resets the SWT module.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Always 0 when read (default)

Writing 1 to this bit resets the counter to 0x0. When reset in Run state, the timer restarts immediately after resetting. The reset data 0x0 is retained when in Stop state.

### D[3:1] Reserved

### D0 SWTRUN: Stopwatch Timer Run/Stop Control Bit

Controls the timer Run/Stop.

1 (R/W): Run

0 (R/W): Stop (default)

The timer starts counting when SWTRUN is written as 1 and stops when written as 0. The counter data is retained at Stop state until a reset or the next Run state.

### Stopwatch Timer BCD Counter Register (SWT\_BCNT)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Stopwatch	0x5021	D7–4	BCD10[3:0]	1/10 sec. BCD counter value	0 to 9	0	R	
Timer BCD	(8 bits)							
Counter Register		D3–0	BCD100[3:0]	1/100 sec. BCD counter value	0 to 9	0	R	
(SWT_BCNT)								

#### D[7:4] BCD10[3:0]: 1/10 Sec. BCD Counter Value Bit

The 1/10-second counter BCD data can be read out. (Default: 0) This register is read-only and cannot be written to.

#### D[3:0] BCD100[3:0]: 1/100 Sec. BCD Counter Value Bit

The 1/100-second counter BCD data can be read out. (Default: 0) This register is read-only and cannot be written to. **Note**: The correct counter value may not be read out (reading is unstable) if the register is read while counting is underway. Read the counter register twice in succession and treat the value as valid if the values read are identical.

### Stopwatch Timer Interrupt Mask Register (SWT\_IMSK)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
Stopwatch	0x5022	D7–3	-	reserved			-		-	-	0 when being read.
Timer Interrupt	(8 bits)	D2	SIE1	1 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
Mask Register	ĺ	D1	SIE10	10 Hz interrupt enable	1	Enable	0	Disable	0	R/W	1
(SWT_IMSK)		D0	SIE100	100 Hz interrupt enable	1	Enable	0	Disable	0	R/W	

This register enables or disables interrupt requests individually for the 100 Hz, 10 Hz, and 1 Hz signals. Setting SIE\* to 1 enables SWT interrupts for the corresponding frequency signal falling edge, while setting to 0 disables interrupts.

#### D[7:3] Reserved

 D2 SIE1: 1 Hz Interrupt Enable Bit Enables or disables 1 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)
 D1 SIE10: 10 Hz Interrupt Enable Bit Enables or disables 10 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

D0 SIE100: 100 Hz Interrupt Enable Bit Enables or disables 100 Hz interrupts. 1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

## Stopwatch Timer Interrupt Flag Register (SWT\_IFLG)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
Stopwatch	0x5023	D7–3	-	reserved	Γ	-			-	-	0 when being read.
Timer Interrupt	(8 bits)	D2	SIF1	1 Hz interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Flag Register		D1	SIF10	10 Hz interrupt flag	1	interrupt		interrupt not	0	R/W	
(SWT_IFLG)		D0	SIF100	100 Hz interrupt flag	1	occurred		occurred	0	R/W	

This register indicates the occurrence state of interrupt causes due to 100 Hz, 10 Hz, and 1 Hz signals. If an SWT interrupt occurs, identify the interrupt cause (frequency) by reading the interrupt flag in this register. SIF\* is an SWT module interrupt flag that is set to 1 at the falling edge of the corresponding 100 Hz, 10 Hz, or 1 Hz interrupt. SIF\* is reset by writing 1.

### D[7:3] Reserved

### D2 SIF1: 1 Hz Interrupt Flag Bit

Indicates whether the cause of 1 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

### D1 SIF10: 10 Hz Interrupt Flag Bit

Indicates whether the cause of 10 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

### 12 STOPWATCH TIMER (SWT)

### D0 SIF100: 100 Hz Interrupt Flag Bit

Indicates whether the cause of 100 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

# 13 Watchdog Timer (WDT)

# 13.1 WDT Module Overview

The S1C17705/703 includes a watchdog timer module (WDT) that uses the OSC1 oscillator as its clock source. This timer is used to detect CPU runaway.

The features of WDT are listed below.

- 10-bit up counter
- Either reset or NMI can be generated if the counter overflows.

Figure 13.1.1 shows the WDT configuration.




Figure 13.1.1 WDT Configuration

The WDT module generates an NMI or reset (selectable via software) to the CPU if not reset within 131,072/fosci seconds (4 seconds when fosci = 32.768 kHz).

Reset WDT via software within this cycle to prevent NMI/resets, which in turn enables runaway detection for programs that do not pass through the handler routine.

# 13.2 Operation Clock

The WDT module uses the 256 Hz clock output by the CLG module as the operation clock. The CLG module generates this operation clock by dividing the OSC1 clock into 1/128, resulting in a frequency of 256 Hz when the OSC1 clock frequency is 32.768 kHz. The frequency described in this chapter will vary accordingly for other OSC1 clock frequencies. The CLG module does not include a 256 Hz clock output control bit. The 256 Hz clock is normally supplied to the WDT module when the OSC1 oscillation is on.

For detailed information on OSC1 oscillator control, see the "Clock Generator (CLG)" chapter.

# 13.3 WDT Control

### 13.3.1 NMI/Reset Mode Selection

WDTMD/WDT\_ST register is used to select whether an NMI signal or a reset signal is output when WDT has not been reset within the NMI/reset generation cycle.

To generate an NMI, set WDTMD to 0 (default). Set to 1 to generate a reset.

## 13.3.2 WDT Run/Stop Control

WDT starts counting when a value other than 0b1010 is written to WDTRUN[3:0]/WDT\_CTL register and stops when 0b1010 is written.

At initial reset, WDTRUN[3:0] is set to 0b1010 to stop the watchdog timer.

Since an NMI or reset may be generated immediately after running depending on the counter value, WDT should also be reset concurrently (before running the watchdog timer), as explained in the following section.

### 13.3.3 WDT Reset

To reset WDT, write 1 to WDTRST/WDT\_CTL register.

A location should be provided for periodically processing the routine for resetting WDT before an NMI or reset is generated when using WDT. Process this routine within 131,072/fosc1 second (4 seconds when fosc1 = 32.768 kHz) cycle.

After resetting, WDT starts counting with a new NMI/Reset generation cycle.

If WDT is not reset within the NMI/Reset generation cycle for any reason, the CPU is switched to interrupt processing by NMI or reset, the interrupt vector is read out, and the interrupt handler routine is executed. The reset and NMI vector addresses are TTBR + 0x0 and TTBR + 0x08.

If the counter overflows and generates an NMI without WDT being reset, WDTST/WDT\_ST register is set to 1. This bit is provided to confirm that WDT was the source of the NMI. The WDTST set to 1 is cleared to 0 by resetting WDT.

# 13.3.4 Operations in HALT and SLEEP Modes

### HALT mode

The WDT module operates in HALT mode, as the clock is supplied. HALT mode is therefore cleared by an NMI or reset if it continues for more than the NMI/reset generation cycle. To disable WDT while in HALT mode, stop WDT by writing 0b1010 to WDTRUN[3:0]/WDT\_CTL register before executing the halt instruction. Reset WDT before resuming operations after HALT mode is cleared.

### SLEEP mode

The clock supplied from the CLG module is stopped in SLEEP mode, which also stops WDT. To prevent generation of an unnecessary NMI or reset after clearing SLEEP mode, reset WDT before executing the slp instruction. WDT should also be stopped as required using WDTRUN[3:0].

# 13.4 Control Register Details

Table 13.4.1	List of WDT	Registers

			- 5
Address		Register name	Function
0x5040	WDT_CTL	Watchdog Timer Control Register	Resets and starts/stops the timer.
0x5041	WDT_ST	Watchdog Timer Status Register	Sets the timer mode and indicates NMI status.

The WDT registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

## Watchdog Timer Control Register (WDT\_CTL)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
Watchdog	0x5040	D7–5	-	reserved	-		-	-	0 when being read.
Timer Control	(8 bits)	D4	WDTRST	Watchdog timer reset	1 Reset	0 Ignored	0	W	
Register		D3–0	WDTRUN[3:0]	Watchdog timer run/stop control	Other than 1010	1010	1010	R/W	
(WDT_CTL)					Run	Stop			

### D[7:5] Reserved

### D4 WDTRST: Watchdog Timer Reset Bit

Resets WDT.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Always 0 when read (default)
- **Note**: To use WDT, it must be reset by writing 1 to this bit within the NMI/reset generation cycle (4 seconds when fosc1 = 32.768 kHz). This resets the up-counter to 0 and starts counting with a new NMI/reset generation cycle.

### D[3:0] WDTRUN[3:0]: Watchdog Timer Run/Stop Control Bits Controls WDT Run/Stop.

Values other than 0b1010 (R/W): Run 0b1010 (R/W): Stop (default)

Note: WDT must also be reset to prevent generation of an unnecessary NMI or Reset before starting WDT.

### Watchdog Timer Status Register (WDT\_ST)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
Watchdog	0x5041	D7–2	-	reserved	-			-	-	0 when being read.	
Timer Status	(8 bits)									-	
Register		D1	WDTMD	NMI/Reset mode select	1	Reset	0	NMI	0	R/W	
(WDT_ST)		D0	WDTST	NMI status	1	NMI occurred	0	Not occurred	0	R	

### D[7:2] Reserved

### D1 WDTMD: NMI/Reset Mode Select Bit

Selects NMI or reset generation on counter overflow.

1 (R/W): Reset

0 (R/W): NMI (default)

Setting this bit to 1 outputs a reset signal when the counter overflows. Setting to 0 outputs an NMI signal.

### D0 WDTST: NMI Status Bit

Indicates a counter overflow and NMI occurrence.

1 (R): NMI occurred (counter overflow)

0 (R): NMI not occurred (default)

This bit confirms that WDT was the source of the NMI. The WDTST set to 1 is cleared to 0 by resetting WDT.

This is also set by a counter overflow if reset output is selected, but is cleared by initial reset and cannot be confirmed.

# 14 UART


# 14.1 UART Module Overview

The S1C17705/703 includes a UART module for asynchronous communication. It includes a 2-byte receive data buffer and 1-byte transmit data buffer allowing successive data transfer. The UART module also includes an RZI modulator/demodulator circuit that enables IrDA 1.0-compatible infrared communications simply by adding basic external circuits.

The following shows the main features of the UART:

- Number of channels: 2 channels
- Transfer rate: 150 to 460,800 bps (150 to 115,200 bps in IrDA mode)
- Transfer clock: Internal clock (baud rate generator output) or an external clock (SCLK input) can be selected.
- Character length: 7 or 8 bits (LSB first)
- Parity mode: Even, odd, or no parity
- Stop bit: 1 or 2 bits
- Start bit: 1 bit fixed
- Supports full-duplex communications.
- Includes a 2-byte receive data buffer and a 1-byte transmit data buffer.
- Includes a baud rate generator with fine adjustment function.
- Includes an RZI modulator/demodulator circuit to support IrDA 1.0-compatible infrared communications.
- Can detect parity error, framing error, and overrun error during receiving.
- Can generate receive buffer full, transmit buffer empty, end of transmission and receive error interrupts.

Figure 14.1.1 shows the UART configuration.



**Note**: Two channels in the UART module have the same functions except for control register addresses. For this reason, the description in this chapter applies to both UART channels. The letter '*x*' in register and pin names refers to a channel number (0 or 1).

Example: UART\_CTLx register

Ch.0: UART\_CTL0 register Ch.1: UART\_CTL1 register

# 14.2 UART Input/Output Pins

Table 14.2.1 lists the UART input/output pins.

Pin name	I/O	Qty	Function						
SIN0 (Ch.0)	I	2	UART data input pin						
SIN1 (Ch.1)			Inputs serial data sent from an external serial device.						
SOUT0 (Ch.0)	0	2	UART data output pin						
SOUT1 (Ch.1)			Outputs serial data sent to an external serial device.						
SCLK0 (Ch.0)	1	2	UART clock input pin						
SCLK1 (Ch.1)			Inputs the transfer clock when an external clock is used.						

Table 14.2.1 List of UART Pins

The UART input/output pins (SIN*x*, SOUT*x*, SCLK*x*) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as UART input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

# 14.3 Baud Rate Generator

The UART module includes a baud rate generator to generate the transfer (sampling) clock. It consists of an 8-bit programmable timer with fine mode. The timer counts down from the initial value set via software and outputs an underflow signal when the counter underflows. The underflow signal is used to generate the transfer clock. The underflow cycle can be programmed by selecting the clock source and initial data, enabling the application program to obtain serial transfer rates as required. Fine mode provides a function that minimizes transfer rate errors.




Figure 14.3.1 Baud Rate Generator

### **Clock source settings**

The clock source can be selected from IOSC, OSC3, OSC1, or external clock using CLKSRC[1:0]/UART\_CLK*x* register.

CLKSRC[1:0]	Clock source						
0x3	External clock (SCLKx)						
0x2	OSC3						
0x1	OSC1						
0x0	IOSC						
	(Default: 0x0)						

Table 14.3.1 Clock Source Selection

- **Notes:** When using the UART transmit buffer empty interrupt in the S1C17705, the same clock source as the system clock must be selected using the CLKSRC[1:0]. It is not necessary to select the same clock source as the system clock in the S1C17703.
  - When inputting the external clock via the SCLKx pin, the clock duty ratio must be 50%.

When IOSC or OSC3 is selected as the clock source, use CLKDIV[1:0]/UART\_CLKx register to select the division ratio.

CLKDIV[1:0]	Division ratio
· · ·	
0x3	1/8
0x2	1/4
0x1	1/2
0x0	1/1
	(Default: 0x0)

Table 14.3.2 IOSC/OSC3 Division Ratio Selection


(Default: 0x0)

Clock supply to the counter is controlled using CLKEN/UART\_CLK*x* register. The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock selected to the counter.

### Initial counter value setting

BR[7:0]/UART\_BRx register is used to set the initial value for the down counter.

The initial counter value is preset to the down counter if the counter underflows. This means that the initial counter value and the count clock frequency determine the time elapsed between underflows.



Use the following equations to calculate the initial counter value for obtaining the desired transfer rate.


- $bps = \frac{ct\_clk}{\{(BR + 1) \times 16 + FMD\}}$   $BR = \left(\frac{ct\_clk}{bps} FMD 16\right) \div 16$   $ct\_clk: Count clock frequency (Hz)$  BR: BR[7:0] setting (0 to 255) bps: Transfer rate (bit/s) FMD: FMD[3:0] (fine mode) setting (0 to 15)
- Note: The UART transfer rate is capped at 460,800 bps (115,200 bps in IrDA mode). Do not set faster transfer rates.

### Fine Mode

Fine mode provides a function that minimizes transfer rate errors. The baud rate generator output clock can be set to the required frequency by selecting the appropriate clock source and initial counter data. Note that errors may occur, depending on the transfer rate. Fine mode extends the output clock cycle by delaying the underflow pulse from the counter. This delay can be specified with the FMD[3:0]/UART\_FMDx register. FMD[3:0] specifies the delay pattern to be inserted into a 16 underflow period. Inserting one delay extends the output clock cycle by one count clock cycle.

FMD[3:0]		Underflow number														
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
0x0	-	-	-	-	-	-	—	-	—	-	—	_	-	-	-	-
0x1	-	-	-	-	-	-	-	-	-	-	—	-	-	-	-	D
0x2	-	-	-	-	-	-	-	D	-	-	-	-	-	-	-	D
0x3	-	-	-	-	-	-	-	D	-	-	-	D	-	-	-	D
0x4	-	-	-	D	-	-	-	D	-	-	-	D	-	-	-	D
0x5	-	-	-	D	-	-	-	D	-	-	-	D	-	D	-	D
0x6	-	-	-	D	-	D	-	D	-	_	-	D	-	D	-	D
0x7	-	-	-	D	-	D	-	D	-	D	-	D	-	D	-	D
0x8	-	D	-	D	-	D	-	D	-	D	-	D	-	D	-	D
0x9	-	D	-	D	-	D	-	D	-	D	-	D	-	D	D	D
0xa	-	D	-	D	-	D	D	D	-	D	-	D	-	D	D	D
0xb	-	D	-	D	-	D	D	D	-	D	D	D	-	D	D	D
0xc	-	D	D	D	-	D	D	D	-	D	D	D	-	D	D	D
0xd	_	D	D	D	_	D	D	D	_	D	D	D	D	D	D	D
0xe	-	D	D	D	D	D	D	D	_	D	D	D	D	D	D	D
0xf	-	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

Table 14.3.3 Delay Patterns Specified by FMD[3:0]



At initial reset, FMD[3:0] is set to 0x0, preventing insertion of delay cycles.

**Note**: Make sure the UART is halted (RXEN/UART\_CTL*x* register = 0) before setting the baud rate generator.

## 14.4 Transfer Data Settings

Set the following conditions to configure the transfer data format.

- Data length: 7 or 8 bits
- Start bit: Fixed at 1 bit
- Stop bit: 1 or 2 bits
- Parity bit: Even, odd, or no parity
- **Note**: Make sure the UART is halted (RXEN/UART\_CTL*x* register = 0) before changing transfer data format settings.

#### **Data length**

The data length is selected by CHLN/UART\_MODx register. Setting CHLN to 0 (default) configures the data length to 7 bits. Setting CHLN to 1 configures it to 8 bits.

#### Stop bit

The stop bit length is selected by STPB/UART\_MOD*x* register. Setting STPB to 0 (default) configures the stop bit length to 1 bit. Setting STPB to 1 configures it to 2 bits.

#### Parity bit

Whether the parity function is enabled or disabled is selected by PREN/UART\_MOD*x* register. Setting PREN to 0 (default) disables the parity function. In this case, no parity bit is added to the transfer data and the data is not checked for parity when received. Setting PREN to 1 enables the parity function. In this case, a parity bit is added to the transfer data and the data is checked for parity when received. When the parity function is enabled, the parity mode is selected by PMD/UART\_MOD*x* register. Setting PMD to 0 (default) adds a parity bit and checks for even parity. Setting PMD to 1 adds a parity bit and checks for odd parity.

Sampling clock (sclk)		
CHLN = 0, PREN = 0, STPB = 0	s1 ( D0 ( D1 ) D2 ( D3 ) D4 ( D5 ) 1	D6 s2
CHLN = 0, PREN = 1, STPB = 0	s1 ( D0 ( D1 ) D2 ( D3 ) D4 ( D5 ) 1	D6 ( p ) s2
CHLN = 0, PREN = 0, STPB = 1	s1 ( D0 ( D1 ) D2 ( D3 ) D4 ( D5 ) 1	D6 s2 s3
CHLN = 0, PREN = 1, STPB = 1	s1 ( D0 ( D1 ) D2 ( D3 ) D4 ( D5 ) 1	D6 ( p ) s2 s3
CHLN = 1, PREN = 0, STPB = 0	<u>s1 ( D0 ( D1 ) D2 ( D3 ) D4 ( D5 ) 1</u>	D6 ( D7 ) s2
CHLN = 1, PREN = 1, STPB = 0	<u>s1 ( D0 ( D1 ) D2 ( D3 ) D4 ( D5 ( 1</u>	D6 ( D7 ) p ) s2
CHLN = 1, PREN = 0, STPB = 1	<u>s1 ( D0 ( D1 ) D2 ( D3 ) D4 ( D5 ) 1</u>	D6 ( D7 ) s2 s3
CHLN = 1, PREN = 1, STPB = 1		D6 ( D7 ) p ) s2 s3
	s1: start bit, s2 & s	s3: stop bit, p: parity bit
	Figure 14.4.1 Transfer Data Format	
	Seiko Epson Corporation	S1C17705/703 TECHNICAL MANUAL

# 14.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Select the input clock. (See Section 14.3.)
- (2) Program the baud rate generator to output the transfer clock. (See Section 14.3.)
- (3) Set the transfer data format. (See Section 14.4.)
- (4) To use the IrDA interface, set IrDA mode. (See Section 14.8.)
- (5) Set interrupt conditions to use UART interrupts. (See Section 14.7.)
- **Note**: Make sure the UART is halted (RXEN/UART\_CTL*x* register = 0) before changing the above settings.

#### **Enabling data transfers**

Set RXEN/UART\_CTLx register to 1 to enable data transfers. This puts the transmitter/receiver circuit in ready-to-transmit/receive status.

Note: Do not set RXEN to 0 while the UART is sending or receiving data.

#### Data transmission control

To start data transmission, write the transmit data to TXD[7:0]/UART\_TXDx register.

The data is written to the transmit data buffer, and the transmitter circuit starts sending data.


The buffer data is sent to the transmit shift register, and the start bit is output from the SOUTx pin. The data in the shift register is then output from the LSB. The transfer data bit is shifted in sync with the sampling clock rising edge and output in sequence via the SOUTx pin. Following output of MSB, the parity bit (if parity is enabled) and the stop bit are output.

The transmitter circuit includes three status flags: TDBE/UART\_STx register, TRBS/UART\_STx register, and TRED/UART\_STx register.

The TDBE flag indicates the transmit data buffer status. This flag switches to 0 when the application program writes data to the transmit data buffer and reverts to 1 when the buffer data is sent to the transmit shift register. An interrupt can be generated when this flag is set to 1 (see Section 14.7). Subsequent data is sent after confirming that the transmit data buffer is empty either by using this interrupt or by reading the TDBE flag. The transmit data buffer size is 1 byte, but a shift register is provided separately to allow data to be written while the previous data is being sent. Always confirm that the transmit data buffer is empty before writing transmit data. Writing data while the TDBE flag is 0 will overwrite earlier transmit data inside the transmit data buffer.

The TRBS flag indicates the shift register status. This flag switches to 1 when transmit data is loaded from the transmit data buffer to the shift register and reverts to 0 once the data is sent. Read this flag to check whether the transmitter circuit is operating or at standby.

The TRED switches to 1 when the TRBS flag reverts to 0 from 1, indicating that transmit operation has completed. An interrupt can be generated when this flag is set to 1 (see Section 14.7). Use this interrupt for transmission end processing. The TRED flag is reset to 0 by writing 1.



#### 14 UART

#### Data reception control

The receiver circuit is activated by setting RXEN to 1, enabling data to be received from an external serial device. When the external serial device sends a start bit, the receiver circuit detects its Low level and starts sampling the following data bits. The data bits are sampled at the sampling clock rising edge, and the lead bit is loaded into the receiver shift register as LSB. Once the MSB has been received into the shift register, the received data is loaded into the receive data buffer. If parity checking is enabled, the receiver circuit checks the received data at the same time by checking the parity bit received immediately after the MSB.

The receive data buffer, a 2-byte FIFO, receives data until full.

Received data in the buffer can be read from RXD[7:0]/UART\_RXDx register. The oldest data is read out first and data is cleared by reading.

The receiver circuit includes two buffer status flags: RDRY/UART\_STx register and RD2B/UART\_STx register.

The RDRY flag indicates that the receive data buffer still contains data. The RD2B flag indicates that the receive data buffer is full.

(1) RDRY = 0, RD2B = 0

The receive data buffer contents need not be read, since no data has been received.

(2) RDRY = 1, RD2B = 0

One 8-bit data has been received. Read the receive data buffer contents once. This resets the RDRY flag. The buffer reverts to state (1) above.

If the receive data buffer contents are read twice, the second data read will be invalid.

(3) RDRY = 1, RD2B = 1


Two 8-bit data have been received. Read the receive data buffer contents twice. The receive data buffer outputs the oldest data first. This resets the RD2B flag. The buffer then reverts to the state in (2) above. The second read outputs the most recent received data, after which the buffer reverts to the state in (1) above.

Even when the receive data buffer is full, the shift register can start receiving 8-bit data one more time. An overrun error will occur if receiving is finished before the receive data buffer has been read. In this case, the last received data cannot be read. The contents of the receive data buffer must be read out before an overrun error occurs. For detailed information on overrun errors, refer to Section 14.6.

The volume of data received can be checked by reading these flags.

The UART allows receive buffer full interrupts to be generated once data has been received in the receive data buffer. These interrupts can be used to read the receive data buffer. By default, a receive buffer full interrupt occurs when the receive data buffer receives one 8-bit data (status (2) above). This can be changed by setting RBFI/UART\_CTLx register to 1 so that an interrupt occurs when the receive data buffer receives two 8-bit data.

Three error flags are also provided in addition to the flags previously mentioned. See Section 14.6 for detailed information on flags and receive errors.



#### **Disabling data transfers**

After a data transfer is completed (both transmission and reception), write 0 to RXEN to disable data transfers.

**Note**: Setting RXEN to 0 empties the transmit data buffer, clearing any remaining data. The data being transferred cannot be guaranteed if RXEN is set to 0 while data is being sent or received. Make sure that the TDBE flag is 1 and the TRBS and RDRY flags are both 0 before disabling data transfer.

## 14.6 Receive Errors

Three different receive errors may be detected while receiving data.

Since receive errors are interrupt causes, they can be processed by generating interrupts. For more information on UART interrupt control, see Section 14.7.

#### **Parity error**

If PREN/UART\_MOD*x* register has been set to 1 (parity enabled), data received is checked for parity.

Data received in the shift register is checked for parity when sent to the receive data buffer. The matching is checked against the PMD/UART\_MOD*x* register setting (odd or even parity). If the result is a non-match, a parity error is issued, and the parity error flag PER/UART\_ST*x* register is set to 1. Even if this error occurs, the data received is sent to the receive data buffer, and the receiving operation continues. However, the received data cannot be guaranteed if a parity error occurs. The PER flag is reset to 0 by writing 1.

#### **Framing error**

A framing error occurs if the stop bit is received as 0 and the UART determines loss of sync. If the stop bit is set to two bits, only the first bit is checked.

The framing error flag FER/UART\_ST*x* register is set to 1 if this error occurs. The received data is still transferred to the receive data buffer if this error occurs and the receiving operation continues, but the data cannot be guaranteed, even if no framing error occurs for subsequent data receiving. The FER flag is reset to 0 by writing 1.

#### **Overrun error**

Even if the receive data buffer is full (two 8-bit data already received), the third data can be received in the shift register. However, if the receive data buffer is not emptied (by reading out data received) by the time this data has been received, the third data received in the shift register will not be sent to the buffer and an overrun error will occur. If an overrun error occurs, the overrun error flag OER/UART\_STx register is set to 1. The receiving operation continues even if this error occurs. The OER flag is reset to 0 by writing 1.

## 14.7 UART Interrupts

The UART includes a function for generating the following four different types of interrupts.

- Transmit buffer empty interrupt
- End of transmission interrupt
- Receive buffer full interrupt
- Receive error interrupt

Each UART channel outputs one interrupt signal shared by the four above interrupt causes to the interrupt controller (ITC). Inspect the status flag and error flag to determine the interrupt cause occurred.

#### Transmit buffer empty interrupt

To use this interrupt, set TIEN/UART\_CTLx register to 1. If TIEN is set to 1 while TDBE/UART\_STx register is 1 (transmit data buffer empty) or if TDBE is set to 1 (when the transmit data buffer becomes empty by loading the transmit data written to it to the shift register) while TIEN is 1, an interrupt request is sent to the ITC. An interrupt occurs if other interrupt conditions are met.

If TIEN is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

You can inspect the TDBE flag in the UART interrupt handler routine to determine whether the UART interrupt is attributable to a transmit buffer empty. If TDBE is 1, the next transmit data can be written to the transmit data buffer by the interrupt handler routine.

#### 14 UART

**Note**: When using the UART transmit buffer empty interrupt in the S1C17705, the same clock source as the system clock must be selected using the CLKSRC[1:0]/UART\_CLK*x* register. It is not necessary to select the same clock source as the system clock in the S1C17703.

#### End of transmission interrupt

To use this interrupt, set TEIEN/UART\_CTLx register to 1. If TEIEN is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When the TRBS flag is reset to 0, the UART sets TRED/UART\_STx register to 1, indicating that the transmit operation has completed. If end of transmission interrupts are enabled (TEIEN = 1), an interrupt request is sent simultaneously to the ITC.

An interrupt occurs if other interrupt conditions are met. You can inspect the TRED flag in the UART interrupt handler routine to determine whether the UART interrupt is attributable to an end of transmission. If TRED is 1, the transmission processing can be terminated.

#### **Receive buffer full interrupt**

To use this interrupt, set RIEN/UART\_CTLx register to 1. If RIEN is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If the specified volume of received data is loaded into the receive data buffer when a receive buffer full interrupt is enabled (RIEN = 1), the UART outputs an interrupt request to the ITC. If RBFI/UART\_CTLx register is 0, an interrupt request is output as soon as one received data is loaded into the receive data buffer (when RDRY/UART\_STx register is set to 1). If RBFI is 1, an interrupt request is output as soon as two received data are loaded into the receive data buffer (when RD2B/UART\_STx register is set to 1).

An interrupt occurs if other interrupt conditions are met. You can inspect the RDRY and RD2B flags in the UART interrupt handler routine to determine whether the UART interrupt is attributable to a receive buffer full. If RDRY or RD2B is 1, the received data can be read from the receive data buffer by the interrupt handler routine.

#### **Receive error interrupt**

To use this interrupt, set REIEN/UART\_CTLx register to 1. If REIEN is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

The UART sets an error flag, PER, FER, or OER/UART\_STx register to 1 if a parity error, framing error, or overrun error is detected when receiving data. If receive error interrupts are enabled (REIEN = 1), an interrupt request is sent simultaneously to the ITC.

If other interrupt conditions are satisfied, an interrupt occurs. You can inspect the PER, FER, and OER flags in the UART interrupt handler routine to determine whether the UART interrupt was caused by a receive error. If any of the error flags has the value 1, the interrupt handler routine will proceed with error recovery.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

## 14.8 IrDA Interface

This UART module includes an RZI modulator/demodulator circuit enabling implementation of IrDA 1.0-compatible infrared communication function simply by adding basic external circuits.

The transmit data output from the UART transmit shift register is input to the modulator circuit and output from the SOUTx pin after the Low pulse has been modulated to a  $3 \times \text{sclk16}$  cycle.




Figure 14.8.1 Transmission Signal Waveform

The received IrDA signal is input to the demodulator circuit and the Low pulse width is converted to  $16 \times \text{sclk}16$  cycles before entry to the receive shift register. The demodulator circuit uses the pulse detection clock selected separately from the transfer clock to detect Low pulses input (when minimum pulse width = 1.41 µs/115,200 bps).




Figure 14.8.2 Receive Signal Waveform

#### IrDA enable

To use the IrDA interface function, set IRMD/UART\_EXPx register to 1. This enables the RZI modulator/demodulator circuit.

Note: This setting must be performed before setting other UART conditions.

#### Serial data transfer control

Data transfer control in IrDA mode is identical to that for normal interfaces. For detailed information on data format settings and data transfer and interrupt control methods, refer to the preceding sections.

## 14.9 Control Register Details

Address		Register name	Function
0x4100	UART_ST0	UART Ch.0 Status Register	Indicates transfer, buffer and error statuses.
0x4101	UART_TXD0	UART Ch.0 Transmit Data Register	Transmit data
0x4102	UART_RXD0	UART Ch.0 Receive Data Register	Receive data
0x4103	UART_MOD0	UART Ch.0 Mode Register	Sets transfer data format.
0x4104	UART_CTL0	UART Ch.0 Control Register	Controls data transfer.
0x4105	UART_EXP0	UART Ch.0 Expansion Register	Sets IrDA mode.
0x4106	UART_BR0	UART Ch.0 Baud Rate Register	Sets baud rate.
0x4107	UART_FMD0	UART Ch.0 Fine Mode Register	Sets fine mode.
0x4120	UART_ST1	UART Ch.1 Status Register	Indicates transfer, buffer and error statuses.
0x4121	UART_TXD1	UART Ch.1 Transmit Data Register	Transmit data
0x4122	UART_RXD1	UART Ch.1 Receive Data Register	Receive data
0x4123	UART_MOD1	UART Ch.1 Mode Register	Sets transfer data format.
0x4124	UART_CTL1	UART Ch.1 Control Register	Controls data transfer.
0x4125	UART_EXP1	UART Ch.1 Expansion Register	Sets IrDA mode.
0x4126	UART_BR1	UART Ch.1 Baud Rate Register	Sets baud rate.
0x4127	UART_FMD1	UART Ch.1 Fine Mode Register	Sets fine mode.
0x506c	UART_CLK0	UART Ch.0 Clock Control Register	Selects the baud rate generator clock.
0x506d	UART_CLK1	UART Ch.1 Clock Control Register	Selects the baud rate generator clock.

Table 14.9.1 List of UART Registers

The UART registers are described in detail below. These are 8-bit registers.

Notes: • When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

- The following UART bits should be set with transfers disabled (RXEN = 0).
  - All UART\_MOD*x* register bits (STPB, PMD, PREN, CHLN)
  - RBFI bit in the UART\_CTLx register
  - All UART\_EXPx register bits (IRMD)
  - All UART\_BRx register bits (BR[7:0])
  - All UART\_FMDx register bits (FMD[3:0])
  - All UART\_CLKx register bits (CLKDIV[1:0], CLKSRC[1:0], CLKEN)

## UART Ch.x Status Registers (UART\_STx)

Register name	Address	Bit	Name	Function	Setting				Init.	R/W	Remarks
UART Ch.x	0x4100	D7	TRED	End of transmission flag	1	1 Completed 0 Not completed			0	R/W	Reset by writing 1.
Status Register	0x4120	D6	FER	Framing error flag	1	Error	0	Normal	0	R/W	
(UART_STx)	(8 bits)	D5	PER	Parity error flag	1	1 Error 0 Normal			0	R/W	
		D4	OER	Overrun error flag	1	1 Error 0 Normal		0	R/W		
		D3	RD2B	Second byte receive flag	1	Ready	0	Empty	0	R	
	[	D2	TRBS	Transmit busy flag	1	Busy	0	Idle	0	R	Shift register status
	[	D1	RDRY	Receive data ready flag	1	1 Ready 0 Empty		0	R		
		D0	TDBE	Transmit data buffer empty flag	1 Empty 0 Not empty		Not empty	1	R		

#### D7 TRED: End of Transmission Flag Bit

Indicates whether the transmit operation has completed or not.

- 1 (R): Completed
- 0 (R): Not completed (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

TRED is set to 1 when the TRBS flag is reset to 0 (when transmission has completed). TRED is reset by writing 1.

#### D6 FER: Framing Error Flag Bit

Indicates whether a framing error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

FER is set to 1 when a framing error occurs. Framing errors occur when data is received with the stop bit set to 0. FER is reset by writing 1.

#### D5 PER: Parity Error Flag Bit

Indicates whether a parity error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

PER is set to 1 when a parity error occurs. Parity checking is enabled only when PREN/ UART\_MOD*x* register is set to 1 and is performed when received data is transferred from the shift register to the receive data buffer. PER is reset by writing 1.

#### D4 OER: Overrun Error Flag Bit

Indicates whether an overrun error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

OER is set to 1 when an overrun error occurs. Overrun errors occur if the receive data buffer is full when data is received in the shift register. The receive data buffer is not overwritten even if this error occurs. The shift register is overwritten as soon as the error occurs.

OER is reset by writing 1.

#### D3 RD2B: Second Byte Receive Flag Bit

Indicates that the receive data buffer contains two received data.

- 1 (R): Second byte can be read
- 0 (R): Second byte not received (default)

RD2B is set to 1 when the second byte of data is loaded into the receive data buffer and is reset to 0 when the first data is read from the receive data buffer.

#### D2 TRBS: Transmit Busy Flag Bit

Indicates the transmit shift register status.

- 1 (R): Operating
- 0 (R): Standby (default)

TRBS is set to 1 when transmit data is loaded from the transmit data buffer into the shift register and is reset to 0 when the data transfer is completed. Inspect TRBS to determine whether the transmit circuit is operating or at standby.

#### D1 RDRY: Receive Data Ready Flag Bit

Indicates that the receive data buffer contains valid received data.

- 1 (R): Data can be read
- 0 (R): Buffer empty (default)

RDRY is set to 1 when received data is loaded into the receive data buffer and is reset to 0 when all data has been read from the receive data buffer.

#### D0 TDBE: Transmit Data Buffer Empty Flag Bit

Indicates the transmit data buffer status.

- 1 (R): Buffer empty (default)
- 0 (R): Data exists

TDBE is reset to 0 when transmit data is written to the transmit data buffer and is set to 1 when the data is transferred to the shift register.

## UART Ch.x Transmit Data Registers (UART\_TXDx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
UART Ch. <i>x</i> Transmit Data	0x4101 0x4121	D7–0		Transmit data TXD7(6) = MSB	0x0 to 0xff (0x7f)	0x0	R/W	
Register (UART_TXD <i>x</i> )	(8 bits)			TXD0 = LSB				

#### D[7:0] TXD[7:0]: Transmit Data

Write transmit data to be set in the transmit data buffer. (Default: 0x0)

The UART starts transmitting when data is written to this register. Data written to TXD[7:0] is retained until sent to the transmit data buffer.

Transmitting data from within the transmit data buffer generates a cause of transmit buffer empty interrupt.

TXD7 (MSB) is invalid in 7-bit mode.

Serial converted data is output from the SOUTx pin beginning with the LSB, in which the bits set to 1 are output as High level and bits set to 0 as Low level signals.

This register can also be read.

## UART Ch.x Receive Data Registers (UART\_RXDx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
UART Ch.x	0x4102	D7–0	RXD[7:0]	Receive data in the receive data	0x0 to 0xff (0x7f)	0x0	R	Older data in the buf-
Receive Data	0x4122			buffer				fer is read out first.
Register	(8 bits)			RXD7(6) = MSB				
(UART_RXDx)				RXD0 = LSB				

#### D[7:0] RXD[7:0]: Receive Data

Data in the receive data buffer is read out in sequence, starting with the oldest. Received data is placed in the receive data buffer. The receive data buffer is a 2-byte FIFO that allows proper data reception until it fills, even if data is not read out. If the buffer is full and the shift register also contains received data, an overrun error will occur, unless the data is read out before reception of the subsequent data starts.

The receive circuit includes two receive buffer status flags: RDRY/UART\_STx register and RD2B/UART\_STx register. The RDRY flag indicates the presence of valid received data in the receive data buffer, while the RD2B flag indicates the presence of two received data in the receive data buffer.

A receive buffer full interrupt occurs when the received data in the receive data buffer reaches the number specified by RBFI/UART\_CTLx register.

0 is loaded into RXD7 in 7-bit mode.

Serial data input via the SINx pin is converted to parallel, with the initial bit as LSB, the High level bit as 1, and the Low level bit as 0. This data is then loaded into the receive data buffer. This register is read-only. (Default: 0x0)

## UART Ch.x Mode Registers (UART\_MODx)

			<u> </u>	•							
Register name	Address	Bit	Name	Function		Setting			Init.	R/W	Remarks
UART Ch.x	0x4103	D7–5	-	reserved	_				-	-	0 when being read.
Mode Register	0x4123	D4	CHLN	Character length select	1	8 bits	0	7 bits	0	R/W	-
(UART_MOD <i>x</i> )	(8 bits)	D3	PREN	Parity enable	1 With parity 0 No parity				0	R/W	
		D2	PMD	Parity mode select	1	Odd	0	Even	0	R/W	1
		D1	STPB	Stop bit select	1 2 bits 0 1 bit		0	R/W			
		D0	-	reserved	-				-	-	0 when being read.

#### D[7:5] Reserved

#### D4 CHLN: Character Length Select Bit

Selects the serial transfer data length. 1 (R/W): 8 bits 0 (R/W): 7 bits (default)

#### D3 PREN: Parity Enable Bit

Enables the parity function. 1 (R/W): With parity 0 (R/W): No parity (default)

PREN is used to select whether received data parity checking is performed and whether a parity bit is added to transmit data. Setting PREN to 1 parity-checks the received data. A parity bit is automatically added to the transmit data. If PREN is set to 0, no parity bit is checked or added.

#### D2 PMD: Parity Mode Select Bit

Selects the parity mode. 1 (R/W): Odd parity 0 (R/W): Even parity (default)

Writing 1 to PMD selects odd parity; writing 0 to it selects even parity. Parity checking and parity bit addition are enabled only when PREN is set to 1. The PMD setting is disabled if PREN is 0.

#### D1 STPB: Stop Bit Select Bit

Selects the stop bit length. 1 (R/W): 2 bits 0 (R/W): 1 bit (default)

Writing 1 to STPB selects 2 stop bits; writing 0 to it selects 1 bit. The start bit is fixed at 1 bit.

#### D0 Reserved

## UART Ch.x Control Registers (UART\_CTLx)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
UART Ch.x	0x4104	D7	TEIEN	End of transmission int. enable	1	Enable	0	Disable	0	R/W	
Control Register	0x4124	D6	REIEN	Receive error int. enable	1	Enable	0	Disable	0	R/W	
(UART_CTLx)	(8 bits)	D5	RIEN	Receive buffer full int. enable 1 Enable 0 Disable				0	R/W		
		D4	TIEN	Transmit buffer empty int. enable	1	Enable	0	Disable	0	R/W	
		D3–2	-	reserved	_		-	-	0 when being read.		
		D1	RBFI	Receive buffer full int. condition setup	1 2 bytes 0 1 byte		0	R/W			
		D0	RXEN	UART enable	1 Enable 0 Disable		0	R/W			

#### D7 TEIEN: End of Transmission Interrupt Enable Bit

Enables interrupt requests to the ITC when transmit operation has completed.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to terminate transmit processing using interrupts.

#### D6 REIEN: Receive Error Interrupt Enable Bit

Enables interrupt requests to the ITC when a receive error occurs.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to process receive errors using interrupts.

#### D5 RIEN: Receive Buffer Full Interrupt Enable Bit

Enables interrupt requests to the ITC caused when the received data quantity in the receive data buffer reaches the quantity specified in RBFI.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to read received data using interrupts.

#### D4 TIEN: Transmit Buffer Empty Interrupt Enable Bit

Enables interrupt requests to the ITC caused when transmission data in the transmit data buffer is sent to the shift register (i.e. when data transmission begins).

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to write data to the transmit data buffer using interrupts.

#### 14 UART

#### D[3:2] Reserved

#### D1 RBFI: Receive Buffer Full Interrupt Condition Setup Bit

Sets the quantity of data in the receive data buffer to generate a receive buffer full interrupt.

1 (R/W): 2 bytes

0 (R/W): 1 byte (default)

If receive buffer full interrupts are enabled (RIEN = 1), the UART outputs an interrupt request to the ITC when the quantity of received data specified by RBFI is loaded into the receive data buffer.

If RBFI is 0, an interrupt request is output as soon as one received data is loaded into the receive data buffer (when RDRY/UART\_STx register is set to 1). If RBFI is 1, an interrupt request is output as soon as two received data are loaded into the receive data buffer (when RD2B/UART\_STx register is set to 1).

#### D0 RXEN: UART Enable Bit

Enables data transfer by the UART. 1 (R/W): Enabled

0 (R/W): Disabled (default)

Set RXEN to 1 before starting UART transfers. Setting RXEN to 0 disables data transfers. Set the transfer conditions while RXEN is 0.

Disabling transfers by writing 0 to RXEN also clears the transmit data buffer.

## UART Ch.x Expansion Registers (UART\_EXPx)

Register name	Address	Bit	Name	Function	Setting			R/W	Remarks
UART Ch.x	0x4105	D7–1	-	reserved		-	-	-	0 when being read.
Expansion	0x4125								
Register	(8 bits)								
(UART_EXPx)		D0	IRMD	IrDA mode select	1 On	0 Off	0	R/W	

#### D[7:1] Reserved

#### D0 IRMD: IrDA Mode Select Bit

Switches the IrDA interface function on and off. 1 (R/W): On 0 (R/W): Off (default)

Set IRMD to 1 to use the IrDA interface. When IRMD is set to 0, this module functions as a normal UART, with no IrDA functions.

## UART Ch.*x* Baud Rate Registers (UART\_BR*x*)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
UART Ch.x	0x4106	D7–0	BR[7:0]	Baud rate setting	0x0 to 0xff	0x0	R/W	
Baud Rate	0x4126			-				
Register	(8 bits)							
(UART_BRx)								

#### D[7:0] BR[7:0]: Baud Rate Setting Bits

Sets the initial counter value of the baud rate generator. (Default: 0x0)

The counter in the baud rate generator repeats counting from the value set in this register to occurrence of counter underflow to generate the transfer (sampling) clock.

Use the following equations to calculate the initial counter value for obtaining the desired transfer rate.

$$bps = \frac{ct\_clk}{\{(BR + 1) \times 16 + FMD\}}$$
$$BR = \left(\frac{ct\_clk}{bps} - FMD - 16\right) \div 16$$

ct\_clk: Count clock frequency (Hz)

BR: BR[7:0] setting (0 to 255)

bps: Transfer rate (bit/s)

FMD: FMD[3:0] (fine mode) setting (0 to 15)

## UART Ch.x Fine Mode Registers (UART\_FMDx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
UART Ch.x	0x4107	D7–4	-	reserved	_	-	-	0 when being read.
Fine Mode	0x4127	D3–0	FMD[3:0]	Fine mode setup	0x0 to 0xf	0x0	R/W	Set a number of times
Register	(8 bits)			-				to insert delay into a
(UART_FMD <i>x</i> )								16-underflow period.

#### D[7:4] Reserved

#### D[3:0] FMD[3:0]: Fine Mode Setup Bits


Corrects the transfer rate error. (Default: 0x0)

FMD[3:0] specifies the delay pattern to be inserted into a 16 underflow period of the baud rate generator output clock. Inserting one delay extends the output clock cycle by one count clock cycle.

	Underflow number															
FMD[3:0]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
0x0	-	-	_	-	-	-	_	-	-	-	_	_	_	_	_	-
0x1	-	-	-	-	-	-	-	-	-	-	_	-	-	-	-	D
0x2	-	-	_	-	-	-	-	D	-	-	-	-	-	-	_	D
0x3	-	-	-	-	-	-	-	D	-	-	-	D	-	-	-	D
0x4	-	-	-	D	-	-	-	D	-	-	-	D	-	-	-	D
0x5	-	-	-	D	-	-	-	D	-	-	-	D	-	D	-	D
0x6	-	-	-	D	-	D	-	D	-	-	-	D	-	D	-	D
0x7	-	-	_	D	-	D	-	D	-	D	-	D	-	D	-	D
0x8	-	D	-	D	-	D	-	D	-	D	-	D	_	D	-	D
0x9	-	D	_	D	-	D	-	D	-	D	-	D	_	D	D	D
0xa	-	D	-	D	-	D	D	D	-	D	1	D	-	D	D	D
0xb	-	D	-	D	-	D	D	D	-	D	D	D	-	D	D	D
0xc	-	D	D	D	-	D	D	D	-	D	D	D	-	D	D	D
0xd	-	D	D	D	-	D	D	D	-	D	D	D	D	D	D	D
0xe	-	D	D	D	D	D	D	D	-	D	D	D	D	D	D	D
Oxf	-	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

Table 14 9 2	Delay Patterns	Snecified h	v FMD[3:0]
14.3.2	Delay I allerna	s opecilieu b	y i wiD[3.0]

D: Indicates the insertion of a delay cycle.



Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
UART Ch.x	0x506c	D7–6	-	reserved	-	_	-	-	0 when being read.
Clock Control	0x506d	D5–4	CLKDIV	Clock division ratio select	CLKDIV[1:0]	Division ratio	0x0	R/W	When the clock
Register	(8 bits)		[1:0]		0x3	1/8			source is IOSC or
(UART_CLKx)					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
		D3–2	CLKSRC	Clock source select	CLKSRC[1:0]	Clock source	0x0	R/W	
			[1:0]		0x3	External clock			
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	-	-	-	-	0 when being read.
		D0	CLKEN	Count clock enable	1 Enable	0 Disable	0	R/W	

## UART Ch.x Clock Control Registers (UART\_CLKx)

#### D[7:6] Reserved

#### D[5:4] CLKDIV[1:0]: Clock Division Ratio Select Bits

Selects the division ratio for generating the count clock of the baud rate generator when IOSC or OSC3 is used as the clock source.

Table 14.9.3 IOSC/OS	C3 Division Ratio Selection
CLKDIV[1:0]	Division ratio
0x3	1/8
0x2	1/4
0x1	1/2
0x0	1/1

(Default: 0x0)

#### CLKSRC[1:0]: Clock Source Select Bits D[3:2]

Selects the count clock source for the baud rate generator.

Table 14.9.4 Cloc	k Source Selection
CLKSRC[1:0]	Clock source
0x3	External clock (EXCLx)
0x2	OSC3
0x1	OSC1
0x0	IOSC

Table 14.9.4 Clock Source Selection	Table 14.9.4	Clock Source Selection
-------------------------------------	--------------	------------------------

(Default: 0x0)

Note: When using the UART transmit buffer empty interrupt in the S1C17705, the same clock source as the system clock must be selected using the CLKSRC[1:0]. It is not necessary to select the same clock source as the system clock in the S1C17703.

#### D1 Reserved

#### **D0 CLKEN: Count Clock Enable Bit**

Enables or disables the count clock supply to the counter of the baud rate generator.

1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock selected to the counter.

# **15 SPI**

## 15.1 SPI Module Overview

The S1C17705/703 includes a synchronized serial interface module (SPI) with three communication channels. The following shows the main features of the SPI:

- Supports both master and slave modes.
- Data length: 8 bits fixed
- Supports both MSB first and LSB first modes.
- Contains one-byte receive data buffer and one-byte transmit data buffer.
- Supports full-duplex communications.
- Data transfer timing (clock phase and polarity variations) is selectable from among 4 types.
- Can generate receive buffer full and transmit buffer empty interrupts.

Figure 15.1.1 shows the SPI module configuration.




Figure 15.1.1 SPI Module Configuration (1 channel)

**Note**: Three channels in the SPI module have the same functions except for control register addresses. For this reason, the description in this chapter applies to all SPI channels. The '*x*' in the register name indicates the channel number (0 to 2).

Example: SPI\_CTLx register

Ch.0: SPI\_CTL0 register Ch.1: SPI\_CTL1 register Ch.2: SPI\_CTL2 register

# 15.2 SPI Input/Output Pins

Table 15.2.1 lists the SPI pins.

	Table 15.2.1 List of SPI Pins								
Pin name	I/O	Qty	Function						
SDI0 (Ch.0)	1	3	SPI Ch.x data input pin						
SDI1 (Ch.1)			Inputs serial data from SPI bus.						
SDI2 (Ch.2)									
SDO0 (Ch.0)	0	3	SPI Ch.x data output pin						
SDO1 (Ch.1)			Outputs serial data to SPI bus.						
SDO2 (Ch.2)			If the slave mode is selected on the S1C17703, the Hi-Z state is kept when the						
			High signal is entered in the #SPISS pin (the slave state is not selected).						

Pin name	I/O	Qty	Function
SPICLK0 (Ch.0)	I/O	3	SPI Ch.x external clock input/output pin
SPICLK1 (Ch.1)			Outputs SPI clock when SPI is in master mode.
SPICLK2 (Ch.2)			Inputs external clock when SPI is used in slave mode.
#SPISS0 (Ch.0)	I	3	SPI Ch.x slave select signal (active Low) input pin
#SPISS1 (Ch.1)			SPI (Slave mode) is selected as a slave device by Low input to this pin.
#SPISS2 (Ch.2)			

The SPI input/output pins (SDLx, SDOx, SPICLKx, #SPISSx) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as SPI input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

Note: In master mode, use the general-purpose I/O port (P) to output a slave select signal.


## 15.3 SPI Clock

The master mode SPI generates the SPI clock using the 16-bit timer (T16) Ch.2 output clock or a PCLK/4 clock. This clock is output from the SPICLKx pin to the slave device while also driving the shift register.

Use MCLK/SPI\_CTLx register to select whether the T16 Ch.2 output clock or PCLK/4 clock is used.

Setting MCLK to 1 selects the T16 Ch.2 output clock; setting to 0 selects the PCLK/4 clock.

Using the T16 Ch.2 output clock enables programmable transfer rates. For more information on T16 control, see the "16-bit Timers (T16)" chapter.



In slave mode, the SPI clock is input via the SPICLKx pin.

## 15.4 Data Transfer Condition Settings

The SPI module can be set to master or slave modes. The SPI clock polarity/phase and bit direction (MSB first/LSB first) can also be set via the SPI\_CTL*x* register. The data length is fixed at 8 bits.

**Note**: Make sure the SPI module is halted (SPEN/SPI\_CTL*x* register = 0) before master/slave mode selection and clock condition settings.

#### Master/slave mode selection

MSSL/SPI\_CTLx register is used to set the SPI module to master mode or slave mode. Setting MSSL to 1 sets master mode; setting it to 0 (default) sets slave mode. In master mode, data is transferred using the internal clock. In slave mode, data is transferred by inputting the master device clock.

#### SPI clock polarity and phase settings

The SPI clock polarity is selected by CPOL/SPI\_CTLx register. Setting CPOL to 1 treats the SPI clock as active Low; setting it to 0 (default) treats it as active High.

The SPI clock phase is selected by CPHA/SPI\_CTLx register.

As shown below, these control bits set transfer timing.




Figure 15.4.1 Clock and Data Transfer Timing

#### MSB first/LSB first settings

Use MLSB/SPI\_CTL*x* register to select whether the data MSB or LSB is input/output first. MSB first is selected when MLSB is 0 (default); LSB first is selected when MLSB is 1.

## 15.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Select the SPI clock source. (See Section 15.3.)
- (2) Select master mode or slave mode. (See Section 15.4.)
- (3) Set clock conditions. (See Section 15.4.)
- (4) Set the interrupt conditions to use SPI interrupts. (See Section 15.6.)

Note: Make sure the SPI is halted (SPEN/SPI\_CTLx register = 0) before setting the above conditions.

#### **Enabling data transfers**

Set SPEN/SPI\_CTLx register to 1 to enable SPI operations. This enables SPI transfers and clock input/output.

Note: Do not set SPEN to 0 when the SPI module is transferring data.

#### Data transmission control

To start data transmission, write the transmit data to SPTDB[7:0]/SPI\_TXDx register.

The data is written to the transmit data buffer, and the SPI module starts sending data. The buffer data is sent to the transmit shift register. In master mode, the module starts clock output from the SPICLKx pin. In slave mode, the module awaits clock input from the SPICLKx pin. The data in the shift register is shifted in sequence at the clock rising or falling edge, as determined by CPHA/SPI\_CTLx register and CPOL/SPI\_CTLx register (see Figure 15.4.1) and sent from the SDOx pin.

The SPI module includes two status flags for transfer control: SPTBE/SPI\_STx register and SPBSY/SPI\_STx register.

The SPTBE flag indicates the transmit data buffer status. This flag switches to 0 when the application program writes data to the SPI\_TXD*x* register (transmit data buffer) and reverts to 1 when the buffer data is sent to the transmit shift register. An interrupt can be generated when this flag is set to 1 (see Section 15.6). Subsequent data is sent after confirming that the transmit data buffer is empty either by using this interrupt or by inspecting the SPTBE flag. The transmit data buffer size is 1 byte, but a shift register is provided separately to allow data to be written while the previous data is being sent. Always confirm that the transmit data buffer is empty before writing transmit data. Writing data while the SPTBE flag is 0 will overwrite earlier transmit data inside the transmit data buffer.

In master mode, the SPBSY flag indicates the shift register status. This flag switches to 1 when transmit data is loaded from the transmit data buffer to the shift register and reverts to 0 once the data is sent. Read this flag to check whether the SPI module is operating or at standby.

In slave mode, SPBSY flag indicates the SPI slave selection signal (#SPISSx pin) status. The flag is set to 1 when the SPI module is selected as a slave module and is set to 0 when the module is not selected.

- Notes: Do not set transmit data to SPTDB when SPEN is set to 0.
  - When the SPI module is used in master mode with CPHA set to 0, the clock may change a minimum of one system clock (PCLK) cycle time from change of the first transmit data bit.




Figure 15.5.1 SDOx and SPICLKx Change Timings when CPHA = 0

The half SPICLK*x* cycle will be secured from change of data to change of the clock for the second and following transmit data bits and the second and following bytes during continuous transfer.

#### Data reception control

In master mode, write dummy data to SPTDB[7:0]/SPI\_TXDx register. Writing to the SPI\_TXDx register creates the trigger for reception as well as transmission start. Writing actual transmit data enables simultaneous transmission and reception.

This starts the SPI clock output from the SPICLKx pin.

In slave mode, the module waits until the clock is input from the SPICLK*x* pin. There is no need to write to the SPI\_TXD*x* register if no transmission is required. The receiving operation is started by the clock input from the master device. If data is transmitted simultaneously, write transmit data to the SPI\_TXD*x* register before the clock is input.

The data is received in sequence in the shift register at the rising or falling edge of the clock determined by CPHA/SPI\_CTLx register and CPOL/SPI\_CTLx register. (See Figure 15.4.1.) The received data is loaded into the receive data buffer once the 8 bits of data are received in the shift register.

The received data in the buffer can be read from SPRDB[7:0]/SPI\_RXDx register.

The SPI module includes SPRBF/SPI\_STx register for reception control.

The SPRBF flag indicates the receive data buffer status. This flag is set to 1 when the data received in the shift register is loaded into the receive data buffer, indicating that the received data can be read out. It reverts to 0 when the buffer data is read out from the SPI\_RXD*x* register. An interrupt can be generated as soon as the flag is set to 1 (see Section 15.6). The received data should be read out either by using this interrupt or by inspecting the SPRBF flag to confirm that the receive data buffer contains valid received data. The receive data buffer is 1 byte in size, but a shift register is also provided, enabling received data to be retained in the buffer even while the subsequent data is being received. Note that the receive data buffer should be read out before receiving the subsequent data is complete. If receiving the subsequent data is complete before the receive data buffer contents are read out, the newly received data will overwrite the previous received data in the buffer.

In master mode, the SPBSY flag indicating the shift register status can be used in the same way while transferring data.




Figure 15.5.2 Data Transferring Timing Chart (MSB first)

#### **Disabling data transfers**

After a data transfer is completed (both transmission and reception), write 0 to SPEN to disable data transfers. Confirm that the SPTBE flag is 1 and the SPBSY flag is 0 before disabling data transfer. The data being transferred cannot be guaranteed if SPEN is set to 0 while data is being sent or received.

## 15.6 SPI Interrupts

Each channel of the SPI module includes a function for generating the following two different types of interrupts.

- Transmit buffer empty interrupt
- Receive buffer full interrupt

The SPI channel outputs one interrupt signal shared by the two above interrupt causes to the interrupt controller (ITC). Inspect the status flag to determine the interrupt cause occurred.

#### Transmit buffer empty interrupt

To use this interrupt, set SPTIE/SPI\_CTLx register to 1. If SPTIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When transmit data written to the transmit data buffer is transferred to the shift register, the SPI module sets SPTBE/SPI\_STx register to 1, indicating that the transmit data buffer is empty. If transmit buffer empty interrupts are enabled (SPTIE = 1), an interrupt request is sent simultaneously to the ITC.

An interrupt occurs if other interrupt conditions are met. You can inspect the SPTBE flag in the SPI interrupt handler routine to determine whether the SPI interrupt is attributable to a transmit buffer empty. If SPTBE is 1, the next transmit data can be written to the transmit data buffer by the interrupt handler routine.

#### Receive buffer full interrupt

To use this interrupt, set SPRIE/SPI\_CTLx register to 1. If SPRIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When data received in the shift register is loaded into the receive data buffer, the SPI module sets SPRBF/SPI\_STx register to 1, indicating that the receive data buffer contains readable received data. If receive buffer full interrupts are enabled (SPRIE = 1), an interrupt request is output to the ITC at the same time.

An interrupt occurs if other interrupt conditions are met. You can inspect the SPRBF flag in the SPI interrupt handler routine to determine whether the SPI interrupt is attributable to a receive buffer full. If SPRBF is 1, the received data can be read from the receive data buffer by the interrupt handler routine.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

# **15.7 Control Register Details**

Address		Register name	Function
0x4320	SPI_ST0	SPI Ch.0 Status Register	Indicates transfer and buffer statuses.
0x4322	SPI_TXD0	SPI Ch.0 Transmit Data Register	Transmit data
0x4324	SPI_RXD0	SPI Ch.0 Receive Data Register	Receive data
0x4326	SPI_CTL0	SPI Ch.0 Control Register	Sets the SPI mode and enables data transfer.
0x4380	SPI_ST1	SPI Ch.1 Status Register	Indicates transfer and buffer statuses.
0x4382	SPI_TXD1	SPI Ch.1 Transmit Data Register	Transmit data
0x4384	SPI_RXD1	SPI Ch.1 Receive Data Register	Receive data
0x4386	SPI_CTL1	SPI Ch.1 Control Register	Sets the SPI mode and enables data transfer.
0x43a0	SPI_ST2	SPI Ch.2 Status Register	Indicates transfer and buffer statuses.
0x43a2	SPI_TXD2	SPI Ch.2 Transmit Data Register	Transmit data
0x43a4	SPI_RXD2	SPI Ch.2 Receive Data Register	Receive data
0x43a6	SPI_CTL2	SPI Ch.2 Control Register	Sets the SPI mode and enables data transfer.

Table 15.7.1 List of SPI Registers

The SPI registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

## SPI Ch.x Status Registers (SPI\_STx)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
SPI Ch.x Status	0x4320	D15–3	-	reserved		-	-		-	-	0 when being read.
Register	0x4380	D2	SPBSY	Transfer busy flag (master)	1	Busy	0	Idle	0	R	
(SPI_ST <i>x</i> )	0x43a0			ss signal low flag (slave)	1	ss = L	0	ss = H			
	(16 bits)	D1	SPRBF	Receive data buffer full flag	1	Full	0	Not full	0	R	
		D0	SPTBE	Transmit data buffer empty flag	1	Empty	0	Not empty	1	R	

#### D[15:3] Reserved

#### D2 SPBSY: Transfer Busy Flag Bit (Master Mode)/ss Signal Low Flag Bit (Slave Mode)

#### Master mode

Indicates the SPI transfer status.

1 (R): Operating

0 (R): Standby (default)

SPBSY is set to 1 when the SPI starts data transfer in master mode and is maintained at 1 while transfer is underway. It is cleared to 0 once the transfer is complete.

#### Slave mode

Indicates the slave selection (#SPISS*x*) signal status.

- 1 (R): Low level (this SPI is selected)
- 0 (R): High level (this SPI is not selected) (default)

SPBSY is set to 1 when the master device asserts the #SPISSx signal to select this SPI module (slave device). It is returned to 0 when the master device clears the SPI module selection by negating the #SPISSx signal.

#### D1 SPRBF: Receive Data Buffer Full Flag Bit

Indicates the receive data buffer status.

1 (R): Data full

0 (R): No data (default)

SPRBF is set to 1 when data received in the shift register is sent to the receive data buffer (when receiving is completed), indicating that the data can be read. It reverts to 0 once the buffer data is read from the SPI\_RXDx register.

#### D0 SPTBE: Transmit Data Buffer Empty Flag Bit

Indicates the transmit data buffer status.

- 1 (R): Empty (default)
- 0 (R): Data exists

SPTBE is set to 0 when transmit data is written to the SPI\_TXDx register (transmit data buffer), and is set to 1 when the data is transferred to the shift register (when transmission starts). Transmission data must be written to the SPI\_TXDx register when this bit is 1.

### SPI Ch.x Transmit Data Registers (SPI\_TXDx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
SPI Ch.x	0x4322	D15–8	-	reserved	_	-	-	0 when being read.
Transmit Data	0x4382	D7–0	SPTDB[7:0]	SPI transmit data buffer	0x0 to 0xff	0x0	R/W	
Register	0x43a2			SPTDB7 = MSB				
(SPI_TXD <i>x</i> )	(16 bits)			SPTDB0 = LSB				

#### D[15:8] Reserved

#### D[7:0] SPTDB[7:0]: SPI Transmit Data Buffer Bits

Sets transmit data to be written to the transmit data buffer. (Default: 0x0)

In master mode, transmission is started by writing data to this register. In slave mode, the contents of this register are sent to the shift register and transmission begins when the clock is input from the master.

SPTBE/SPI\_ST*x* register is set to 1 (empty) as soon as data written to this register has been transferred to the shift register. A transmit buffer empty interrupt is generated at the same time. The subsequent transmit data can then be written, even while data is being transmitted.

Serial converted data is output from the SDOx pin, with the bit set to 1 as High level and the bit set to 0 as Low level.

**Note**: Make sure that SPEN is set to 1 before writing data to the SPI\_TXD*x* register to start data transmission/reception.

## SPI Ch.x Receive Data Registers (SPI\_RXDx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
SPI Ch.x	0x4324	D15-8	-	reserved	_	-	-	0 when being read.
Receive Data	0x4384	D7–0	SPRDB[7:0]	SPI receive data buffer	0x0 to 0xff	0x0	R	
Register	0x43a4			SPRDB7 = MSB				
(SPI_RXD <i>x</i> )	(16 bits)			SPRDB0 = LSB				

#### D[15:8] Reserved

#### D[7:0] SPRDB[7:0]: SPI Receive Data Buffer Bits

Contains the received data. (Default: 0x0)

SPRBF/SPI\_ST*x* register is set to 1 (data full) as soon as data is received and the shift register data has been transferred to the receive data buffer. A receive buffer full interrupt is generated at the same time. Data can then be read until subsequent data is received. If receiving the subsequent data is completed before the register has been read out, the new received data overwrites the contents.

Serial data input from the SDLx pin is converted to parallel, with the High level bit set to 1 and the Low level bit set to 0. The data is the loaded into this register.

This register is read-only.

## SPI Ch.x Control Registers (SPI\_CTLx)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
SPI Ch.x Con-	0x4326	D15-10	-	reserved			-		-	-	0 when being read.
trol Register	0x4386	D9	MCLK	SPI clock source select	1	T16 Ch.2	0	PCLK/4	0	R/W	
(SPI_CTLx)	0x43a6	D8	MLSB	LSB/MSB first mode select	1	LSB	0	MSB	0	R/W	
	(16 bits)	D7–6	-	reserved		-	-		-	-	0 when being read.
		D5	SPRIE	Receive data buffer full int. enable	1	Enable	0	Disable	0	R/W	
		D4	SPTIE	Transmit data buffer empty int. enable	1	Enable	0	Disable	0	R/W	
		D3	СРНА	Clock phase select	1	Data out	0	Data in	0	R/W	These bits must be
		D2	CPOL	Clock polarity select	1	Active L	0	Active H	0	R/W	set before setting
		D1	MSSL	Master/slave mode select	1	Master	0	Slave	0	R/W	SPEN to 1.
		D0	SPEN	SPI enable	1	Enable	0	Disable	0	R/W	

**Note**: Do not access to the SPI\_CTL*x* register while SPBSY/SPI\_ST*x* register is set to 1 or SPRBF/ SPI\_ST*x* register is set to 1 (while data is being transmitted/received).

#### D[15:10] Reserved

#### D9 MCLK: SPI Clock Source Select Bit

Selects the SPI clock source. 1 (R/W): 16-bit timer Ch.2 0 (R/W): PCLK/4 (default)

#### D8 MLSB: LSB/MSB First Mode Select Bit

Selects whether data is transferred with MSB first or LSB first. 1 (R/W): LSB first 0 (R/W): MSB first (default)

#### D[7:6] Reserved

#### D5 SPRIE: Receive Data Buffer Full Interrupt Enable Bit

Enables or disables SPI receive data buffer full interrupts. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting SPRIE to 1 enables the output of SPI interrupt requests to the ITC due to a receive data buffer full. These interrupt requests are generated when the data received in the shift register is transferred to the receive data buffer (when reception is completed).

SPI interrupts are not generated by receive data buffer full if SPRIE is set to 0.

#### D4 SPTIE: Transmit Data Buffer Empty Interrupt Enable Bit

Enables or disables SPI transmit data buffer empty interrupts. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting SPTIE to 1 enables the output of SPI interrupt requests to the ITC due to a transmit data buffer empty. These interrupt requests are generated when the data written to the transmit data buffer is transferred to the shift register (when transmission starts).

SPI interrupts are not generated by transmit data buffer empty if SPTIE is set to 0.

#### D3 CPHA: Clock Phase Select Bit

Selects the SPI clock phase. (Default: 0) Set the data transfer timing together with CPOL. (See Figure 15.7.1.)

#### D2 CPOL: Clock Polarity Select Bit

Selects the SPI clock polarity. 1 (R/W): Active Low 0 (R/W): Active High (default)

Set the data transfer timing together with CPHA. (See Figure 15.7.1.)




Figure 15.7.1 Clock and Data Transfer Timing

#### D1 MSSL: Master/Slave Mode Select Bit

Sets the SPI module to master or slave mode. 1 (R/W): Master mode 0 (R/W): Slave mode (default)

Setting MSSL to 1 selects master mode; setting it to 0 selects slave mode. Master mode performs data transfer with the internal clock. In slave mode, data is transferred by inputting the clock from the master device.

#### D0 SPEN: SPI Enable Bit

Enables or disables SPI module operation. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting SPEN to 1 starts the SPI module operation, enabling data transfer. Setting SPEN to 0 stops the SPI module operation.

Note: The SPEN bit should be set to 0 before setting the CPHA, CPOL, and MSSL bits.

# 16 I<sup>2</sup>C Master (I2CM)

## 16.1 I2CM Module Overview

The S1C17705/703 includes an I<sup>2</sup>C master (I2CM) module that supports two-wire communications. The I2CM module operates as an I<sup>2</sup>C bus master device and can communicate with I<sup>2</sup>C-compliant slave devices. The following shows the main features of I2CM:

- Operates as an I<sup>2</sup>C bus master device (as single master only).
- Supports standard (100 kbps) and fast (400 kbps) modes.
- Supports 8-bit data length only (MSB first).
- 7-bit addressing mode (10-bit addressing is possible by software control.)
- Includes one-byte receive data buffer and one-byte transmit data buffer.
- Can generate start, repeated start, and stop conditions.
- Supports half-duplex communications.
- Supports clock stretch function.
- Includes a noise filter function to help improve the reliability of data transfers.
- Can generate transmit buffer empty and receive buffer full interrupts.

Figure 16.1.1 shows the I2CM configuration.




Figure 16.1.1 I2CM Module Configuration

# 16.2 I2CM Input/Output Pins

Table 16.2.1 lists the I2CM pins.

Table 16.2.1 List of I2CM Pins

Pin name	I/O	Qty	Function
SDA0	I/O	1	I2CM data input/output pin (see Note below)
			Inputs serial data from the I <sup>2</sup> C bus. Also outputs serial data to the I <sup>2</sup> C bus.
SCL0	I/O	1	I2CM clock input/output pin (see Note below)
			Inputs SCL line status. Also outputs a serial clock.

The I2CM input/output pins (SDA0, SCL0) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as I2CM input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

#### 16 I<sup>2</sup>C MASTER (I2CM)

Note: The pins go to high impedance status when the port function is switched.

The SCL0 and SDA0 pins do not output a high level, so these lines should be pulled up to VDD with an external pull-up resistor. Be sure to avoid pulling these pins up to a voltage that exceeds the VDD level.




Figure 16.2.1 I<sup>2</sup>C Connection Example

## **16.3 Synchronization Clock**

The I2CM module uses the internal clock (I2CM clock) output by the 16-bit timer (T16) Ch.3 as the synchronization clock. This clock is output from the SCL0 pin to the slave device while also driving the shift register. The clock should be programmed to output a signal matching the transfer rate from T16 Ch.3. For more information on T16 control, see the "16-bit Timers (T16)" chapter.

When the I2CM module is used to communicate with a slave device that performs clock stretching, the maximum transfer rate is limited to 50 kbps in standard mode or 200 kbps in fast mode.

The I2CM module does not function as a slave device. The SCL0 input pin is used to check the I<sup>2</sup>C bus SCL signal status. It is not used for synchronization clock input.

# 16.4 Settings Before Data Transfer

The I2CM module includes an optional noise filter function that can be selected via the application program.

#### Noise filter function

The I2CM module includes a function for filtering noise from the SDA0 and SCL0 pin input signals. This function is enabled by setting NSERM/I2CM\_CTL register to 1. Note that using this function requires setting the I2CM clock (T16 Ch.3 output clock) frequency to 1/6 or less of PCLK.

## 16.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Configure T16 Ch.3 to output the I2CM clock. (See the T16 module chapter.)
- (2) Select the option function. (See Section 16.4.)
- (3) Set the interrupt conditions to use I2CM interrupts. (See Section 16.6.)
- **Note**: Make sure the I2CM module is halted (I2CMEN/I2CM\_EN register = 0) before changing the above settings.

#### **Enabling data transfers**

Set I2CMEN/I2CM\_EN register to 1 to enable I2CM operations. This enables I2CM transfers and clock input/ output.

Note: Do not set I2CMEN to 0 when the I2CM module is transferring data.

#### Starting Data transfer

To start data transfers, the I<sup>2</sup>C master (this module) must generate a start condition. The slave address is then sent to establish communications.

#### (1) Generating start condition

The start condition applies when the SCL line is maintained at High and the SDA line is pulled down to Low.




Figure 16.5.1 Start Condition

The start condition is generated by setting STRT/I2CM\_CTL register to 1. STRT is automatically reset to 0 once the start condition is generated. The I<sup>2</sup>C bus is busy from this point on.

#### (2) Slave address transmission

Once the start condition has been generated, the I<sup>2</sup>C master (this module) sends a bit indicating the slave address and transfer direction for communications. I<sup>2</sup>C slave addresses are either 7-bit or 10-bit. This module uses an 8-bit transfer data register to send the slave address and transfer direction bit, enabling single transfers in 7-bit address mode. In 10-bit mode, data is sent twice or three times under software control. Figure 16.5.2 shows the configuration of the address data.




Figure 16.5.2 Transmit Data Specifying Slave Address and Transfer Direction

The transfer direction bit indicates the data transfer direction after the slave address has been sent. This is set to 0 when sending data from the master to the slave and to 1 when receiving data from the slave. To send a slave address, set the address with the transfer direction bit to RTDT[7:0]/I2CM\_DAT register. At the same time, set TXE/I2CM\_DAT register transmitting the address to 1.

After the slave address has been output, data can be sent and received as many times as required. Data must be sent or received according to the transfer direction set together with the slave address.

#### Data transmission control

The procedure for transmitting data is described below. Data transmission is performed by the same procedure as for slave address transmission.

To send byte data, set the transmit data to RTDT[7:0] and set TXE to 1 to transmit 1 byte.

When TXE is set to 1, the I2CM module begins data transmission in sync with the clock. If the previous data is currently being transmitted, data transmission starts after this has been completed. The I2CM module first transfers the data written to the shift register, then starts outputting the clock from the SCL0 pin. TXE is reset to 0 at this point and a cause of interrupt occurs, enabling the subsequent transmission data and TXE to be set.

The data bits in the shift register are shifted in sequence at the clock falling edge and output via the SDA0 pin with the MSB leading. The I2CM module outputs 9 clocks with each data transmission. In the 9th clock cycle, the I2CM module sets the SDA line into high impedance to receive an ACK or NAK sent from the slave device. The slave device returns ACK (0) to the master if the data is received. If the data is not received, the SDA line is not pulled down, which the I2CM module interprets to mean a NAK (1) (transmission failed).




Figure 16.5.3 ACK and NAK

The I2CM module includes two status bits for transmission control: TBUSY/I2CM\_CTL register and RTACK/ I2CM\_DAT register.

The TBUSY flag indicates the data transmission status. This flag becomes 1 when transmission starts (including slave address transmission) and reverts to 0 once data transmission ends. Inspect the flag to check whether the I2CM module is currently transmitting or at standby.

The RTACK bit indicates whether or not the slave device returned an ACK for the previous transmission. RT-ACK is 0 if an ACK was returned and 1 if ACK was not returned.

#### Data reception control

The procedure for receiving data is described below. When receiving data, the slave address must be sent with the transfer direction bit set to 1.

To receive data, set RXE/I2CM\_DAT register to 1 for receiving 1 byte. When TXE/I2CM\_DAT register is set to 1 for sending the slave address, RXE can also be set to 1 at the same time. If both TXE and RXE are set to 1, TXE takes priority.

When RXE is set to 1, allowing receiving to start, the I2CM module starts outputting the clock from the SCL0 pin with the SDA line at high impedance. The data is shifted into the shift register from the MSB first in sync with the clock.

RXE is reset to 0 when D7 is loaded.

The received data is loaded to RTDT[7:0] once the 8-bit data has been received in the shift register.

The I2CM module includes two status bits for receive control: RBRDY/I2CM\_DAT register and RBUSY/ I2CM\_CTL register.

The RBRDY flag indicates the received data status. This flag becomes 1 when the data received in the shift register is loaded to RTDT[7:0] and reverts to 0 when the received data is read out from RTDT[7:0]. Interrupts can also be generated once the flag value becomes 1.

The RBUSY flag indicates the receiving operation status. This flag is 1 when receiving starts and reverts to 0 when the data is received. Inspect the flag to determine whether the I2CM module is currently receiving or in standby.

The I2CM module outputs 9 clocks with each data reception. In the 9th clock cycle, an ACK or NAK is sent to the slave via the SDA0 pin. The bit state sent can be set in RTACK/I2CM\_DAT register. To send ACK, set RTACK to 0. To send NAK, set RTACK to 1.

#### End of data transfers (Generating stop condition)

To end data transfers after all data has been transferred, the I<sup>2</sup>C master (this module) must generate a stop condition. The stop condition applies when the SCL line is maintained at High and the SDA line is pulled up from Low to High.



Figure 16.5.4 Stop Condition

The stop condition is generated by setting STP/I2CM\_CTL register to 1.

When STP is set to 1, the I2CM module pulls up the I<sup>2</sup>C bus SDA line from Low to High with the SCL line maintained at High to generate a stop condition. The I<sup>2</sup>C bus subsequently switches to free state.

Before STP can be set to 1, confirm that TBUSY or RBUSY is reset to 0 from 1 (this indicates that the I2CM module has finished data transmit/receive operation) and then make the wait time longer than 1/4 of the I<sup>2</sup>C clock cycle set. When generating a stop condition to the slave device with a clock stretch function, STP must be set to 1 after data transfer (including ACK/NAK transfer) has finished and the time for the slave device to finish clock stretching has elapsed. STP is reset to 0 when the stop condition is generated.

#### Continuing data transfer (Generating Repeated start condition)

To make it possible to continue with a different data transfer after data transfer completion, the I<sup>2</sup>C master (this module) can generate a repeated start condition.




Figure 16.5.5 Repeated Start Condition


The repeated start condition is generated by setting STRT/I2CM\_CTL register to 1 when the I<sup>2</sup>C bus is busy. STRT is automatically reset to 0 once the repeated start condition is generated. Slave address transmission is subsequently possible with the I<sup>2</sup>C bus remaining in the busy state.

#### Disabling data transfer


After the stop condition has been generated, write 0 to I2CMEN to disable data transfers. To determine whether the stop condition has been generated, check to see if STP is automatically cleared to 0 after it is set to 1 by polling.

When I2CMEN is set to 0 while the I<sup>2</sup>C bus is in busy status, the SCL0 and SDA0 output levels and transfer data at that point cannot be guaranteed.

#### **Timing chart**



#### 16 I<sup>2</sup>C MASTER (I2CM)



## 16.6 I2CM Interrupts

The I2CM module includes a function for generating the following two different types of interrupts.

- Transmit buffer empty interrupt
- Receive buffer full interrupt

The I2CM module outputs one interrupt signal shared by the two above interrupt causes to the interrupt controller (ITC).

#### Transmit buffer empty interrupt

To use this interrupt, set TINTE/I2CM\_ICTL register to 1. If TINTE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If transmit buffer empty interrupts are enabled (TINTE = 1), an interrupt request is output to the ITC as soon as the transmit data set in RTDT[7:0]/I2CM\_DAT register is transferred to the shift register.

The transmit buffer empty interrupt will only occur during data transmission.

#### To clear the cause of transmit buffer empty interrupt

The cause of transmit buffer empty interrupt can be cleared by writing data to RTDT[7:0]/I2CM\_DAT register. If TXE/I2CM\_DAT register is set to 0 at the same time, I2CM only clear the cause of interrupt without sending the data written.

#### **Receive buffer full interrupt**

To use this interrupt, set RINTE/I2CM\_ICTL register to 1. If RINTE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If receive buffer full interrupts are enabled (RINTE = 1), an interrupt request is output to the ITC as soon as the data received in the shift register is loaded to RTDT[7:0].

The receive buffer full interrupt will only occur during data reception.

#### To clear the cause of receive buffer full interrupt

The cause of receive buffer full interrupt can be cleared by reading data from RTDT[7:0]/I2CM\_DAT register.

**Note**: After an I2CM interrupt occurs, determine whether a transmit buffer empty interrupt or a receive buffer full interrupt has occurred according to the I<sup>2</sup>C master transmit/receive processing being executed at that time. Note that it cannot be checked using a register.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

## 16.7 Control Register Details

Table 16.7.1	List of I2CM Registers
--------------	------------------------

Address		Register name	Function
0x4340	I2CM_EN	I <sup>2</sup> C Master Enable Register	Enables the I <sup>2</sup> C master module.
0x4342	I2CM_CTL	I <sup>2</sup> C Master Control Register	Controls the I <sup>2</sup> C master operation and indicates transfer status.
0x4344	I2CM_DAT	I <sup>2</sup> C Master Data Register	Transmit/receive data
0x4346	I2CM_ICTL	I <sup>2</sup> C Master Interrupt Control Register	Controls the I <sup>2</sup> C master interrupt.

The I2CM module registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

## I<sup>2</sup>C Master Enable Register (I2CM\_EN)

Register name	Address	Bit	Name	Function		Sett	ing	Init.	R/W	Remarks
I <sup>2</sup> C Master En-	0x4340	D15–1	-	reserved	Γ		-	-	-	0 when being read.
able Register	(16 bits)									
(I2CM_EN)		D0	I2CMEN	I <sup>2</sup> C master enable	1	Enable	0 Disable	0	R/W	

#### D[15:1] Reserved

#### D0 I2CMEN: I<sup>2</sup>C Master Enable Bit

Enables or disables I2CM module operation. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting I2CMEN to 1 starts the I2CM module operation, enabling data transfer. Setting I2CMEN to 0 stops the I2CM module operation.

Register name	Address	Bit	Name	Function		Sett	ing	Init.	R/W	Remarks
I <sup>2</sup> C Master Con-	0x4342	D15-10	-	reserved		_		-	-	0 when being read.
trol Register	(16 bits)	D9	RBUSY	Receive busy flag	1	Busy	0 Idle	0	R	
(I2CM_CTL)		D8	TBUSY	Transmit busy flag	1	Busy	0 Idle	0	R	
		D7–5	-	reserved		-		-	-	0 when being read.
		D4	NSERM	Noise remove on/off	1	On	0 Off	0	R/W	
		D3–2	-	reserved		-		-	-	0 when being read.
		D1	STP	Stop control	1	Stop	0 Ignored	0	R/W	
		D0	STRT	Start control	1	Start	0 Ignored	0	R/W	

## I<sup>2</sup>C Master Control Register (I2CM\_CTL)

#### D[15:10] Reserved

#### D9 RBUSY: Receive Busy Flag Bit

Indicates the I2CM receiving status.

1 (R): Operating

0 (R): Standby (default)

RBUSY is set to 1 when the I2CM starts data receiving and is maintained at 1 while receiving is underway. It is cleared to 0 once reception is completed.

#### D8 TBUSY: Transmit Busy Flag Bit

Indicates the I2CM transmission status.

- 1 (R): Operating
- 0 (R): Standby (default)

TBUSY is set to 1 when the I2CM starts data transmission and is maintained at 1 while transmission is underway. It is cleared to 0 once transmission is completed.

#### D[7:5] Reserved

#### D4 NSERM: Noise Remove On/Off Bit

Turns the noise filter function on or off. 1 (R/W): On 0 (R/W): Off (default)

The I2CM module includes a function for filtering noise from the SDA0 and SCL0 pin input signals. This function is enabled by setting NSERM to 1. Note that using this function requires setting the I2CM clock (T16 Ch.3 output clock) frequency to 1/6 or less of PCLK.

#### D[3:2] Reserved

#### D1 STP: Stop Control Bit

Generates the stop condition.

1 (R/W): Stop condition generated

0 (R/W): Ineffective (default)

By setting STP to 1, the I2CM module generates the stop condition by pulling up the I<sup>2</sup>C bus SDA line from Low to High with the SCL line maintaining at High. The I<sup>2</sup>C bus subsequently becomes free. Note that the stop condition will be generated only if STP is 1 and TXE/I2CM\_DAT register, RXE/I2CM\_DAT register, RXE/I2CM\_DAT register, and STRT are set to 0 when data transfer is completed (including ACK transfer). STP is automatically reset to 0 if the stop condition is generated.

#### D0 STRT: Start Control Bit

Generates the start condition.

1 (R/W): Start condition generated

0 (R/W): Ineffective (default)

By setting STRT to 1, the I2CM module generates the start condition by pulling down the I<sup>2</sup>C bus SDA line to Low with SCL line maintaining at High.

The repeated start condition can be generated by setting STRT to 1 when the I<sup>2</sup>C bus is busy.

STRT is automatically reset to 0 once the start condition or repeated start condition is generated. The I<sup>2</sup>C bus subsequently becomes busy.

## I<sup>2</sup>C Master Data Register (I2CM\_DAT)

Register name	Address	Bit	Name	Function		Set	ting	J	Init.	R/W	Remarks
I <sup>2</sup> C Master Data	0x4344	D15–12	-	reserved		-	-		-	-	0 when being read.
Register	(16 bits)	D11	RBRDY	Receive buffer ready flag	1	Ready	0	Empty	0	R	
(I2CM_DAT)		D10	RXE	Receive execution	1	Receive	0	Ignored	0	R/W	
		D9	TXE	Transmit execution	1	Transmit	0	Ignored	0	R/W	
		D8	RTACK	Receive/transmit ACK	1	Error	0	ACK	0	R/W	
		D7–0	RTDT[7:0]	Receive/transmit data		0x0 te	o 0	xff	0x0	R/W	
				RTDT7 = MSB							
				RTDT0 = LSB							

#### D[15:12] Reserved

#### D11 RBRDY: Receive Buffer Ready Flag Bit

Indicates the receive buffer status.

- 1 (R): Receive data exists
- 0 (R): No receive data (default)

The RBRDY flag becomes 1 when the data received in the shift register is loaded to RTDT[7:0] and reverts to 0 when the receive data is read out from RTDT[7:0]. Interrupts can also be generated once the flag value becomes 1.

#### D10 RXE: Receive Execution Bit

Receives 1 byte of data. 1 (R/W): Data reception start

0 (R/W): Ineffective (default)

Setting RXE to 1 and TXE to 0 starts receiving for 1 byte of data. RXE can be set to 1 for subsequent reception, even if the slave address is being sent or data is being received. RXE is reset to 0 as soon as D7 is loaded to the shift register.

#### D9 TXE: Transmit Execution Bit

Transmits 1 byte of data.

1 (R/W): Data transmission start 0 (R/W): Ineffective (default)

Transmission is started by setting the transmit data to RTDT[7:0] and writing 1 to TXE. TXE can be set to 1 for subsequent transmission, even if the slave address or data is being sent. TXE is reset to 0 as soon as the data set in RTDT[7:0] is transferred to the shift register.

#### D8 RTACK: Receive/Transmit ACK Bit

#### When transmitting data

Indicates the response bit status. 1 (R/W): Error (NAK) 0 (R/W): ACK (default)

RTACK becomes 0 when ACK is returned from the slave after 1 byte of data is sent, indicating that the slave has received the data correctly. If RTACK is 1, the slave device is not operating or the data was not received correctly.

#### When receiving data

Sets the response bit sent to the slave. 1 (R/W): Error (NAK) 0 (R/W): ACK (default)

To return an ACK after data has been received, RTACK should be set to 0 before the I2CM module sends the response bit. To return a NAK, set RTACK to 1.

#### D[7:0] RTDT[7:0]: Receive/Transmit Data Bits

#### When transmitting data

Sets the transmit data. (Default: 0x0)

Data transmission is started by setting TXE to 1. If a slave address or data is currently being transmitted, transmission begins once the previous transmission is completed. Serial converted data is output from the SDA0 pin with MSB leading and bits set to 0 as Low level. A cause of transmit buffer empty interrupt is generated as soon as the data written to this register is transferred to the shift register, after which the subsequent transmission data can be written.

#### When receiving data

The received data can be read out. (Default: 0x0)

Data reception is started by setting RXE to 1. If a slave address is currently being transmitted or data is currently being received, the new reception starts once the previous data has been transferred. The RBRDY flag is set and a cause of receive buffer full interrupt generated as soon as reception is completed and the shift register data is transferred to this register. Data can then be read until the subsequent data has been received. If the subsequent data is received before this register is read out, the contents are overwritten by the most recent received data. Serial data input from the SDA0 pin with MSB leading is converted to parallel, with the High level bit set to 1 and the Low level bit set to 0, then loaded to this register.

## I<sup>2</sup>C Master Interrupt Control Register (I2CM\_ICTL)

Register name	Address	Bit	Name	Function		Sett	ing	Init.	R/W	Remarks
I <sup>2</sup> C Master	0x4346	D15–2	-	reserved		-		-	-	0 when being read.
Interrupt	(16 bits)	D1	RINTE	Receive interrupt enable	1	Enable	0 Disable	0	R/W	
Control Register (I2CM_ICTL)		D0	TINTE	Transmit interrupt enable	1	Enable	0 Disable	0	R/W	

#### D[15:2] Reserved

#### D1 RINTE: Receive Interrupt Enable Bit

Enables or disables I2CM receive buffer full interrupts.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting RINTE to 1 enables the output of I2CM interrupt requests to the ITC due to a receive data buffer full. These interrupt requests are generated when the data received in the shift register is transferred to RTDT[7:0]/I2CM\_DAT register (when reception is completed).

I2CM interrupts are not generated by receive data buffer full if RINTE is set to 0.

#### D0 TINTE: Transmit Interrupt Enable Bit

Enables or disables I2CM transmit buffer empty interrupts.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting TINTE to 1 enables the output of I2CM interrupt requests to the ITC due to a transmit buffer empty. These interrupt requests are generated when the data written to RTDT[7:0] is transferred to the shift register.

I2CM interrupts are not generated by transmit buffer empty if TINTE is set to 0.


# 17 I<sup>2</sup>C Slave (I2CS)


## 17.1 I2CS Module Overview

The S1C17705/703 includes an I<sup>2</sup>C slave (I2CS) module that supports two-wire communications. The I2CS module operates as an I<sup>2</sup>C bus slave device and can communicate with an I<sup>2</sup>C-compliant master device. The following shows the main features of I2CS:

- Operates as an I<sup>2</sup>C bus slave device.
- Supports standard (100 kbps) and fast (400 kbps) modes.
- Supports 8-bit data length only (MSB first).
- Supports 7-bit addressing mode.
- Includes one-byte receive data buffer and one-byte transmit data buffer.
- Can detect start and stop conditions.
- Supports half-duplex communications.
- Supports clock stretch function.
- Supports forced bus release function.
- Includes a noise filter function to help improve the reliability of data transfers.
- Can generate transmit buffer empty, receive buffer full, and bus status interrupts.

Figure 17.1.1 shows the I2CS configuration.





# 17.2 I2CS Input/Output Pins

Table 17.2.1 lists the I2CS pins.

Table 17.2.1	List of I2	CS Pins
--------------	------------	---------

Pin name	I/O	Qty	Function
SDA1	I/O	1	I2CS data input/output pin (see Note below) Inputs serial data from the I <sup>2</sup> C bus. Also outputs serial data to the I <sup>2</sup> C bus.
SCL1	I/O		I2CS clock input/output pin (see Note below) Inputs SCL line status from the I <sup>2</sup> C bus. Also outputs a low level to put the I <sup>2</sup> C bus into clock stretch status.
#BFR	I		I <sup>2</sup> C bus free request input pin A Low pulse input to this pin requests the I2CS to release the I <sup>2</sup> C bus. When the bus free request input has been enabled with software, a Low pulse initializes the communication process of the I2CS module and sets the SDA1 and SCL1 pins into high impedance.

#### 17 I<sup>2</sup>C SLAVE (I2CS)

The I2CS input/output pins (SDA1, SCL1, #BFR) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as I2CS input/output pins. For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

Note: The pins go to high impedance status when the port function is switched.

The SCL1 and SDA1 pins do not output a high level, so these lines should be pulled up to VDD with an external pull-up resistor. Be sure to avoid pulling these pins up to a voltage that exceeds the VDD level.




Figure 17.2.1 I<sup>2</sup>C Connection Example

## **17.3 Operation Clock**

The I2CS module operates with the clock output from the external I<sup>2</sup>C master device by inputting it from the SCL1 pin.

The I2CS module also uses the peripheral module clock (PCLK) for its operations. The PCLK frequency must be set eight-times or higher than the SCL1 input clock frequency during data transfer. In standby status, use of the asynchronous address detection function allows the application to lower the PCLK clock frequency to reduce current consumption. For more information, see "Asynchronous address detection function" in Section 17.4.3.

# 17.4 Initializing I2CS

## 17.4.1 Reset

The I2CS module must be reset to initialize the communication process and to set the I<sup>2</sup>C bus into free status (high impedance). The following shows two methods for resetting the module:

#### (1) Software reset

The I2CS module can be reset using SOFTRESET/I2CS\_CTL register.

To reset the I2CS module, write 1 to SOFTRESET to place the I2CS module into reset status, then write 0 to SOFTRESET to release it from reset status. It is not necessary to insert a waiting time between writing 1 and 0. The I2CS module initializes the I<sup>2</sup>C communication process and put the SDA1 and SCL1 pins into high-impedance to be ready to detect a start condition. Furthermore, the I2CS control bits except for SOFTRESET are initialized. Perform the software reset in the initial setting process before staring communication.

#### (2) Bus free request with an input from the #BFR pin

The I2CS module can accept bus free requests via the #BFR pin. The bus free request support is disabled by default. To enable this function, set BFREQ\_EN/I2CS\_CTL register to 1.

When this function is enabled, a low pulse (One peripheral module clock (PCLK) cycle or more pulse width is required. Two PCLK clock cycles or more pulse width is recommended.) input to the #BFR pin sets BFREQ/I2CS\_STAT register to 1. This initializes the I<sup>2</sup>C communication process and puts the SDA1 and SCL1 pins into high-impedance. The control registers will not be initialized as distinct from the software reset described above.

**Note**: When BFREQ is set to 1 (an interrupt can be used for checking this status), perform a software reset and set the registers again.

## 17.4.2 Setting Slave Address

I<sup>2</sup>C devices have a unique slave address to identify each device.

The I2CS module supports 7-bit address (does not support 10-bit address), and the address of this module must be set to SADRS[6:0]/I2CS\_SADRS register.

## 17.4.3 Optional Functions

The I2CS module has a clock stretch, asynchronous address detection, and noise filter optional functions selectable in the application program.

#### **Clock stretch function**

After data and ACK are transmitted or received, the slave device may issue a wait request to the master device until it is ready to transmit/receive by pulling the I<sup>2</sup>C bus SCL line down to low. The I2CS module supports this clock stretch function.

The master device enters a standby state until the wait request is canceled (the SCL line goes high). The clock stretch function in this module is disabled by default. When using the clock stretch function, set CLKSTR\_EN/ I2CS\_CTL register to 1 before starting data communication. Note that the data setup time (after the SDA1 pin outputs the MSB of SDATA[7:0]/I2CS\_TRNS register until I2CS turns the SCL1 pin pull-down resistor off) while the I2CS module is operating with the clock stretch function enabled varies depending on the I2CS module operating clock (PCLK) frequency.

#### Asynchronous address detection function

The I2CS module operation clock (PCLK) frequency must be set eight-times or higher than the transfer rate during data transfer. However, the PCLK frequency can be lowered to reduce current consumption if no other processing is required during standby for data transfer. The asynchronous address detection function is provided to detect the I<sup>2</sup>C slave address sent from the master in this status.

The asynchronous address detection function in this module is disabled by default. When using the asynchronous address detection function, set ASDET\_EN/I2CS\_CTL register to 1.

If the slave address sent from the master has matched with one that has been set in this I2CS module when the asynchronous address detection function has been enabled, the I2CS module generates a bus status interrupt and returns NAK to the I<sup>2</sup>C master to request for resending the slave address.

Set the PCLK frequency to eight-times or higher than the transfer rate and reset ASDET\_EN to 0 in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. After the master generates a stop condition to put the I<sup>2</sup>C bus into free status, the asynchronous address detection function can be enabled again to lower the operating speed.

- **Notes:** When the asynchronous address detection function is enabled, the I<sup>2</sup>C bus signals are input without passing through the noise filter. Therefore, the slave address may not be detected in a high-noise environment.
  - When the asynchronous address detection function is enabled, data transfer cannot be performed even if the PCLK frequency is eight-times or higher than the transfer rate. Be sure to disable the asynchronous address detection function during normal operation.

#### Noise filter

The I2CS module includes a function to remove noise from the SDA1 and SCL1 input signals. This function is enabled by setting NF\_EN/I2CS\_CTL register to 1.

## 17.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Initialize the I2CS module. See Section 17.4.
- (2) Set the interrupt conditions to use I2CS interrupt. See Section 17.6.
- **Note**: Make sure that the I2CS module is disabled (I2CSEN/I2CS\_CTL register = 0) before setting the conditions above.

#### 17 I<sup>2</sup>C SLAVE (I2CS)

#### **Enabling data transfers**

First, set I2CSEN/I2CS\_CTL register to 1 to enable I2CS operation. This makes the I2CS in ready-to-transmit/ receive status in which a start condition can be detected.

Note: Do not set the I2CSEN bit to 0 while the I2CS module is transmitting/receiving data.

#### Starting data transfer

To start data transmission/reception, set COM\_MODE/I2CS\_CTL register to 1 to enable data communications. When the slave address for this module that has been sent from the master is received after a start condition is detected, the I2CS module returns an ACK (SDA1 = low) and starts operating for data reception or data transmission according to the transfer direction bit that has been received with the slave address.

When COM\_MODE is 0 (default), the I2CS module does not send back a response if the master has sent the slave address of this module (it is regarded as that the I2CS module has returned a NAK to the master).




Figure 17.5.1 Receiving Slave Address and Data Direction Bit

When a start condition is detected, BUSY/I2CS\_ASTAT register is set to 1 to indicate that the I<sup>2</sup>C bus is put into busy status. When the slave address of this module is received, SELECTED/I2CS\_ASTAT register is set to 1 to indicate that this module has been selected as the I<sup>2</sup>C slave device. BUSY is maintained at 1 until a stop condition is detected. SELECTED is maintained at 1 until a stop condition or repeated start condition is detected. The value of the transfer direction bit is set to R/W/I2CS\_ASTAT register, so use R/W to select the transmit- or receive-handling.

If the slave address of this module is detected when the asynchronous address detection function has been enabled, ASDET/I2CS\_STAT register is set to 1. The I2CS module generates a bus status interrupt and returns NAK to the I<sup>2</sup>C master to request for resending the slave address. Set the PCLK frequency to eight-times or higher than the transfer rate and disable the asynchronous address detection function in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. ASDET can be cleared by writing 1.

#### Data transmission

The following describes a data transmission procedure.

The I2CS module starts data transmission process when both SELECTED and R/W are set to 1. It sets TXEMP/ I2CS\_ASTAT register to 1 to issue a request to the application program to write transmit data. Write transmit data to SDATA[7:0]/I2CS\_TRNS register.

When setting the first transmit data after this module has been selected as the slave device, follow the precautions described below.

When the clock stretch function is disabled (default)

Transmit data must be written to SDATA[7:0] within 1 cycle of the I<sup>2</sup>C clock (SCL1 input clock) after TX-EMP has been set to 1. This time is not enough for data preparation, so write transmit data before TXEMP has been set to 1. If the previous transmit data is still stored in SDATA[7:0], it is overwritten with the new data to be transferred. Therefore, the clear operation (see below) using TBUF\_CLR is unnecessary. When the asynchronous address detection function is used, the data written before ASDET\_EN is reset to 0

becomes invalid. Therefore, transmission data must be written after TXEMP has been set to 1.

When the clock stretch function is enabled

The master device is placed into wait status by the clock stretch function, so transmit data can be written after TXEMP is set. However, if the previous transmit data is still stored in SDATA[7:0], it will be sent immediately after TXEMP has been set. In order to avoid this problem, clear the I2CS\_TRNS register using TBUF\_CLR/I2CS\_CTL register before this module is selected as the slave device. The I2CS\_TRNS register is cleared by writing 1 to TBUF\_CLR then writing 0 to it.

It is not necessary to clear the I2CS\_TRNS register if the first transmit data is written before TXEMP has been set.

When the asynchronous address detection function is used, the data written before ASDET\_EN is reset to 0 becomes invalid. Therefore, transmission data must be written after TXEMP has been set to 1.

For writing transmit data other than the first time, use an interrupt that can be generated when TXEMP is set to 1. TXEMP is also set to 1 when the transmit data written to SDATA[7:0] is loaded to the sift register during transmission. TXEMP is cleared by writing transmit data to SDATA[7:0].

When the clock stretch function is disabled (default)

When the clock stretch function has been disabled, data must be written to the I2CS\_TRNS register within 7 cycles of the I<sup>2</sup>C clock (SCL1 input clock) from TXEMP being set to 1.

If data has not been written in this period, the current register value (previous transmit data) will be sent. In this case, TXUDF/I2CS\_STAT register is set to 1 to indicate that invalid data has been sent. An interrupt can be generated when TXUDF is set to 1, so an error handling should be performed in the interrupt handler routine. TXUDF is cleared by writing 1.

When the clock stretch function is enabled

When the clock stretch function has been enabled, the I2CS module pulls down the SCL1 pin to low to generate a clock stretch (wait) status until transmit data is written to the I2CS\_TRNS register.

Transmit data bits are output from the SDA1 pin in sync with the SCL1 input clock sent from the master. The MSB is output first. After the eight bits has been output, the master sends back an ACK or NAK in the ninth clock cycle.




Figure 17.5.2 ACK and NAK

The ACK bit indicates that the master could receive data. It is also a transmit request bit, therefore, the next transmit data must be written in advance. Receiving an ACK generates a clock stretch status when the clock stretch function has been enabled, so data can be written after an ACK is received.

A NAK will be returned from the master if the master could not receive data or when the master terminates data reception. In this case a clock stretch status is not generated even if the clock stretch function has been enabled. Read DA\_NAK/I2CS\_STAT register to check if an ACK is returned or if a NAK is returned. DA\_NAK is set to 0 when an ACK is returned or set to 1 when a NAK is returned. An interrupt can be generated when DA\_NAK is set to 1, so an error or termination handling can be performed in the interrupt handler routine. DA\_NAK is cleared by writing 1.

The SDA line status during data transmission is input in the module and is compare with the output data. The comparison results are set to DMS/I2CS\_STAT register. DMS is set to 0 when data is output correctly. If the SDA line status is different from the output data, DMS is set to 1. This may be caused by a low pull-up resistor value or another device that is controlling the SDA line. An interrupt can be generated when DMS is set to 1, so an error handling can be performed in the interrupt handler routine. DMS is cleared by writing 1.

- Note: If the I2CS module has sent back a NAK as the response to the address sent by the master when the conditions shown below are all met, the master must wait for 33 μs or more before it can send another slave address (except when the master sends the I2CS slave address again).
  - 1. The transfer rate is set to 320 kbps or higher.
  - 2. The asynchronous address detection function is enabled.
  - The I2CS module is placed into transfer standby state and OSC1 is used as the operating clock (PCLK).

#### **Data reception**

The following describes a data receive procedure.

The I2CS module starts data receiving process when SELECTED is set to 1 and R/W is set to 0. The received data bits are input from the SDA1 pin in sync with the SCL1 input clock sent from the master. When the eightbit data (MSB first) is received in the shift register, the received data is loaded to RDATA[7:0]/I2CS\_RECV register.

When the received data is loaded to RDATA[7:0], RXRDY/I2CS\_ASTAT register is set to 1 to issue a request to the application program to read RDATA[7:0]. An interrupt can be generated when RXRDY is set to 1, so the received data should be read in the interrupt handler routine. RXRDY is cleared by reading the received data.

When the clock stretch function is disabled (default)

When the clock stretch function has been disabled, data must be read from the I2CS\_RECV register within 7 cycles of the I<sup>2</sup>C clock (SCL1 input clock) from RXRDY being set to 1.

When the clock stretch function is enabled

When the clock stretch function has been enabled, the I2CS module pulls down the SCL1 pin to low to generate a clock stretch (wait) status until the received data is read from the I2CS\_RECV register.

If the next data has been received without reading the received data, RDATA[7:0] will be overwritten. In this case, RXOVF/I2CS\_STAT register is set to 1 to indicate that the received data has been overwritten. An interrupt can be generated when RXOVF is set to 1, so an error handling should be performed in the interrupt handler routine. RXOVF is cleared by writing 1.

#### To return NAK during data reception

During data reception (master transmission), the I2CS module sends back an ACK (SDA1 = low) every time an 8-bit data has been received (by default setting). The response code can be changed to NAK (SDA1 = Hi-Z) by setting NAK\_ANS/I2CS\_CTL register. An ACK will be sent when NAK\_ANS is 0 or a NAK will be sent when NAK\_ANS is set to 1.

NAK\_ANS should be set within 7 cycles of the I<sup>2</sup>C clock (SCL1 input clock) after RXRDY has been set to 1 by receiving data just prior to one required for returning NAK.




Figure 17.5.3 NAK\_ANS Setting and NAK Response Timing

#### End of data transfer (detecting stop condition)

Data transfers will be terminated when the master generates a stop condition. The stop condition is a state in which the SDA line is pulled up from Low to High with the SCL line maintained at High.



Figure 17.5.4 Stop Condition


If a stop condition is detected while the I2CS module is selected as the slave device (SELECTED = 1), the I2CS module sets DA\_STOP/I2CS\_STAT register to 1. At the same time, it sets the SDA1 and SCL1 pins into high-impedance and initializes the I<sup>2</sup>C communication process to enter standby state that is ready to detect the next start condition. Also SELECTED and BUSY are reset to 0.

An interrupt can be generated when DA\_STOP is set to 1, so a communication terminating process should be performed in the interrupt handler routine. DA\_STOP is cleared by writing 1.


#### **Disabling data transfer**

After data transfer has finished, write 0 to the COM\_MODE/I2CS\_CTL register to disable data transfer. Always make sure that BUSY and SELECTED are 0 before disabling data transfer. To deactivate the I2CS module, set I2CSEN/I2CS\_CTL register to 0.

#### **Timing charts**



Transmit data is set






Figure 17.5.6 I2CS Timing Chart 2 (data transmission  $\rightarrow$  stop condition)

#### 17 I<sup>2</sup>C SLAVE (I2CS)




Figure 17.5.8 I2CS Timing Chart 4 (data reception → stop condition)

# 17.6 I2CS Interrupts

The I2CS module includes a function for generating the following three different types of interrupts.

- Transmit interrupt
- Receive interrupt
- Bus status interrupt

The I2CS module outputs one interrupt signal shared by the three above interrupt causes to the interrupt controller (ITC).

#### Transmit interrupt

When the transmit data written to SDATA[7:0]/I2CS\_TRNS register is sent to the shift register, TXEMP/I2CS\_ ASTAT register is set to 1 and an interrupt signal is output to the ITC. An interrupt occurs if other interrupt conditions are satisfied. This interrupt can be used to write the next transmit data to SDATA[7:0].

Set TXEMP\_IEN/I2CS\_ICTL register to 1 when using this interrupt. If TXEMP\_IEN is set to 0 (default), interrupt requests by this cause will not be sent to the ITC.

#### **Receive interrupt**

When the received data is loaded to RDATA[7:0]/I2CS\_RECV register, RXRDY/I2CS\_ASTAT register is set to 1 and an interrupt signal is output to the ITC. An interrupt occurs if other interrupt conditions are satisfied. This interrupt can be used to read the received data from RDATA[7:0].

Set RXRDY\_IEN/I2CS\_ICTL register to 1 when using this interrupt. If RXRDY\_IEN is set to 0 (default), interrupt requests by this cause will not be sent to the ITC.

#### Bus status interrupt

The I2CS module provides the status bits listed below to represent the transmit/receive and I<sup>2</sup>C bus statuses (see Section 17.5 for details of each function).

- 1. ASDET/I2CS\_STAT register: This bit is set to 1 when the slave address is detected by the asynchronous address detection function.
- 2. TXUDF/I2CS\_STAT register: This bit is set to 1 when a transmit operation has started before transmit data is written. (When the clock stretch function is disabled)
- 3. DA\_NAK/I2CS\_STAT register: This bit is set to 1 when a NAK is returned from the master during transmission.
- DMS/I2CS\_STAT register: This bit is set to 1 when the SDA line status is different from transfer data. DMS will also be set to 1 when another slave device issues ACK to this I<sup>2</sup>C slave address (when ASDET\_EN/I2CS\_CTL register = 0).
  - Note: When the master device of the I<sup>2</sup>C bus, which has multiple slave devices connected including this IC, starts communication with another slave device, the I2CS module issues NAK in response to the sent slave address. On the other hand, the selected slave device issues ACK. Therefore, DMS may be set due to a difference between the output value of this IC and the SDA line status. When SELECTED/I2CS\_ASTAT register is set to 0, you can ignore DMS without a problem even if it is set to 1 as there is a difference in the response code (ACK/NAK) from the selected slave device.

When the I2CS module is placed into asynchronous address detection mode (ASDET\_EN = 1), a DMS does not occur as in the condition above.

- 5. RXOVF/I2CS\_STAT register: This bit is set to 1 when the next data has been received before the received data is read (the received data is overwritten). (When the clock stretch function is disabled)
- 6. BFREQ/I2CS\_STAT register: This bit is set to 1 when a bus free request is accepted.
- 7. DA\_STOP/I2CS\_STAT register: This bit is set to 1 if a stop condition or a repeated start condition is detected while this module is selected as the slave device.

When one of the bits listed above is set to 1, BSTAT/I2CS\_STAT register is set to 1 and an interrupt signal is output to the ITC. An interrupt occurs if other interrupt conditions are satisfied. This interrupt can be used to perform an error or terminate handling.

Set BSTAT\_IEN/I2CS\_ICTL register to 1 when using this interrupt. If BSTAT\_IEN is set to 0 (default), interrupt requests by this cause will not be sent to the ITC.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

# 17.7 Control Register Details

Address		Register name	Function
0x4360	I2CS_TRNS	I <sup>2</sup> C Slave Transmit Data Register	I <sup>2</sup> C slave transmit data
0x4362	I2CS_RECV	I <sup>2</sup> C Slave Receive Data Register	I <sup>2</sup> C slave receive data
0x4364	I2CS_SADRS	I <sup>2</sup> C Slave Address Setup Register	Sets the I <sup>2</sup> C slave address.
0x4366	I2CS_CTL	I <sup>2</sup> C Slave Control Register	Controls the I <sup>2</sup> C slave module.
0x4368	I2CS_STAT	I <sup>2</sup> C Slave Status Register	Indicates the I <sup>2</sup> C bus status.
0x436a	I2CS_ASTAT	I <sup>2</sup> C Slave Access Status Register	Indicates the I <sup>2</sup> C slave access status.
0x436c	I2CS_ICTL	I <sup>2</sup> C Slave Interrupt Control Register	Controls the I <sup>2</sup> C slave interrupt.

Table 17.7.1 List of I2CS Registers

The I2CS module registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

## I<sup>2</sup>C Slave Transmit Data Register (I2CS\_TRNS)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I <sup>2</sup> C Slave	0x4360	D15-8	-	reserved	_	-	-	0 when being read.
Transmit Data	(16 bits)	D7–0	SDATA[7:0]	I <sup>2</sup> C slave transmit data	0–0xff	0x0	R/W	
Register								
(I2CS_TRNS)								

#### D[15:8] Reserved

#### D[7:0] SDATA[7:0]: I<sup>2</sup>C Slave Transmit Data Bits

Sets a transmit data in this register. (Default: 0x0)

The serial-converted data is output from the SDA1 pin beginning with the MSB, in which the bits set to 0 are output as Low-level signals. When the data set in this register is sent to the shift register, a transmit interrupt occurs. The next transmit data can be written to the register after that.

If the clock stretch function has been disabled, data must be written to this register within 7 cycles of the  $I^{2}C$  clock (SCL1 input clock) after a transmit interrupt has been occurred.

However, when setting the first transmit data after this module has been selected as the slave device, follow the precautions described below.

When the clock stretch function is disabled (default)

Transmit data must be written to SDATA[7:0] within 1 cycle of the I<sup>2</sup>C clock (SCL1 input clock) after TXEMP has been set to 1. This time is not enough for data preparation, so write transmit data before TXEMP has been set to 1. If the previous transmit data is still stored in SDATA[7:0], it is overwritten with the new data to be transferred. Therefore, the clear operation (see below) using TBUF\_CLR is unnecessary.

When the asynchronous address detection function is used, the data written before ASDET\_EN is reset to 0 becomes invalid. Therefore, transmission data must be written after TXEMP has been set to 1.

When the clock stretch function is enabled

The master device is placed into wait status by the clock stretch function, so transmit data can be written after TXEMP is set. However, if the previous transmit data is still stored in SDATA[7:0], it will be sent immediately after TXEMP has been set. In order to avoid this problem, clear the I2CS\_TRNS register using TBUF\_CLR/I2CS\_CTL register before this module is selected as the slave device. The I2CS\_TRNS register is cleared by writing 1 to TBUF\_CLR then writing 0 to it.

It is not necessary to clear the I2CS\_TRNS register if the first transmit data is written before TX-EMP has been set.

When the asynchronous address detection function is used, the data written before ASDET\_EN is reset to 0 becomes invalid. Therefore, transmission data must be written after TXEMP has been set to 1.

## I<sup>2</sup>C Slave Receive Data Register (I2CS\_RECV)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I <sup>2</sup> C Slave	0x4362	D15–8	-	reserved	_	-	-	0 when being read.
Receive Data	(16 bits)	D7–0	RDATA[7:0]	I <sup>2</sup> C slave receive data	0–0xff	0x0	R	
Register								
(I2CS_RECV)								

#### D[15:8] Reserved

### D[7:0] RDATA[7:0]: I<sup>2</sup>C Slave Receive Data Bits

The received data can be read from this register. (Default: 0x0)

The serial data input from the SDA1 pin beginning with the MSB is converted into parallel data, with the high-level signals changed to 1 and the low-level signals changed to 0. The resulting data is stored in this register.

When a receive operation is completed and the data received in the shift register is loaded to this register, RXRDY/I2CS\_ASTAT register is set and a receive interrupt occurs. Thereafter, the data can be read out.

When the clock stretch function has been disabled, data must be read from this register within 7 cycles of the I<sup>2</sup>C clock (SCL1 input clock) after RXRDY is set to 1. If the next data has been received without reading the received data, this register will be overwritten with the newly received data.

## I<sup>2</sup>C Slave Address Setup Register (I2CS\_SADRS)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I <sup>2</sup> C Slave	0x4364	D15–7	-	reserved	_	-	-	0 when being read.
Address Setup	(16 bits)	D6–0	SADRS[6:0]	I <sup>2</sup> C slave address	0–0x7f	0x0	R/W	
Register								
(I2CS_SADRS)								

#### D[15:7] Reserved

#### D[6:0] SADRS[6:0]: I2CS Address Bits

Sets the slave address of the I2CS module to this register. (Default: 0x0)

## I<sup>2</sup>C Slave Control Register (I2CS\_CTL)

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
I <sup>2</sup> C Slave	0x4366	D15–9	-	reserved	_				-	-	0 when being read.
Control Register	(16 bits)	D8	TBUF_CLR	I2CS_TRNS register clear	1	Clear state	0	Normal	0	R/W	
(I2CS_CTL)		D7	I2CSEN	I <sup>2</sup> C slave enable	1	Enable	0	Disable	0	R/W	
		D6	SOFTRESET	Software reset	1	Reset	0	Cancel	0	R/W	
		D5	NAK_ANS	NAK answer	1	NAK	0	ACK	0	R/W	
		D4	BFREQ_EN	Bus free request enable	1	Enable	0	Disable	0	R/W	
		D3	CLKSTR_EN	Clock stretch On/Off	1	On	0	Off	0	R/W	
		D2	NF_EN	Noise filter On/Off	1	On	0	Off	0	R/W	
		D1	ASDET_EN	Async.address detection On/Off	1	On	0	Off	0	R/W	
		D0	COM_MODE	I <sup>2</sup> C slave communication mode	1	Active	0	Standby	0	R/W	

#### D[15:9] Reserved

#### D8 TBUF\_CLR: I2CS\_TRNS Register Clear Bit

Clears the I2CS\_TRNS register.

1 (R/W): Clear state

0 (R/W): Normal state (clear state cancellation) (default)

When TBUF\_CLR is set to 1, the I2CS\_TRNS register enters clear state. After that writing 0 to TBUF\_ CLR returns the I2CS\_TRNS register to normal state. It is not necessary to insert a waiting time between writing 1 and 0.

If a new transmission is started when the I2CS\_TRNS register still stores data for the previous transmission that has already finished, the data will be sent when TXEMP/I2CS\_ASTAT register is set. In order to avoid this problem, clear the I2CS\_TRNS register using TBUF\_CLR before starting transmission (before slave selection). The clear operation is not required if transmit data is written to the I2CS\_ TRNS register before TXEMP is set to 1.

Data can be written to the I2CS\_TRNS register even if it is placed into clear state (TBUF\_CLR = 1). However, this writing does not reset TXEMP to 0. Note that TXEMP is not reset to 0 when TBUF\_CLR is set back to 0. Therefore, data must be written to the I2CS\_TRNS register when TBUF\_CLR = 0.

#### D7 I2CSEN: I<sup>2</sup>C Slave Enable Bit

Enables or disables operations of the I2CS module. 1 (R/W): Enabled 0 (R/W): Disabled (default)

When I2CSEN is set to 1, the I2CS module is activated and data transfer is enabled. When I2CSEN is set to 0, the I2CS module goes off.

#### D6 SOFTRESET: Software Reset Bit

Resets the I2CS module. 1 (R/W): Reset

0 (R/W): Cancel reset state (default)

To reset the I2CS module, write 1 to SOFTRESET to place the I2CS module into reset status, then write 0 to SOFTRESET to release it from reset status. It is not necessary to insert a waiting time between writing 1 and 0. The I2CS module initializes the I<sup>2</sup>C communication process and put the SDA1 and SCL1 pins into high-impedance to be ready to detect a start condition. Furthermore, the I2CS control bits except for SOFTRESET are initialized. Perform the software reset in the initial setting process before staring communication.

#### D5 NAK\_ANS: NAK Answer Bit

Specifies the acknowledge bit to be sent after data reception. 1 (R/W): NAK 0 (R/W): ACK (default)

When an eight-bit data is received, the I2CS module sends back an ACK (SDA1 = low) or a NAK (SDA1 = Hi-Z). Either ACK or NAK should be specified using NAK\_ANS within 7 cycles of the I<sup>2</sup>C clock (SCL1 input clock) after RXRDY has been set to 1 by receiving the previous data.

#### D4 BFREQ\_EN: Bus Free Request Enable Bit

Enables or disables I<sup>2</sup>C bus free requests by inputting a low pulse to the #BFR pin. 1 (R/W): Enabled 0 (R/W): Disabled (default)

To accept I<sup>2</sup>C bus free requests, set BFREQ\_EN to 1. When a bus free request is accepted, BFREQ/ I2CS\_STAT register is set to 1. This initializes the I<sup>2</sup>C communication process and puts the SDA1 and SCL1 pins into high-impedance. The control registers will not be initialized in this process. When BFREQ\_EN is set to 0, low pulse inputs to the #BFR pin are ignored and BFREQ is not set to 1.

#### D3 CLKSTR\_EN: Clock Stretch On/Off Bit

Turns the clock stretch function on or off. 1 (R/W): On 0 (R/W): Off (default)

After data and ACK are transmitted or received, the slave device may issue a wait request to the master device until it is ready to transmit/receive by pulling the I<sup>2</sup>C bus SCL line down to Low. The I2CS module supports this clock stretch function. The master device enters a standby state until the wait request is canceled (the SCL line goes high). When using the clock stretch function, set CLKSTR\_EN to 1 before starting data communication.

#### D2 NF\_EN: Noise Filter On/Off Bit

Turns the noise filter on or off. 1 (R/W): On 0 (R/W): Off (default)

The I2CS module contains a function to remove noise from the SDA1 and SCL1 input signals. This function is enabled by setting NF\_EN to 1.

#### D1 ASDET\_EN: Async. Address Detection On/Off Bit

Turns the asynchronous address detection function on or off. 1 (R/W): On 0 (R/W): Off (default)

The I2CS module operation clock (PCLK) frequency must be set eight-times or higher than the transfer rate during data transfer. However, the PCLK frequency can be lowered to reduce current consumption if no other processing is required during standby for data transfer.

The asynchronous address detection function is provided to detect the I<sup>2</sup>C slave address sent from the master in this status. This function is enabled by setting ASDET\_EN to 1. If the slave address sent from the master has matched with one that has been set in this I2CS module when the asynchronous address detection function has been enabled, the I2CS module generates a bus status interrupt and returns NAK to the I<sup>2</sup>C master to request for resending the slave address. Set the PCLK frequency to eight-times or higher than the transfer rate and reset ASDET\_EN to 0 in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. After the master generates a stop condition to put the I<sup>2</sup>C bus into free status, the asynchronous address detection function can be enabled again to lower the operating speed.

**Notes:** • When the asynchronous address detection function is enabled, the I<sup>2</sup>C bus signals are input without passing through the noise filter. Therefore, the slave address may not be detected in a high-noise environment.

• When the asynchronous address detection function is enabled, data transfer cannot be performed even if the PCLK frequency is eight-times or higher than the transfer rate. Be sure to disable the asynchronous address detection function during normal operation.

#### D0 COM\_MODE: I<sup>2</sup>C Slave Communication Mode Bit

Enables or disables data communication.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set COM\_MODE to 1 to enable data communication after setting I2CSEN to 1 to enable I2CS operation. When COM\_MODE is 0 (default), the I2CS module does not send back a response if the master has sent the slave address of this module (it is regarded as that the I2CS module has returned a NAK to the master).

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
I <sup>2</sup> C Slave	0x4368	D15-8	-	reserved		-		-	-	0 when being read.	
Status Register	(16 bits)	D7	BSTAT	Bus status transition	1	Changed	0	Unchanged	0	R	
(I2CS_STAT)		D6	-	reserved		-		-	-	0 when being read.	
		D5	TXUDF	Transmit data underflow	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
			RXOVF	Receive data overflow	1						
		D4	BFREQ	Bus free request	1	Occurred	0	Not occurred	0	R/W	
		D3	DMS	Output data mismatch	1	Error	0	Normal	0	R/W	
		D2	ASDET	Async. address detection status	1	Detected	0	Not detected	0	R/W	
		D1	DA_NAK	NAK receive status	1	NAK	0	ACK	0	R/W	
		D0	DA_STOP	STOP condition detect	1	Detected	0	Not detected	0	R/W	

#### D[15:8] Reserved

#### D7 BSTAT: Bus Status Transition Bit

Indicates transition of the bus status.

1 (R): Changed

0 (R): Unchanged (default)

When one of the TXUDF/RXOVF, BFREQ, DMS, ASDET, DA\_NAK, and DA\_STOP bits is set to 1, BSTAT is also set to 1 and an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT\_IEN/I2CS\_ICTL register. This interrupt can be used to perform an error or terminate handling. BSTAT will be reset to 0 when the TXUDF/RXOVF, BFREQ, DMS, ASDET, DA\_NAK, and DA\_STOP bits are all reset to 0.

#### D6 Reserved

#### D5 TXUDF: Transmit Data Underflow Bit (for transmission) RXOVF: Receive Data Overflow Bit (for reception)

Indicates the transmit/receive data register status.

1 (R/W): Data underflow/overflow has been occurred

0 (R/W): Data underflow/overflow has not been occurred (default)

This bit is effective during transmission/reception when the clock stretch function is disabled. If a data transmission begins before transmit data is written to the I2CS\_TRNS register, it is regarded as a transmit data underflow and TXUDF is set to 1. If the next data reception has completed before the received data is read from the I2CS\_RECV register and the I2CS\_RECV register value is overwritten with the newly received data, it is regarded as a data overflow and RXOVF is set to 1.

At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT\_IEN/ I2CS\_ICTL register. This interrupt can be used to perform an error handling.

After TXUDF/RXOVF is set to 1, it is reset to 0 by writing 1.

#### D4 BFREQ: Bus Free Request Bit

Indicates the I<sup>2</sup>C bus free request input status.

- 1 (R/W): Request has been issued
- 0 (R/W): Request has not been issued (default)

If BFREQ\_EN/I2CS\_CTL register has been set to 1 (bus free request enabled), a low pulse longer than five peripheral module clock (PCLK) cycles input to the #BFR pin sets BFREQ to 1 and the bus free request is accepted. When a bus free request is accepted, the I2CS module initializes the I<sup>2</sup>C communication process and puts the SDA1 and SCL1 pins into high-impedance. The control registers will not be initialized in this process.

At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT\_IEN/ I2CS\_ICTL register. This interrupt can be used to perform an error handling.

After BFREQ is set to 1, it is reset to 0 by writing 1.

If BFREQ\_EN is set to 0, low pulse inputs to the #BFR pin are ignored and BFREQ is not set to 1.

#### D3 DMS: Output Data Mismatch Bit

Represents the results of comparison between output data and SDA line status.

1 (R/W): Error has been occurred

0 (R/W): Error has not been occurred (default)

The I<sup>2</sup>C bus SDA line status during data transmission is input in the module and is compared with the output data. The comparison results are set to DMS. DMS is set to 0 when data is output correctly. If the SDA line status is different from the output data, DMS is set to 1. This may be caused by a low pull-up resistor value or another device that is controlling the SDA line. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT\_IEN/I2CS\_ICTL register. This interrupt can be used to perform an error handling. After DMS is set to 1, it is reset to 0 by writing 1.

Note: When the master device of the I<sup>2</sup>C bus, which has multiple slave devices connected including this IC, starts communication with another slave device, the I2CS module of this IC issues NAK in response to the sent slave address. On the other hand, the selected slave device issues ACK. Therefore, DMS may be set due to a difference between the output value of this IC and the SDA line status. When SELECTED/I2CS\_ASTAT register is set to 0, you can ignore DMS without a problem even if it is set to 1 as there is a difference in the response code (ACK/ NAK) from the selected slave device.

When the I2CS module is placed into asynchronous address detection mode (ASDET\_EN = 1), a DMS does not occur as in the condition above.

#### D2 ASDET: Async. Address Detection Status Bit

Indicates the asynchronous address detection status. 1 (R/W): Detected 0 (R/W): Not detected (default)

The I2CS module operation clock (PCLK) frequency must be set eight-times or higher than the transfer rate during data transfer. However, the PCLK frequency can be lowered to reduce current consumption if no other processing is required during standby for data transfer. The asynchronous address detection function is provided to detect the I<sup>2</sup>C slave address sent from the master in this status. ASDET is set to 1 if the slave address of the I2CS module is detected when the asynchronous address detection function has been enabled by setting ASDET\_EN/I2CS\_CTL register.

The I2CS module returns a NAK to the I<sup>2</sup>C master to request for resending the slave address. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT\_IEN/I2CS\_ICTL register. Set the PCLK frequency to eight-times or higher than the transfer rate and reset ASDET\_EN to 0 in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. After ASDET is set to 1, it is reset to 0 by writing 1.

#### D1 DA\_NAK: NAK Receive Status Bit

Indicates the acknowledge bit returned from the master. 1 (R/W): NAK

0 (R/W): ACK (default)

DA\_NAK is set to 0 when an ACK is returned from the master after an eight-bit data has been sent. This indicates that the master could receive data. If DA\_NAK is 1, it indicates that the master could not receive data or the master terminates data reception. At the same time DA\_NAK is set to 1, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT\_IEN/I2CS\_ICTL register. This interrupt can be used to perform an error handling. After DA\_NAK is set to 1, it is reset to 0 by writing 1.

#### D0 DA\_STOP: Stop Condition Detect Bit

Indicates that a stop condition or a repeated start condition is detected.

1 (R/W): Detected

0 (R/W): Not detected (default)

If a stop condition or a repeated start condition is detected while the I2CS module is selected as the slave device (SELECTED/I2CS\_ASTAT register = 1), the I2CS module sets DA\_STOP to 1. At the same time, it initializes the I<sup>2</sup>C communication process.

When DA\_STOP is set to 1, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT\_IEN/I2CS\_ICTL register. This interrupt can be used to perform a terminate handling. After DA\_STOP is set to 1, it is reset to 0 by writing 1.

## I<sup>2</sup>C Slave Access Status Register (I2CS\_ASTAT)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
I <sup>2</sup> C Slave	0x436a	D15–5	-	reserved	-			-	-	0 when being read.	
Access Status	(16 bits)	D4	RXRDY	Receive data ready	1	Ready	0	Not ready	0	R	
Register		D3	TXEMP	Transmit data empty	1	Empty	0	Not empty	0	R	
(I2CS_ASTAT)		D2	BUSY	I <sup>2</sup> C bus status	1	Busy	0	Free	0	R	
		D1	SELECTED	I <sup>2</sup> C slave select status	1	Selected	0	Not selected	0	R	
		D0	R/W	Read/write direction	1	Output	0	Input	0	R	

#### D[15:5] Reserved

#### D4 RXRDY: Receive Data Ready Bit

Indicates that the received data is ready to read.

- 1 (R): Received data ready
- 0 (R): No received data (default)

When the received data is loaded to the I2CS\_RECV register, RXRDY is set to 1. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with RXRDY\_IEN/I2CS\_ICTL register. This interrupt can be used to read the received data from the I2CS\_RECV register.

After RXRDY is set to 1, it is reset to 0 when the I2CS\_RECV register is read.

#### D3 TXEMP: Transmit Data Empty Bit

Indicates that transmit data can be written.

- 1 (R): Transmit data empty (data can be written)
- 0 (R): Transmit data still stored (data cannot be written) (default)

When the transmit data written to the I2CS\_TRNS register is sent, TXEMP is set to 1. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with TXEMP\_IEN/I2CS\_ICTL register. This interrupt can be used to write the next transmit data to the I2CS\_TRNS register. After TXEMP is set to 1, it is reset to 0 when data is written to the I2CS\_TRNS register.

#### D2 BUSY: I<sup>2</sup>C Bus Status Bit

Indicates the I<sup>2</sup>C bus status.

- 1 (R): Bus busy status
- 0 (R): Bus free status (default)

When the I2CS module detects a start condition or detects that the SCL1 or SDA1 signal goes low, BUSY is set to 1 to indicate that the I<sup>2</sup>C bus enters busy status. The slave select status whether this module is selected as the slave device or not does not affect the BUSY status. After BUSY is set to 1, it is reset to 0 when a STOP condition is detected.

#### D1 SELECTED: I<sup>2</sup>C Slave Select Status Bit

Indicates that this module is selected as the I<sup>2</sup>C slave device.

- 1 (R): Selected
- 0 (R): Not selected (default)

When the slave address that is set in this module is received, SELECTED is set to 1 to indicate that this module is selected as the I<sup>2</sup>C slave device. After SELECTED is set to 1, it is reset to 0 when a stop condition or a repeated start condition is detected.

#### 17 I<sup>2</sup>C SLAVE (I2CS)

#### D0 R/W: Read/Write Direction Bit

Represents the transfer direction bit value.

- 1 (R): Output (master read operation)
- 0 (R): Input (master write operation) (default)

The transfer direction bit value that has been received with the slave address is set to R/W. Use R/W to select the transmit- or receive-handling.

## I<sup>2</sup>C Slave Interrupt Control Register (I2CS\_ICTL)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
I <sup>2</sup> C Slave	0x436c	D15–3	-	reserved		-	-		-	-	0 when being read.
Interrupt Control	(16 bits)	D2	BSTAT_IEN	Bus status interrupt enable	1	Enable	0	Disable	0	R/W	
Register		D1	RXRDY_IEN	Receive interrupt enable	1	Enable	0	Disable	0	R/W	1
(I2CS_ICTL)		D0	TXEMP_IEN	Transmit interrupt enable	1	Enable	0	Disable	0	R/W	1

#### D[15:3] Reserved

#### D2 BSTAT\_IEN: Bus Status Interrupt Enable Bit

Enables or disables the bus status interrupt.

1 (R/W): Enabled

0 (R/W): Disabled (default)

When BSTAT\_IEN is set to 1, I<sup>2</sup>C bus status interrupt requests to the ITC are enabled. A bus status interrupt request occurs when BSTAT/I2CS\_STAT register is set to 1. (See description of BSTAT.) When BSTAT\_IEN is set to 0, a bus status interrupt will not be generated.

#### D1 RXRDY\_IEN: Receive Interrupt Enable Bit

Enables or disables the I2CS receive interrupt. 1 (R/W): Enabled

0 (R/W): Disabled (default)

When RXRDY\_IEN is set to 1, I2CS receive interrupt requests to the ITC are enabled. A receive interrupt request occurs when the data received in the shift register is loaded to the I2CS\_RECV register (receive operation completed). When RXRDY\_IEN is set to 0, a receive interrupt will not be generated.

#### D0 TXEMP\_IEN: Transmit Interrupt Enable Bit

Enables or disables the I2CS transmit interrupt. 1 (R/W): Enabled 0 (R/W): Disabled (default)

When TXEMP\_IEN is set to 1, I2CS transmit interrupt requests to the ITC are enabled. A transmit interrupt request occurs when the data written to the I2CS\_TRNS register is transferred to the shift register. When TXEMP\_IEN is set to 0, a transmit interrupt will not be generated.

# **18 IR Remote Controller (REMC)**

# 18.1 REMC Module Overview

The S1C17705/703 includes an IR remote controller (REMC) module for transmitting/receiving infrared remote control communication signals.

The following shows the features of the REMC module:

- Supports input and output infrared remote control communication signals.
- Includes a carrier generator for generating a carrier signal.
- Includes an 8-bit down-counter for counting the transfer data length.
- Includes a modulator for generating transmission data of the specified carrier length.
- Includes an edge detector for detecting input signal rising and falling edges.
- Can generate counter underflow interrupts indicating that the specified data length has been sent and input rising/ falling edge detection interrupts for data receive processing.

Figure 18.1.1 shows the configuration of the REMC module.




Figure 18.1.1 REMC Module Configuration

# 18.2 REMC Input/Output Pins

Table 18.2.1 lists the REMC input/output pins.

Table 18.2.1 List of REMC Pins

Pin name	I/O	Qty	Function	
REMI	I	1 Remote control receive data input pin		
			Inputs receive data.	
REMO	0	1	Remote control transmit data output pin	
			Outputs modulated remote control transmit data.	

The REMC input/output pins (REMI, REMO) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as REMC input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

# 18.3 Carrier Generation

The REMC module includes a carrier generator that generates a carrier signal for transmission in accordance with the clock set by software and carrier H and L section lengths.

#### **18 IR REMOTE CONTROLLER (REMC)**

The carrier generation clock is generated by dividing PCLK into 1/1 to 1/16K. The division ratio can be selected from the 15 types shown below using CGCLK[3:0]/REMC\_CFG register.

CGCLK[3:0]	Division ratio	CGCLK[3:0]	Division ratio
0xf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
0xc	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

Table 18.3.1 Carrier Generation Clock (PCLK Division Ratio) Selection

- **Notes:** The clock generator (CLG) must be configured to supply PCLK to the peripheral modules before running the REMC.
  - Make sure the REMC is halted before setting the clock.

For detailed information on the CLG control, see the "Clock Generator (CLG)" chapter.

The carrier H and L section lengths are set by REMCH[5:0]/REMC\_CAR register and REMCL[5:0]/REMC\_CAR register, respectively. Set a value corresponding to the number of clock (selected as above) cycles + 1 to these registers.

The carrier H and L section lengths can be calculated as follows:

Carrier H section length =  $\frac{\text{REMCH} + 1}{\text{cg_clk}}$  [s] Carrier L section length =  $\frac{\text{REMCL} + 1}{\text{cg_clk}}$  [s]

REMCH: Carrier H section length data value REMCL: Carrier L section length data value cg\_clk: Carrier generation clock frequency

The carrier signal is generated from these settings as shown in Figure 18.3.1.

Example: CGCLK[3:0] = 0x2 (PCLK/4), REMCH[5:0] = 2, REMCL[5:0] = 1




Figure 18.3.1 Carrier Signal Generation

# 18.4 Data Length Counter Clock Settings

The data length counter is an 8-bit counter for setting data lengths when transmitting data.

When a value corresponding to the data pulse width is written during data transmission, the data length counter begins counting down from that value and stops after generating an underflow interrupt cause when the counter reaches 0. The subsequent transmit data is set using this interrupt.

This counter is also used for data receiving, enabling measurement of the received data length. Interrupts can be generated at the input signal rising or falling edges when receiving data. The data pulse length can be obtained from the difference between data pulse edges by setting the data length counter to 0xff using the interrupt when the input changes and by reading out the count value when a subsequent interrupt occurs due to input changes.

<sup>(</sup>Default: 0x0)

This data length counter clock also uses a divided PCLK clock and can select one of 15 different types. The division ratio to generate the data length counter clock is selected by LCCLK[3:0]/REMC\_CFG register provided separately to the carrier generation clock select bits.

LCCLK[3:0]	Division ratio	LCCLK[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
Охс	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

Table 18.4.1 Data Length Counter Clock (PCLK Division Ratio) Selection

(Default: 0x0)

The data length counter can count up to 256. The count clock should be selected to ensure that the data length fits within this range.

# 18.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Configure the carrier signal. (See Section 18.3.)
- (2) Select the data length counter clock. (See Section 18.4.)
- (3) Set the interrupt conditions. (See Section 18.6.)
- **Note**: Make sure the REMC module is halted (REMEN/REMC\_CFG register = 0) before changing the above settings.

#### Data transmission control

REMDT
REMO pin output
Figure 18.5.1 Data Transmission
Data length counter clock
REMLEN[7:0] <u>4</u> 3 2 <u>1</u> 0
Interrupt signal
Figure 18.5.2 Underflow Interrupt Generation Timing

(1) Data transmit mode setting

Set REMC to transmit mode by writing 0 to REMMD/REMC\_CFG register.

(2) Enabling data transmission

Enable REMC operation by setting REMEN/REMC\_CFG register to 1. This initiates REMC transmission.

Set REMDT/REMC\_LCNT register to 0 and REMLEN[7:0]/REMC\_LCNT register to 0x0 before setting REMEN to 1 to prevent unnecessary data transmission.

#### **18 IR REMOTE CONTROLLER (REMC)**

#### (3) Transmission data setting

Set the data to be transmitted (High or Low) to REMDT/REMC\_LCNT register. Setting REMDT to 1 outputs High; setting it to 0 outputs Low from the REMO pin after being modulated by the carrier signal.

#### (4) Data pulse length setting

Set the value corresponding to the data pulse length (High or Low section) to REMLEN[7:0]/REMC\_LCNT register to set to the data length counter.

Given below is the value to which the data length counter is set:

Setting value = Data pulse length (seconds) × Data length counter clock frequency (Hz)


The data length counter starts counting down from the value written using the data length counter clock selected. A cause of underflow interrupt occurs when the data length counter value reaches 0. If the interrupt is enabled, an REMC interrupt request is output to the interrupt controller (ITC). The data length counter stops counting at the same time with the counter value 0 maintained.

#### (5) Interrupt handling


To transmit the subsequent data, set the subsequent data (Step 3) and set the data pulse length (Step 4) in the interrupt handler routine executed by the data length counter underflow.

#### (6) Terminating data transmission

To terminate data transmission, set REMEN to 0 after the final data transmission has completed (after an underflow interrupt has occurred).



#### Data reception control



#### (1) Data receive mode setting

Set REMC to receive mode by writing 1 to REMMD/REMC\_CFG register.

#### (2) Enabling data reception

Enable REMC operation by setting REMEN/REMC\_CFG register to 1. This initiates REMC reception (input edge detection).

REMC detects an input transition (signal rising or falling edges) by sampling the input signal from the REMI pin using the carrier generation clock. If a signal edge is detected, a cause of rising or falling edge interrupt is generated. An REMC interrupt request is output to the ITC if the interrupt is enabled. Rising edge and falling edge interrupts can be individually enabled or disabled.

Note that if the signal level after the input has changed is not detected for at least two continuous sampling clock cycles, the input signal transition is interpreted as noise, and no rising or falling edge interrupt is generated.

#### (3) Interrupt handling

When a rising edge or falling edge interrupt occurs, write 0xff to REMLEN[7:0]/REMC\_LCNT register in the interrupt handler routine to set the value to the data length counter.

The data length counter starts counting down using the selected data length counter clock from the value written.

The data received can be read out from REMDT/REMC\_LCNT register.

The subsequent falling or rising edge interrupt is generated at the termination of the data pulse. Read the data length counter at that point. The data length can be calculated from the difference between 0xff and the value read. To receive the subsequent data, set the data length counter to 0xff once again, then wait for the subsequent interrupt.

If the data length counter becomes 0 after being set to 0xff without the occurrence of an edge interrupt, either no more data is left or a receive error has occurred. Data length counter underflow interrupts are generated even when receiving data and should be used for terminate/error handling.

#### (4) Terminating data reception

To terminate data reception, write 0 to REMEN after the final data has been received.

# 18.6 REMC Interrupts

The REMC module includes a function for generating the following three different types of interrupts.

- Underflow interrupt
- Rising edge interrupt
- Falling edge interrupt

The REMC module outputs one interrupt signal shared by the three interrupt causes above to the interrupt controller (ITC). To identify the cause of interrupt occurred, check the interrupt flag status in the REMC module.

#### **Underflow interrupt**

Generated when the data length counter has counted down to 0, this interrupt cause sets the interrupt flag RE-MUIF/REMC\_INT register inside the REMC to 1.

When data is being transmitted, the underflow interrupt indicates that the specified data length has been transmitted. When receiving data, the underflow interrupt indicates that data has been received or a receive error has occurred.

To use this interrupt, set REMUIE/REMC\_INT register to 1. If REMUIE is set to 0 (default), the interrupt request attributable to this cause will not be sent to the ITC.

When REMUIF is set to 1, REMC outputs an interrupt request to the ITC. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met.

REMUIF should be inspected in the REMC interrupt handler routine to determine whether the REMC interrupt is attributable to data length counter underflow.

The interrupt cause should be cleared in the interrupt handler routine by resetting (writing 1 to) REMUIF.

#### **Rising edge interrupt**

Generated when the REMI pin input signal changes from Low to High, this interrupt cause sets the interrupt flag REMRIF/REMC\_INT register to 1 within the REMC.

By running the data length counter between this interrupt and a falling edge interrupt when data is being received, the received data pulse width can be calculated from that count value.

To use this interrupt, set REMRIE/REMC\_INT register to 1. If REMRIE is set to 0 (default), the interrupt request attributable to this cause will not be sent to the ITC.

When REMRIF is set to 1, REMC outputs an interrupt request to the ITC. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met.

REMRIF should be inspected in the REMC interrupt handler routine to determine whether the REMC interrupt is attributable to input signal rising edge.

The interrupt cause should be cleared in the interrupt handler routine by resetting (writing 1 to) REMRIF.

#### **18 IR REMOTE CONTROLLER (REMC)**

#### Falling edge interrupt

Generated when the REMI pin input signal changes from High to Low, this interrupt cause sets the interrupt flag REMFIF/REMC\_INT register to 1 within the REMC.

By running the data length counter between this interrupt and a rising edge interrupt when data is being received, the received data pulse width can be calculated from that count value.

To use this interrupt, set REMFIE/REMC\_INT register to 1. If REMFIE is set to 0 (default), the interrupt request attributable to this cause will not be sent to the ITC.

When REMFIF is set to 1, REMC outputs an interrupt request to the ITC. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met.

REMFIF should be inspected in the REMC interrupt handler routine to determine whether the REMC interrupt is attributable to input signal falling edge.

The interrupt cause should be cleared in the interrupt handler routine by resetting (writing 1 to) REMFIF.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

# **18.7 Control Register Details**

Address		Register name	Function							
0x5340	REMC_CFG	REMC Configuration Register	Controls the clock and data transfer.							
0x5342	REMC_CAR	REMC Carrier Length Setup Register	Sets the carrier H/L section lengths.							
0x5344	REMC_LCNT	REMC Length Counter Register	Sets the transmit/receive data length.							
0x5346	REMC_INT	REMC Interrupt Control Register	Controls interrupts.							

Table 18.7.1 List of REMC Registers

The REMC registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

## **REMC Configuration Register (REMC\_CFG)**

Register name	Address	Bit	Name	Function		Set	tting	g	Init.	R/W	Remarks
REMC Configuration	0x5340 (16 bits)	D15–12	CGCLK[3:0]	Carrier generator clock division ratio select		GCLK[3:0] CCLK[3:0]	D	ivision ratio	0x0	R/W	Source clock = PCLK
Register						0xf		reserved			
(REMC_CFG)						0xe		1/16384			
						0xd		1/8192			
						0xc		1/4096			
						0xb		1/2048			
						0xa		1/1024			
						0x9		1/512			
						0x8		1/256			
		D11-8	LCCLK[3:0]	Length counter clock division ratio	1	0x7		1/128	0x0	R/W	
				select		0x6		1/64			
						0x5		1/32			
						0x4		1/16			
						0x3		1/8			
						0x2		1/4			
						0x1		1/2			
						0x0		1/1			
		D7–2	-	reserved			-		-	-	0 when being read.
		D1	REMMD	REMC mode select	1	Receive	0	Transmit	0	R/W	
		D0	REMEN	REMC enable	1	Enable	0	Disable	0	R/W	

#### D[15:12] CGCLK[3:0]: Carrier Generator Clock Division Ratio Select Bits

Selects a carrier generation clock (PCLK division ratio).

Table 18.7.2 Carrier Generation Clock	(PCLK Division Ratio) Selection
---------------------------------------	---------------------------------

CGCLK[3:0]	Division ratio	CGCLK[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
0xc	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

#### D[11:8] LCCLK[3:0]: Length Counter Clock Division Ratio Select Bits

Selects a data length counter clock (PCLK division ratio).

LCCLK[3:0]	Division ratio	LCCLK[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
Охс	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

Table 10 7 0	Data Length Counter	Olask (DOLK Distates	Detia) Calenting
	Data Length Counter		Bation Selection

(Default: 0x0)

Note: The clock should be set only while the REMC module is stopped (REMEN = 0).

#### D[7:2] Reserved

#### D1 REMMD: REMC Mode Select Bit

Selects the transfer direction. 1 (R/W): Reception 0 (R/W): Transmission (default)

#### D0 REMEN: REMC Enable Bit

Enables or disables data transfer by the REMC module. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting REMEN to 1 starts transmission or receiving in accordance with REMMD settings. Setting REMEN to 0 disables REMC module operations.

### REMC Carrier Length Setup Register (REMC\_CAR)

			-		•			
Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
REMC Carrier	0x5342	D15–14	-	reserved	-	-	-	0 when being read.
Length Setup	(16 bits)	D13–8	REMCL[5:0]	Carrier L length setup	0x0 to 0x3f	0x0	R/W	
Register		D7–6	-	reserved	-	-	-	0 when being read.
(REMC_CAR)		D5–0	REMCH[5:0]	Carrier H length setup	0x0 to 0x3f	0x0	R/W	

#### D[15:14] Reserved

#### D[13:8] REMCL[5:0]: Carrier L Length Setup Bits

Sets the carrier signal L section length. (Default: 0x0)

Specify a value corresponding to the number of carrier generation clock cycles selected by CGCLK[3:0]/ REMC\_CFG register + 1. Calculate carrier L section length as follows:

Carrier L section length = 
$$\frac{\text{REMCL} + 1}{\text{cg_clk}} [s]$$

REMCL: REMCL[5:0] setting

cg\_clk: Carrier generation clock frequency

The H section length is specified by REMCH[5:0]. The carrier signal is generated from these settings as shown in Figure 18.7.1.

#### D[7:6] Reserved

#### D[5:0] REMCH[5:0]: Carrier H Length Setup Bits

Sets the carrier signal H section length. (Default: 0x0)

Specify a value corresponding to the number of carrier generation clock cycles selected by CGCLK[3:0]/ REMC\_CFG register + 1. Calculate carrier H section length as follows: Carrier H section length =  $\frac{\text{REMCH} + 1}{\text{cg clk}}$  [s]

REMCH: REMCH[5:0] setting

cg\_clk: Carrier generation clock frequency

The L section length is specified by REMCL[5:0]. The carrier signal is generated from these settings as shown in Figure 18.7.1.

Example: CGCLK[3:0] = 0x2 (PCLK/4), REMCH[5:0] = 2, REMCL[5:0] = 1




Figure 18.7.1 Carrier Signal Generation

## **REMC Length Counter Register (REMC\_LCNT)**

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
REMC Length	0x5344	D15-8	REMLEN[7:0]	Transmit/receive data length count	0x0 to 0xff	0x0	R/W	
Counter Register	(16 bits)			(down counter)				
(REMC_LCNT)		D7–1	-	reserved	-	-	-	0 when being read.
		D0	REMDT	Transmit/receive data	1 1 (H) 0 0 (L)	0	R/W	

#### D[15:8] REMLEN[7:0]: Transmit/Receive Data Length Count Bits

Sets the data length counter value and starts counting. (Default: 0x0) The counter stops when it reaches 0 and generates a cause of underflow interrupt.

#### For data transmission

Set the transmit data length for data transmission.

When a value corresponding to the data pulse width is written, the data length counter starts counting down from that value. The counter stops counting and generates a cause of underflow interrupt when it reaches 0. Set the subsequent transmit data using this interrupt.

#### For data receiving

Interrupts can be generated at the input signal rising or falling edges when receiving data. The data pulse length can be obtained from the difference between 0xff set to the data length counter using the interrupt when the input changes and the count value read out when the next interrupt occurs due to an input change.

#### D[7:1] Reserved

#### D0 REMDT: Transmit/Receive Data Bit

Sets the transmit data for data transmission. Receive data can be read when receiving data. 1 (R/W): 1 (H)

0 (R/W): 0 (L) (default)

If REMEN/REMC\_CFG register is set to 1, the REMDT setting is modulated by the carrier signal for data transmission and output from the REMO pin. For data receiving, this bit is set to the value corresponding to the signal level of the data pulse input.

		-		<b>U</b> ( =							
Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
REMC Interrupt	0x5346	D15-11	-	reserved	-			-	-	0 when being read.	
Control Register	(16 bits)	D10	REMFIF	Falling edge interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
(REMC_INT)		D9	REMRIF	Rising edge interrupt flag	1	interrupt		interrupt not	0	R/W	
		D8	REMUIF	Underflow interrupt flag	1	occurred		occurred	0	R/W	
		D7–3	-	reserved		-	-		-	-	0 when being read.
		D2	REMFIE	Falling edge interrupt enable	1	Enable	0	Disable	0	R/W	
		D1	REMRIE	Rising edge interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	REMUIE	Underflow interrupt enable	1	Enable	0	Disable	0	R/W	

## **REMC Interrupt Control Register (REMC\_INT)**

This register controls the data length counter underflow, input signal rising edge, and input signal falling edge interrupts. The interrupt flag is set to 1 when the data length counter underflows, or when an input signal rising edge or falling edge is detected. If the corresponding interrupt enable bit has been set to 1, the REMC outputs an interrupt request signal to the ITC at the same time. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met. When an REMC interrupt occurs, check the interrupt flag status in this register to identify the cause of interrupt occurred. If the interrupt enable bit is set to 0, the interrupt is disabled.

- **Notes:** To prevent interrupt recurrences, the REMC module interrupt flag must be reset in the interrupt handler routine after an REMC interrupt has occurred.
  - To prevent generating unnecessary interrupts, reset the interrupt flag before enabling interrupts by the interrupt enable bit.

#### D[15:11] Reserved

#### D10 REMFIF: Falling Edge Interrupt Flag Bit

Indicates the falling edge interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

REMFIF is set to 1 at the input signal falling edge. REMFIF is reset to 0 by writing 1.

#### D9 REMRIF: Rising Edge Interrupt Flag Bit

Indicates the rising edge interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

REMRIF is set to 1 at the input signal rising edge. REMRIF is reset to 0 by writing 1.

#### D8 REMUIF: Underflow Interrupt Flag Bit

Indicates the underflow interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

REMUIF is set to 1 when a data length counter underflow occurs. REMUIF is reset to 0 by writing 1.

#### D[7:3] Reserved

#### D2 REMFIE: Falling Edge Interrupt Enable Bit

Enables or disables input signal falling edge interrupts. 1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

#### **18 IR REMOTE CONTROLLER (REMC)**

#### D1 REMRIE: Rising Edge Interrupt Enable Bit

Enables or disables input signal rising edge interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

#### D0 REMUIE: Underflow Interrupt Enable Bit Enables or disables data length counter underflow interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

# **19 LCD Driver (LCD)**

# 19.1 LCD Module Overview

The S1C17705 includes a dot-matrix LCD driver capable of driving an LCD panel with up to 4,096 pixels (128 segments  $\times$  32 commons). The S1C17703 includes a dot-matrix LCD driver capable of driving an LCD panel with up to 3,840 pixels (120 segments  $\times$  32 commons). The LCD driver also supports 1/32 duty 64-COM emulation mode that enables a pseudo 64  $\times$  64-pixel display on S1C17705 and a pseudo 60  $\times$  64-pixel display on S1C17703. The main features of the LCD driver are listed below.

• Operating voltage	VDD = 1.8 to 2.5 V (driven with the VD2 voltage) VDD = 2.5 to 3.6 V (driven with the VDD voltage) LCD drive voltages are internally generated.
• Number of SEG and COM outputs	S1C17705: 128 SEG × 32 COM S1C17703: 120 SEG × 32 COM
• Drive bias	1/5 bias (fixed)
• Display data RAM	768 bytes
<ul> <li>Frame frequency configuration</li> </ul>	Adjustable with a four-bit counter
• LCD display mode	Normal display mode All on mode All off mode Inverted display mode
• COM and SEG pins	Supports two COM pin layouts: Both ends and Center. Supports inverting memory bit assignment to the COM and SEG pins.
• 1/32 duty 64-COM emulation mode	Supports two panel configurations.
• LCD contrast adjustment	Selectable from among 16 values
• Other functions	LFR signal output, frame interrupt

Figure 19.1.1 shows the LCD driver and drive power supply configuration.




Figure 19.1.1 LCD Driver and Driver Power Supply Configuration

# 19.2 LCD SEG/COM Pins

S1C17705 has 128 SEG (segment output) pins and 32 COM (common output) pins. S1C17703 has 120 SEG (segment output) pins and 32 COM (common output) pins. The S1C17705/703 provides COMPOS/LCD\_DCTL register to allow switching of the LCD pin assignment on the package.

				19.2.1 S1C1770					
	d/pin/ball		COMPOS = 0	COMPOS = 1		d/pin/ball		COMPOS = 0	COMPOS = 1
Chip	QFP	VFBGA	(Default)	0.0140	Chip	QFP	VFBGA	(Default)	05000
1	3	B1	SEG48	COM0	49	51	R4	SEG96	SEG80
2	4	C2	SEG49	COM1	50	52	T1	SEG97	SEG81
3	5	D4	SEG50	COM2	51	53	T2	SEG98	SEG82
4	6	D3	SEG51	COM3	52	54	T3	SEG99	SEG83
5	7	D2	SEG52	COM4	53	55	U1	SEG100	SEG84
6	8	C1	SEG53	COM5	54	56	U2	SEG101	SEG85
7	9	E4	SEG54	COM6	55	57	V1	SEG102	SEG86
8	10	E3	SEG55	COM7	56	58	V2	SEG103	SEG87
9	11	D1	SEG56	COM8	57	62	W2	SEG104	SEG88
10	12	E2	SEG57	COM9	58	63	W3	SEG105	SEG89
11	13	E1	SEG58	COM10	59	64	V3	SEG106	SEG90
12	14	F4	SEG59	COM11	60	65	U3	SEG107	SEG91
13	15	F3	SEG60	COM12	61	66	V4	SEG108	SEG92
14	16	F2	SEG61	COM13	62	67	U4	SEG109	SEG93
15	17	F1	SEG62	COM14	63	68	T4	SEG110	SEG94
16	18	G4	SEG63	COM15	64	69	W4	SEG111	SEG95
17	19	G3	SEG64	COM16	65	70	U5	SEG112	SEG96
18	20	G2	SEG65	COM17	66	71	W5	SEG113	SEG97
19	21	G1	SEG66	COM18	67	72	V5	SEG114	SEG98
20	22	H4	SEG67	COM19	68	73	T5	SEG115	SEG99
21	23	H3	SEG68	COM20	69	74	W6	SEG116	SEG100
22	24	H2	SEG69	COM21	70	75	V6	SEG117	SEG101
23	25	H1	SEG70	COM22	71	76	U6	SEG118	SEG102
24	26	J4	SEG71	COM23	72	77	W7	SEG119	SEG103
25	27	J3	SEG72	COM24	73	78	V7	SEG120	SEG104
26	28	J2	SEG73	COM25	74	79	U7	SEG121	SEG105
27	29	J1	SEG74	COM26	75	80	T7	SEG122	SEG106
28	30	K4	SEG75	COM27	76	81	W8	SEG123	SEG107
29	31	K3	SEG76	COM28	77	82	V8	SEG124	SEG108
30	32	K2	SEG77	COM29	78	83	U8	SEG125	SEG109
31	33	K1	SEG78	COM30	79	84	T8	SEG126	SEG110
32	34	L4	SEG79	COM31	80	85	W9	SEG127	SEG111
33	35	L3	SEG80	SEG64	81	86	V9	COM31	SEG112
34	36	L2	SEG81	SEG65	82	87	U9	COM30	SEG113
35	37	L1	SEG82	SEG66	83	88	W10	COM29	SEG114
36	38	M1	SEG83	SEG67	84	89	V10	COM28	SEG115
37	39	M2	SEG84	SEG68	85	90	U10	COM20	SEG116
38	40	M3	SEG85	SEG69	86	90	T10	COM27 COM26	SEG117
39	40	N1	SEG86	SEG70	87	91	U11	COM20 COM25	SEG118
40	41	N2	SEG80 SEG87	SEG70	88	92	W11	COM25 COM24	SEG118 SEG119
40	42	N3	SEG87 SEG88	SEG71 SEG72	89	93	V11	COM24 COM23	SEG120
41	43	N3 N4		SEG72 SEG73			T11	COM23 COM22	SEG120
			SEG89	SEG73 SEG74	90	95			SEG121 SEG122
43	45	P1	SEG90		91	96	U12	COM21	
44	46	P2	SEG91	SEG75	92	97	V12	COM20	SEG123
45	47	P3	SEG92	SEG76	93	98	W12	COM19	SEG124
46	48	R1	SEG93	SEG77	94	99	T12	COM18	SEG125
47	49	R2	SEG94	SEG78	95	100	U13	COM17	SEG126
48	50	R3	SEG95	SEG79	96	101	V13	COM16	SEG127

Table 19.2.1 S1C17705 LCD Pin Assignment

Pac	l/pin/ball	No.	COMPOS = 0	0011000 4	Pad	d/pin/ball	No.	COMPOS = 0	0011000 4
Chip	QFP	VFBGA	(Default)	COMPOS = 1	Chip	QFP	VFBGA	(Default)	COMPOS = 1
162	171	D18	COM0	SEG0	194	207	A11	SEG16	SEG32
163	172	D17	COM1	SEG1	195	208	D10	SEG17	SEG33
164	173	D16	COM2	SEG2	196	209	C10	SEG18	SEG34
165	174	C19	COM3	SEG3	197	210	B10	SEG19	SEG35
166	175	C18	COM4	SEG4	198	211	A10	SEG20	SEG36
167	176	C17	COM5	SEG5	199	212	D9	SEG21	SEG37
168	177	B19	COM6	SEG6	200	213	C9	SEG22	SEG38
169	178	B18	COM7	SEG7	201	214	B9	SEG23	SEG39
170	183	A18	COM8	SEG8	202	215	A9	SEG24	SEG40
171	184	B17	COM9	SEG9	203	216	C8	SEG25	SEG41
172	185	A17	COM10	SEG10	204	217	B8	SEG26	SEG42
173	186	C16	COM11	SEG11	205	218	A8	SEG27	SEG43
174	187	D15	COM12	SEG12	206	219	C7	SEG28	SEG44
175	188	B16	COM13	SEG13	207	220	B7	SEG29	SEG45
176	189	A16	COM14	SEG14	208	221	A7	SEG30	SEG46
177	190	C15	COM15	SEG15	209	222	D7	SEG31	SEG47
178	191	B15	SEG0	SEG16	210	223	B6	SEG32	SEG48
179	192	A15	SEG1	SEG17	211	224	A6	SEG33	SEG49
180	193	D14	SEG2	SEG18	212	225	C6	SEG34	SEG50
181	194	C14	SEG3	SEG19	213	226	D6	SEG35	SEG51
182	195	B14	SEG4	SEG20	214	227	A5	SEG36	SEG52
183	196	A14	SEG5	SEG21	215	228	B5	SEG37	SEG53
184	197	D13	SEG6	SEG22	216	229	C5	SEG38	SEG54
185	198	C13	SEG7	SEG23	217	230	D5	SEG39	SEG55
186	199	B13	SEG8	SEG24	218	231	A4	SEG40	SEG56
187	200	A13	SEG9	SEG25	219	232	B4	SEG41	SEG57
188	201	A12	SEG10	SEG26	220	233	C4	SEG42	SEG58
189	202	B12	SEG11	SEG27	221	234	A3	SEG43	SEG59
190	203	C12	SEG12	SEG28	222	235	B3	SEG44	SEG60
191	204	D11	SEG13	SEG29	223	236	C3	SEG45	SEG61
192	205	C11	SEG14	SEG30	224	237	B2	SEG46	SEG62
193	206	B11	SEG15	SEG31	225	238	A2	SEG47	SEG63

Pac	d/pin/ball	No.	COMPOS = 0	19.2.2 S1C1770	-	d/pin/ball		COMPOS = 0	
Chip	QFP	VFBGA	(Default)	COMPOS = 1	Chip	QFP	VFBGA	(Default)	COMPOS = 1
1	1	B1	SEG45	COM1	49	49	R4	SEG93	SEG77
2	2	C2	SEG46	COM2	50	50	T1	SEG94	SEG78
3	3	D4	SEG47	COM3	51	51	T2	SEG95	SEG79
4	4	D3	SEG48	COM4	52	52	T3	SEG96	SEG80
5	5	D2	SEG49	COM5	53	53	U1	SEG97	SEG81
6	6	C1	SEG50	COM6	54	54	U2	SEG98	SEG82
7	7	E4	SEG51	COM7	55	55	U3	SEG99	SEG83
8	8	E3	SEG52	COM8	56	56	V4	SEG100	SEG84
9	9	 D1	SEG53	COM9	57	57	U4	SEG101	SEG85
10	10	E2	SEG54	COM10	58	58	T4	SEG102	SEG86
11	11	E1	SEG55	COM11	59	59	W4	SEG103	SEG87
12	12	 F4	SEG56	COM12	60	60	U5	SEG104	SEG88
13	13	F3	SEG57	COM12	61	61	W5	SEG105	SEG89
14	14	F2	SEG58	COM14	62	62	V5	SEG106	SEG90
15	15	F1	SEG59	COM15	63	63	T5	SEG107	SEG91
16	16	G4	SEG60	COM16	64	64	W6	SEG108	SEG92
17	17	G3	SEG61	COM17	65	65	V6	SEG109	SEG93
18	18	G2	SEG62	COM18	66	66	U6	SEG110	SEG94
19	19	G1	SEG63	COM19	67	67	W7	SEG111	SEG95
20	20	H4	SEG64	COM20	68	68	V7	SEG112	SEG96
21	21	H3	SEG65	COM21	69	69	U7	SEG113	SEG97
22	22	H2	SEG66	COM22	70	70	T7	SEG114	SEG98
23	23	H1	SEG67	COM23	71	70	W8	SEG115	SEG99
24	24	J4	SEG68	COM24	72	72	V8	SEG116	SEG100
25	25	J3	SEG69	COM25	73	73	U8	SEG117	SEG100
26	26	J2	SEG70	COM26	74	74	T8	SEG118	SEG102
27	27	J1	SEG71	COM27	75	75	W9	SEG119	SEG102
28	28	K4	SEG72	COM28	76	76	V9	COM31	SEG104
29	29	K3	SEG73	COM29	77	77	U9	COM30	SEG105
30	30	K2	SEG74	COM30	78	78	W10	COM29	SEG106
31	31	K1	SEG75	COM31	70	79	V10	COM28	SEG100
32	32	L4	SEG76	SEG60	80	80	U10	COM27	SEG108
33	33	L4 L3	SEG77	SEG61	81	81	T10	COM26	SEG109
34	34	L0 L2	SEG78	SEG62	82	82	U11	COM25	SEG110
35	35	L1	SEG79	SEG63	83	83	W11	COM24	SEG111
36	36	M1	SEG80	SEG64	84	84	V11	COM23	SEG112
37	37	M2	SEG81	SEG65	85	85	T11	COM22	SEG112
38	38	M3	SEG82	SEG66	86	86	U12	COM22	SEG113
39	39	N1	SEG83	SEG67	87	87	V12	COM21	SEG114 SEG115
40	40	N2	SEG84	SEG68	88	88	W12	COM19	SEG116
40	40	N3	SEG85	SEG69	89	89	T12	COM19 COM18	SEG117
42	42	N4	SEG86	SEG70	90	90	U13	COM10 COM17	SEG118
42	42	P1	SEG87	SEG70	90	90	V13	COM16	SEG118
43	43	P2	SEG88	SEG72	156	156	D18	COMIO	SEG0
44	44	P3	SEG88	SEG72 SEG73	150	150	D18 D17	COMU COM1	SEG0
45	45	R1	SEG90	SEG73 SEG74	157	157	D17 D16	COM1 COM2	SEG2
40	40	R2	SEG90 SEG91	SEG74 SEG75	158	150	C19	COM2 COM3	SEG2
47	47	R2 R3	SEG91 SEG92	SEG75 SEG76	160	160	C19 C18	COM3 COM4	SEG3

Table 19.2.2 S1C17703 LCD Pin Assignment

Pac	l/pin/ball	No.	COMPOS = 0	0011000 1	Pa	d/pin/ball	No.	COMPOS = 0	0000000 1
Chip	QFP	VFBGA	(Default)	COMPOS = 1	Chip	QFP	VFBGA	(Default)	COMPOS = 1
161	161	C17	COM5	SEG5	189	189	C10	SEG17	SEG33
162	162	B19	COM6	SEG6	190	190	B10	SEG18	SEG34
163	163	A18	COM7	SEG7	191	191	A10	SEG19	SEG35
164	164	B17	COM8	SEG8	192	192	D9	SEG20	SEG36
165	165	A17	COM9	SEG9	193	193	C9	SEG21	SEG37
166	166	C16	COM10	SEG10	194	194	B9	SEG22	SEG38
167	167	D15	COM11	SEG11	195	195	A9	SEG23	SEG39
168	168	B16	COM12	SEG12	196	196	C8	SEG24	SEG40
169	169	A16	COM13	SEG13	197	197	B8	SEG25	SEG41
170	170	C15	COM14	SEG14	198	198	A8	SEG26	SEG42
171	171	B15	COM15	SEG15	199	199	C7	SEG27	SEG43
172	172	A15	SEG0	SEG16	200	200	B7	SEG28	SEG44
173	173	D14	SEG1	SEG17	201	201	A7	SEG29	SEG45
174	174	C14	SEG2	SEG18	202	202	D7	SEG30	SEG46
175	175	B14	SEG3	SEG19	203	203	B6	SEG31	SEG47
176	176	A14	SEG4	SEG20	204	204	A6	SEG32	SEG48
177	177	D13	SEG5	SEG21	205	205	C6	SEG33	SEG49
178	178	C13	SEG6	SEG22	206	206	D6	SEG34	SEG50
179	179	B13	SEG7	SEG23	207	207	A5	SEG35	SEG51
180	180	A13	SEG8	SEG24	208	208	B5	SEG36	SEG52
181	181	A12	SEG9	SEG25	209	209	C5	SEG37	SEG53
182	182	B12	SEG10	SEG26	210	210	D5	SEG38	SEG54
183	183	C12	SEG11	SEG27	211	211	A4	SEG39	SEG55
184	184	D11	SEG12	SEG28	212	212	B4	SEG40	SEG56
185	185	C11	SEG13	SEG29	213	213	C4	SEG41	SEG57
186	186	B11	SEG14	SEG30	214	214	A3	SEG42	SEG58
187	187	A11	SEG15	SEG31	215	215	B3	SEG43	SEG59
188	188	D10	SEG16	SEG32	216	216	C3	SEG44	COM0

For detailed pin configuration diagrams, see the "Pins" section in Chapter 1.

In addition to this switching, the S1C17705/703 also allows software to inverse the display memory bit assignment for the SEG/COM pins. For more information, see Section 19.6.

# 19.3 LCD Power Supply

The LCD drive voltages VC1 to VC5 are generated by the on-chip LCD voltage regulator and power supply voltage booster. No external power supply is needed. For more information on the LCD power supply, see the "Power Supply" chapter.

# 19.4 LCD Clock

Figure 19.4.1 shows the LCD clock supply system.




Figure 19.4.1 LCD Clock System

# 19.4.1 LCD Operating Clock (LCLK)

#### **Clock source selection**

Use LCKSRC[1:0]/LCD\_CLK register to select the clock source from IOSC, OSC3, and OSC1.

LCKSRC[1:0]	Clock source
0x3	Reserved
0x2	OSC3
0x1	OSC1
0x0	IOSC

Table 19.4.1.1	Clock Source	Selection
10010 10.4.1.1		0010011011

#### **Clock division ratio selection**

When the clock source is OSC1

No division ratio needs to be selected when OSC1 is selected for the clock source. The OSC1 clock (typ. 32.768 kHz) is directly used as LCLK.

#### When the clock source is IOSC or OSC3

When IOSC or OSC3 is selected for the clock source, use LCKDV[2:0]/LCD\_CLK register to select the division ratio. Set LCLK to become around 32 kHz.

LCKDV[2:0]	Division ratio
0x7–0x5	Reserved
0x4	1/512
0x3	1/256
0x2	1/128
0x1	1/64
0x0	1/32

Table 19.4.1.2 IOSC/OSC3 Division Ratio Selection

(Default: 0x0)

#### **Clock enable**

The LCLK supply is enabled with LCKEN/LCD\_CLK register. The LCKEN default setting is 0, which stops the clock. Setting LCKEN to 1 feeds the clock generated as above to the LCD driver.

Note: Be sure to wait at least one LCLK clock cycle before setting LCKEN to 0 to stop the LCLK clock supply immediately after setting DSPC[1:0]/LCD\_DCTL register to 0x0 (display off). When resuming display with no wait time inserted after the LCLK supply is disabled, wait at least one LCLK clock cycle until DSPC[1:0] is set to a value other than 0x0 after LCKEN is set to 1 to resume clock supply.

If LCLK is not supplied, the LCD cannot display. However, the LCD driver control registers and display memory can be accessed even if LCLK is stopped.

## 19.4.2 Frame Signal

The LCD driver generates the frame signal by dividing LCLK. The clock division ratio can be set using FRMCNT[3:0]/LCD\_CCTL register. The frame frequency is calculated by the equation shown below.

Frame frequenc	y [Hz] = $\frac{\text{flCLK}}{4 \times (\text{FRMCNT} + 1)} \times \text{LCD drive duty}$
flclk:	LCLK frequency [Hz]
FRMCNT:	FRMCNT[3:0] setting (0 to 15)
LCD drive duty	: 1/32, 1/24 or 1/16

Table 19.4.2.1 lists an example of frame frequency settings when LCLK = 32768 Hz.

<sup>(</sup>Default: 0x1)

FRMCNT[3:0]		Frame frequency [Hz]	
FRMCN1[3:0]	1/32 duty	1/24 duty	1/16 duty
15	16.0	21.3	32.0
14	17.1	22.8	34.1
13	18.3	24.4	36.6
12	19.7	26.3	39.4
11	21.3	28.4	42.7
10	23.3	31.0	46.5
9	25.6	34.1	51.2
8	28.4	37.9	56.9
7	32.0	42.7	64.0
6	36.6	48.8	73.1
5	42.7	56.9	85.3
4	51.2	68.3	102.4
3	64.0	85.3	128.0
2	85.3	113.8	170.7
1	128.0	170.7	256.0
0	256.0	341.3	512.0

Table 19.4.2.1 Frame Frequency Settings (when LCLK = 32768 Hz)

The LFR signal generated can be output to an external device via the LFRO pin. No output control is required, note, however, that the output pin must be switched for LFRO output using the port function select bit, as the pin is configured for an I/O port by default. For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

# **19.5 Drive Duty Control**

## 19.5.1 Drive Duty Switching

Drive duty can be switched between 1/32, 1/24, and 1/16 using LDUTY[2:0]/LCD\_CCTL register. Table 19.5.1.1 shows the correspondence between LDUTY[2:0] settings, drive duty, and maximum number of display pixels.

LDUTY[2:0]	Duty	Valid common pins	Valid segment pins	Max. number of display pixels
0x7–0x6	Reserved	-	-	-
0x5	1/32 (Type B)*	COM0 to COM31	SEG0 to SEG127	4,096 pixels
0x4	1/32 (Type A)*	COM0 to COM31	SEG0 to SEG127	4,096 pixels
0x3	1/24	COM0 to COM23	SEG0 to SEG127	3,072 pixels
0x2	1/32	COM0 to COM31	SEG0 to SEG127	4,096 pixels
0x1	1/16	COM0 to COM15	SEG0 to SEG127	2,048 pixels
0x0	Reserved	_	_	_

Table 19.5.1.1	Drive Duty Settings	(S1C17705)
----------------	---------------------	------------

\* 64-COM emulation mode (See Section 19.5.3.)

Table 19.5.1.2	Drive Duty Settings	(S1C17703)

LDUTY[2:0]	Duty	Valid common pins	Valid segment pins	Max. number of display pixels
0x7–0x6	Reserved	-	-	-
0x5	1/32 (Type B)*	COM0 to COM31	SEG0 to SEG119	3,840 pixels
0x4	1/32 (Type A)*	COM0 to COM31	SEG0 to SEG119	3,840 pixels
0x3	1/24	COM0 to COM23	SEG0 to SEG119	2,880 pixels
0x2	1/32	COM0 to COM31	SEG0 to SEG119	3,840 pixels
0x1	1/16	COM0 to COM15	SEG0 to SEG119	1,920 pixels
0x0	Reserved	-	-	-

\* 64-COM emulation mode (See Section 19.5.3.)


The drive bias is fixed at 1/5 (five potentials Vc1, Vc2, Vc3, Vc4, Vc5) for all duty settings.

(Default: 0x2)

(Default: 0x2)

## 19.5.2 Drive Waveform

Figures 19.5.2.1 to 19.5.2.3 shows the drive waveforms according to the duty selections.








Figure 19.5.2.1 1/32 Duty Drive Waveform






COM0 -

1 -2 -

5 -

SEG0 -







Figure 19.5.2.3 1/16 Duty Drive Waveform


# 19.5.3 64-COM Emulation Mode

#### S1C17705


The internal S1C17705 LCD driver is capable of driving a pseudo-64-COM panel that consists of two 64-SEG (max.)  $\times$  32-COM display areas. Figure 19.5.3.1 shows examples of connection between an LCD panel that can be used in 64-COM emulation mode and the IC.



Example 1: COMPOS = 0, COMREV = 0, SEGREV = 1, LDUTY[2:0] = 0x2 (normal 1/32 duty)




Example 2: COMPOS = 1, COMREV = 0, SEGREV = 1, LDUTY[2:0] = 0x4 (1/32 duty, Type A)




Example 3: COMPOS = 1, COMREV = 1, SEGREV = 1, LDUTY[2:0] = 0x5 (1/32 duty, Type B) Figure 19.5.3.1 Pseudo-64-COM Panel Connection Examples

#### S1C17703


The internal S1C17703 LCD driver is capable of driving a pseudo-64-COM panel that consists of two 60-SEG (max.)  $\times$  32-COM display areas. Figure 19.5.3.2 shows examples of connection between an LCD panel that can be used in 64-COM emulation mode and the IC.



Example 1: COMPOS = 0, COMREV = 0, SEGREV = 1, LDUTY[2:0] = 0x2 (normal 1/32 duty)



Example 2: COMPOS = 1, COMREV = 0, SEGREV = 1, LDUTY[2:0] = 0x4 (1/32 duty, Type A)



Example 3: COMPOS = 1, COMREV = 1, SEGREV = 1, LDUTY[2:0] = 0x5 (1/32 duty, Type B) Figure 19.5.3.2 Pseudo-64-COM Panel Connection Examples

# 19.6 Display Memory

The S1C17705/703 includes 768 bytes of display memory. The display memory is assigned to addresses 0x4800 to 0x4dff. The correspondence between memory bits and common/segment pins varies depending on the conditions selected, as follows.

- (1) Drive duty: 1/32 (normal, Type A, Type B), 1/24, or 1/16 duty
- (2) SEG pin assignment: normal or inverted
- (3) COM pin assignment: normal or inverted

Figures 19.6.1 to 19.6.5 (S1C17705) and Figures 19.6.6 to 19.6.10 (S1C17703) show the correspondence between display memory and common/segment pins for each drive duty.

Writing 1 to a display memory bit corresponding to pixels on the LCD panel turns that pixel on, while writing 0 turns the pixel off. Since the display memory is a RAM allowing reading and writing, bits can be controlled individually using logic operation instructions (read-modify-write instructions).

Bits not assigned to the display area within the 768 byte display memory can be used as general-purpose RAM that can be read and written to.

#### Display area selection (with 1/24 or 1/16 duty selected)

When 1/24 or 1/16 duty is selected as the drive duty, two screen areas can be reserved within the display memory, and DSPAR/LCD\_DCTL register can be used to switch between the screens. Setting DSPAR to 0 selects display area 0; setting to 1 selects display area 1.

#### SEG pin assignment

The display memory address assignment for the SEG pins can be inverted using SEGREV/LCD\_DCTL register. When SEGREV is set to 1 (default), memory addresses are assigned to SEG pins in ascending order. When SEGREV is set to 0, memory addresses are assigned to SEG pins in descending order (except for 1/32 duty Type B). (S1C17705: Figure 19.6.1 to 19.6.5, S1C17703: Figure 19.6.6 to 19.6.10)

#### **COM pin assignment**

The display memory bit assignment for the COM pins can be inverted using COMREV/LCD\_DCTL register. When COMREV is set to 1 (default), memory bits are assigned to COM pins in ascending order. When COM-REV is set to 0, memory bits are assigned to COM pins in descending order (except for 1/32 duty Type A and B). (S1C17705: Figure 19.6.1 to 19.6.5, S1C17703: Figure 19.6.6 to 19.6.10)

#### S1C17705

Address	Bit		Address (lower 8 bits)		COMREV	COMREV
Address		0x00 ··· 0x1f 0x20 ··· 0x3f	0x40 ··· 0x5f 0x60 ··· 0x7f	0x80 … 0xff	= 1	= 0
	D0				COM0	COM31
	D1				COM1	COM30
	D2				COM2	COM29
0x48**	D3				COM3	COM28
0,40	D4				COM4	COM27
	D5				COM5	COM26
	D6				COM6	COM25
	D7				COM7	COM24
	D0				COM8	COM23
	D1				COM9	COM22
	D2				COM10	COM21
0x49**	D3				COM11	COM20
0.49**	D4				COM12	COM19
	D5				COM13	COM18
	D6				COM14	COM17
	D7	Display area A	Display area B		COM15	COM16
	D0	Display alea A	Display alea D		COM16	COM15
	D1				COM17	COM14
	D2				COM18	COM13
0x4a**	D3				COM19	COM12
0x4a**	D4				COM20	COM11
	D5				COM21	COM10
	D6				COM22	COM9
	D7			Lineveileble	COM23	COM8
	D0			Unavailable	COM24	COM7
	D1			area	COM25	COM6
	D2				COM26	COM5
0x4b**	D3				COM27	COM4
0840**	D4				COM28	COM3
	D5				COM29	COM2
	D6				COM30	COM1
	D7				COM31	COM0
	D0					
	D1					
	D2					
0x4c**	D3					
0,40	D4					
	D5					
	D6					
	D7	Unuse				
I T	D0	(general-purp	ose memory)			
	D1					
	D2					
0x4d**	D3					
0 <b>⊼</b> 4u∞*	D4					
	D5					
	D6					
	D7					
		0000 0001 0000 0000	SEG64 SEG95 SEG96 SEG127		•	
SEGRE\		SEG0          SEG31         SEG32          SEG63           SEG127          SEG96         SEG95          SEG64	SEG63 ··· SEG32 SEG31 ··· SEG0			

Figure 19.6.1 Display Memory Map (with normal 1/32 duty selected) (S1C17705)

Andreas	<b>D</b> <sup>14</sup>	Address (lower 8 bits)	COMREV	COMREV		Address (low	ver 8 bits)		COMREV	COMREV
Address	Bit	0x00 ··· 0x1f 0x20 ··· 0x3f	= 1	= 0	0x40 … 0x5f	0x60 …	0x7f	0x80 0xf	f = 1	= 0
	D0		COM0	COM31					COM31	COM0
	D1		COM1	COM30					COM30	COM1
	D2		COM2	COM29					COM29	COM2
0x48**	D3		COM3	COM28					COM28	COM3
UX46**	D4		COM4	COM27					COM27	COM4
	D5		COM5	COM26					COM26	COM5
	D6		COM6	COM25					COM25	COM6
	D7		COM7	COM24					COM24	COM7
	D0	1	COM8	COM23					COM23	COM8
	D1		COM9	COM22					COM22	COM9
	D2		COM10	COM21					COM21	COM10
0.10.11	D3		COM11	COM20					COM20	COM11
0x49**	D4		COM12	COM19					COM19	COM12
	D5		COM13	COM18					COM18	COM13
	D6		COM14	COM17					COM17	COM14
	D7	Diaglas, and A	COM15	COM16	Disate				COM16	COM15
	D0	Display area A	COM16	COM15	Dispia	y area B			COM15	COM16
	D1		COM17	COM14					COM14	COM17
	D2		COM18	COM13					COM13	COM18
	D3		COM19	COM12					COM12	COM19
0x4a**	D4		COM20	COM11					COM11	COM20
	D5		COM21	COM10					COM10	COM21
	D6		COM22	СОМ9					COM9	COM22
	D7		COM23	COM8					COM8	COM23
	D0		COM24	COM7				Unavailable	COM7	COM24
	D1		COM25	COM6				area	COM6	COM25
	D2		COM26	COM5					COM5	COM26
	D3		COM27	COM4					COM4	COM27
0x4b**	D4		COM28	COM3					COM3	COM28
	D5		COM29	COM2					COM2	COM29
	D6		COM30	COM1					COM1	COM30
	D7		COM31	COM0					COM0	COM31
	D0									
	D1									
	D2									
0.4	D3									
0x4c**	D4									
	D5									
	D6									
	D7	Unused area			Unus	ed area				
	D0	(general-purpose memory)			(general-pur		ry)			
	D1									
	D2									
	D3									
0x4d**	D4									
	D5									
	D6									
	D7									
SEGRE		SEG0 SEG31 SEG32 SEG63	1		SEG64 ··· SEG95	SEG96	SEG127			
SEGRE		SEG127 ··· SEG96 SEG95 ··· SEG64	1		SEG63 ··· SEG32					
	~		1					1		

Figure 19.6.2 Display Memory Map (with 1/32 duty Type A selected) (S1C17705)

A	D.4	Address (lower 8 bits)	COMREV	COMREV			Address	(lower 8 bits)	)	COMREV	COMREV
Address	Bit	0x00 ··· 0x1f 0x20 ··· 0x3f	= 1	= 0	0x40	··· 0x5f	0x60	··· 0x7f	0x80 0xff	= 1	= 0
	D0		COM0	COM31						COM31	COM0
	D1		COM1	COM30						COM30	COM1
	D2		COM2	COM29						COM29	COM2
0x48**	D3		COM3	COM28						COM28	COM3
0840**	D4		COM4	COM27						COM27	COM4
	D5		COM5	COM26						COM26	COM5
	D6		COM6	COM25						COM25	COM6
	D7		COM7	COM24						COM24	COM7
	D0		COM8	COM23						COM23	COM8
	D1		COM9	COM22						COM22	COM9
	D2		COM10	COM21						COM21	COM10
0x49**	D3		COM11	COM20						COM20	COM11
OX 10	D4		COM12	COM19						COM19	COM12
	D5		COM13	COM18						COM18	COM13
	D6		COM14	COM17						COM17	COM14
	D7	Display area A	COM15	COM16		Display	/ area B			COM16	COM15
	D0		COM16	COM15						COM15	COM16
	D1		COM17	COM14						COM14	COM17
	D2		COM18	COM13						COM13	COM18
0x4a**	D3		COM19	COM12						COM12	COM19
	D4		COM20	COM11						COM11	COM20
	D5		COM21	COM10						COM10	COM21
	D6		COM22	COM9						COM9	COM22
	D7		COM23	COM8					Unavailable	COM8	COM23
	D0		COM24	COM7					area	COM7	COM24
	D1		COM25	COM6						COM6	COM25
	D2		COM26 COM27	COM5						COM5	COM26
0x4b**	D3 D4		COM27 COM28	COM4 COM3						COM4 COM3	COM27 COM28
	D4 D5		COM28 COM29	COM2						COM2	COM28 COM29
	D6		COM30	COM1						COM12	COM30
	D0		COM31	COM0						COMO	COM31
	D0		0010131	CONIO					4	001010	0010101
	D1										
	D2										
	D3										
0x4c**	D4										
	D5										
	D6										
	D7	Unused area				Unuse	ed area				
	D0	(general-purpose memory)			(0	eneral-purp		mory)			
	D1										
	D2										
0.44	D3										
0x4d**	D4										
	D5										
	D6										
	D7										
SEGRE		SEG0 ··· SEG31 SEG32 ··· SEG63	]		SEG127					-	
SEGRE	V = 0	SEG64 ··· SEG95 SEG96 ··· SEG127	J		SEG63	SEG32	SEG31	SEG0	]		

Figure 19.6.3 Display Memory Map (with 1/32 duty Type B selected) (S1C17705)

								Address	(low	er 8 bits)						COMREV	COMREV
Address	Bit	0x00		0x1f	0x20		0x3f	0x40		0x5f	0x60	 0x7f	0x80	0	xff	= 1	= 0
	D0															COM0	COM23
	D1															COM1	COM22
	D2															COM2	COM21
0x48**	D3															COM3	COM20
	D4															COM4	COM19
	D5															COM5	COM18
	D6															COM6	COM17
	D7															COM7	COM16
	D0															COM8	COM15
	D1															COM9	COM14
	D2															COM10	COM13
0x49**	D3						Display	y area 0								COM11	COM12
	D4															COM12	COM11
	D5															COM13	COM10
	D6															COM14	COM9
	D7															COM15	COM8
	D0 D1															COM16	COM7
	D1 D2															COM17	COM6
																COM18	COM5
0x4a**	D3															COM19	COM4
	D4															COM20	COM3
	D5 D6															COM21 COM22	COM2 COM1
	D0 D7															COM22 COM23	COM1 COM0
	D0												Una	available	e	COM25	COM23
	D0													area		COM1	COM23 COM22
	D2															COM2	COM21
	D3															COM3	COM20
0x4b**	D4															COM4	COM19
	D5															COM5	COM18
	D6															COM6	COM17
	D7															COM7	COM16
	D0															COM8	COM15
	D1															COM9	COM14
	D2															COM10	COM13
0	D3						Dianla	1								COM11	COM12
0x4c**	D4						Display	y area 1								COM12	COM11
	D5															COM13	COM10
	D6															COM14	COM9
	D7															COM15	COM8
	D0															COM16	COM7
	D1															COM17	COM6
	D2															COM18	COM5
0x4d**	D3															COM19	COM4
JA-10***	D4															COM20	COM3
	D5															COM21	COM2
	D6															COM22	COM1
	D7															COM23	COM0
SEGRE		SEG0		SEG31	SEG32		SEG63	SEG64		SEG95	SEG96	SEG127					
SEGRE\	V = 0	SEG127	·	SEG96	SEG95	; ···	SEG64	SEG63		SEG32	SEG31	 SEG0					

Figure 19.6.4 Display Memory Map (with 1/24 duty selected) (S1C17705)

Address         Bit         Address (lower 8 bits)           0x00         ···         0x1f         0x20         ···         0x3f         0x40         ···         0x5f         0x60         ···         0x7f         0x80         ···         0xff           D0         D1         D2         D3         D3         D4         D4         D5         D6         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U         U	= 1 COM0 COM1 COM2 COM3	= 0 COM15 COM14 COM13
D1 D2 D3 D4 D5 D6	COM1 COM2	COM14
D2 D3 D4 D5 D6	COM2	
0x48** D3 D4 D5 D6		COM12
0x48** D4 D5 D6	COM3	
D4 D5 D6		COM12
D6	COM4	COM11
	COM5	COM10
	COM6	COM9
D7 Display area 0	COM7	COM8
	COM8	COM7
D1	COM9	COM6
D2	COM10	COM5
D3	COM11	COM4
	COM12	COM3
D5	COM13	COM2
D6	COM14	COM1
D7	COM15	COM0
DO	COM0	COM15
D1	COM1	COM14
D2	COM2	COM13
Ox4a** D3	COM3	COM12
D4	COM4	COM11
D5	COM5	COM10
D6	COM6	COM9
D7 Display area 1 Unavailable	COM7	COM8
	COM8	COM7
	COM9	COM6
D2	COM10	COM5
0x4b** D3 D4	COM11 COM12	COM4 COM3
D5	COM12 COM13	COM3 COM2
D6	COM13 COM14	COM2 COM1
D7	COM14 COM15	COMO
D0	0010113	COMO
D1		
D2		
D3		
0x4c** D4		
D6		
D7 Unused area		
D0 (general-purpose memory)		
D1		
D2		
D3		
0x4d** D4		
D5		
D6		
D7		
SEGREV = 1 SEG0 ··· SEG31 SEG32 ··· SEG63 SEG64 ··· SEG95 SEG96 ··· SEG127	-	
SEGREV = 0 SEG127 ··· SEG96 SEG95 ··· SEG64 SEG63 ··· SEG32 SEG31 ··· SEG0		

Figure 19.6.5 Display Memory Map (with 1/16 duty selected) (S1C17705)

#### S1C17703

Address	Bit		Address	s (lower 8 bits)				COMREV	COMREV
Audiess		0x00 ··· 0x1f 0x20 ··· 0x3b	0x3c … 0x3	f 0x40 ··· 0x5f 0x60 ···	0x7b 0x7c	0x7f	0x80 … 0xff	= 1	=0
	D0							COM0	COM31
	D1							COM1	COM30
	D2							COM2	COM29
0x48**	D3							COM3	COM28
	D4							COM4	COM27
	D5							COM5	COM26
	D6							COM6	COM25
	D7							COM7	COM24
	D0							COM8	COM23
	D1							COM9	COM22
	D2							COM10	COM21
0x49**	D3							COM11	COM20
	D4							COM12	COM19
	D5 D6							COM13 COM14	COM18 COM17
	D6							COM14 COM15	COM17 COM16
	D7 D0	Display area A		Display area B				COM15 COM16	COM15
	D0							COM18 COM17	COM15 COM14
	D2							COM18	COM13
	D3							COM19	COM12
0x4a**	D4							COM20	COM11
	D5							COM21	COM10
	D6							COM22	COM9
	D7						Unavailable	COM23	COM8
	D0						area	COM24	COM7
	D1							COM25	COM6
	D2							COM26	COM5
0x4b**	D3							COM27	COM4
0840**	D4							COM28	COM3
	D5							COM29	COM2
	D6							COM30	COM1
	D7							COM31	COM0
	D0								
	D1								
	D2								
0x4c**	D3								
	D4								
	D5								
	D6		Linua	ed area					
├	D7 D0			oose memory)					
	D0		(general pur	sooo momory					
	D1 D2								
	D2								
0x4d**	D3								
	D5								
	D6								
	D7								
SEGREV		SEG0 ··· SEG31 SEG32 ··· SEG59	-	SEG60 SEG91 SEG92	SEG119 -			4	
SEGREV		SEG119 SEG88 SEG87 SEG60	-	SEG59 ··· SEG28 SEG27 ···					
		•		• •					

Figure 19.6.6 Display Memory Map (with normal 1/32 duty selected) (S1C17703)

		Address (lower 8 bits)	)	COMREV	COMREV		Address (lower 8	3 bits)		COMREV	COMREV
Address	Bit	0x00 ··· 0x1f 0x20 ··· 0x3b	0x3c … 0x3f	= 1	= 0	0x40	··· 0x5f 0x60 ··· 0x7b	0x7c … 0x7f	0x80 … 0xff	= 1	= 0
	D0			COM0	COM31					COM31	COM0
	D1			COM1	COM30					COM30	COM1
	D2			COM2	COM29					COM29	COM2
	D3			COM3	COM28					COM28	COM3
0x48**	D4			COM4	COM27					COM27	COM4
	D5			COM5	COM26					COM26	COM5
	D6			COM6	COM25					COM25	COM6
	D7			COM7	COM24					COM24	COM7
	D0			COM8	COM23					COM23	COM8
	D1			COM9	COM22					COM22	COM9
	D2			COM10	COM21					COM21	COM10
	D3			COM11	COM20					COM20	COM11
0x49**	D4			COM12	COM19					COM19	COM12
	D5			COM13	COM18					COM18	COM13
	D6			COM14	COM17					COM17	COM14
	D7	Diamlay area A		COM15	COM16		Diaplay area B			COM16	COM15
	D0	Display area A		COM16	COM15		Display area B			COM15	COM16
	D1			COM17	COM14					COM14	COM17
	D2			COM18	COM13					COM13	COM18
	D3			COM19	COM12					COM12	COM19
0x4a**	D4			COM20	COM11					COM11	COM20
	D5			COM21	COM10					COM10	COM21
	D6			COM22	COM9					COM9	COM22
	D7			COM23	COM8				Unavailable	COM8	COM23
	D0			COM24	COM7				area	COM7	COM24
	D1			COM25	COM6				urou	COM6	COM25
	D2			COM26	COM5					COM5	COM26
	D3			COM20	COM4					COM4	COM27
0x4b**	D3			COM28	COM3					COM3	COM28
	D4 D5			COM29	COM2					COM2	COM29
	D6			COM30	COM1					COM1	COM30
	D7			COM31	COM0					COM0	COM31
	D0			00101	00110					001110	0011101
	D1										
	D2										
	D2										
0x4c**	D3										
	D4 D5										
	D6										
	D7										
-	D7 D0	Unused area					Unused area				
	D0	(general-purpose memo	orv)				(general-purpose men	norv)			
	D1 D2	(3 pp56 mone	,,				(J P	- 37			
0x4d**	D3 D4										
	D5										
	D6										
05005	D7		_			05000		_			
SEGREV		SEG0 ···· SEG31 SEG32 ··· SEG59	-				··· SEG91 SEG92 ··· SEG119	-	ł		
SEGREV	= 0	SEG119 ··· SEG88 SEG87 ··· SEG60	-			SEG28	··· SEG28 SEG27 ··· SEG0	-	J		

Figure 19.6.7 Display Memory Map (with 1/32 duty Type A selected) (S1C17703)

				Addree	ss (low	er 8 bit	s)		COMBEV	COMREV			Ar	ddress	s (lowe	r 8 bits)			COMREV	COMBEV
Address	Bit	0x00		0x1f 0x20				··· 0x3f		= 0	0x40		0x5f 0x60		,		0x7f	0x80 … 0xff	= 1	= 0
	D0			<u> </u>					COM0	COM31									COM31	COM0
	D1								COM1	COM30									COM30	COM1
	D2								COM2	COM29									COM29	COM2
	D3								COM3	COM28	1								COM28	COM3
0x48**	D4								COM4	COM27	1								COM27	COM4
	D5								COM5	COM26	1								COM26	COM5
	D6								COM6	COM25									COM25	COM6
	D7								COM7	COM24	1								COM24	COM7
	D0								COM8	COM23	1								COM23	COM8
	D1								COM9	COM22									COM22	COM9
	D2								COM10	COM21									COM21	COM10
	D3								COM11	COM20									COM20	COM11
0x49**	D4								COM12	COM19									COM19	COM12
	D5								COM13	COM18	1								COM18	COM13
	D6								COM14	COM17	1								COM17	COM14
	D7		_						COM15	COM16		П	isplay area	в					COM16	COM15
	D0		D	isplay are	a A				COM16	COM15		0	ispiay alea	D					COM15	COM16
	D1								COM17	COM14	1								COM14	COM17
	D2								COM18	COM13	1								COM13	COM18
0	D3								COM19	COM12	1								COM12	COM19
0x4a**	D4								COM20	COM11	1								COM11	COM20
	D5								COM21	COM10									COM10	COM21
	D6								COM22	COM9									COM9	COM22
	D7								COM23	COM8								Unavailable	COM8	COM23
	D0								COM24	COM7								area	COM7	COM24
	D1								COM25	COM6									COM6	COM25
	D2								COM26	COM5									COM5	COM26
0x4b**	D3								COM27	COM4									COM4	COM27
UX4D**	D4								COM28	COM3									COM3	COM28
	D5								COM29	COM2									COM2	COM29
	D6								COM30	COM1									COM1	COM30
	D7								COM31	COM0									COM0	COM31
	D0						-													
	D1																			
	D2																			
0x4c**	D3																			
0,40***	D4																			
	D5																			
	D6																			
	D7			Unus	ed are	ea							Unu	sed a	area					
	D0		(qe	eneral-pur			ry)						(general-pu	urpos	e mei	nory)				
	D1		.0		•									•		• ·				
	D2																			
0x4d**	D3																			
0X4U**	D4																			
	D5																			
	D6																			
	D7																			
SEGREV				EG31 SEG3				-	]				SEG88 SEG8			-				
SEGREV	= 0	SEG6	0 … S	EG91 SEG	92 … S	EG119		-			SEG59	,	SEG28 SEG2	7 …	SEG0	-		I		

Figure 19.6.8 Display Memory Map (with 1/32 duty Type B selected) (S1C17703)

			Add	ress (lower 8 bits)					COMREV	COMREV
Address	Bit	0x00 ··· 0x1f 0x20 ··· 0x3b		0x40 ··· 0x5f 0x60 ··· 0x7b	0x7c ··· (	0x7f	0x80	0xf		=0
	D0								COM0	COM23
	D1								COM1	COM22
	D2								COM2	COM21
	D3								COM2	COM21
0x48**	D3									
	D4								COM4 COM5	COM19
	D5									COM18
	D6 D7								COM6	COM17
									COM7	COM16
	D0								COM8	COM15
	D1								COM9	COM14
	D2								COM10	COM13
0x49**	D3	Display area 0							COM11	COM12
0849**	D4	Display area 0		Display area 0					COM12	COM11
	D5								COM13	COM10
	D6								COM14	COM9
	D7								COM15	COM8
	D0								COM16	COM7
	D1								COM17	COM6
	D2								COM18	COM5
	D3								COM19	COM4
0x4a**	D4		Unused area		Unused are	a			COM20	COM3
	D5		(general-purpose		(general-purp	ose			COM21	COM2
	D6		memory)		memory)				COM21	COM1
	D0		memory)				Lin	available	COM22 COM23	COM1 COM0
	D7							area		
							-	alea	COM0	COM23
	D1								COM1	COM22
	D2								COM2	COM21
0x4b**	D3								COM3	COM20
	D4								COM4	COM19
	D5								COM5	COM18
	D6								COM6	COM17
	D7								COM7	COM16
	D0								COM8	COM15
	D1								COM9	COM14
	D2								COM10	COM13
0	D3	Disalaw area 4		Disalaw area 1					COM11	COM12
0x4c**	D4	Display area 1		Display area 1					COM12	COM11
	D5								COM13	COM10
	D6								COM14	COM9
	D7								COM15	COM8
	D0								COM16	COM7
	D1								COM10	COM6
	D2								COM17 COM18	COM5
	D2								COM18 COM19	COM5 COM4
0x4d**	D3 D4								COM19 COM20	COM4 COM3
	D4 D5									
									COM21	COM2
	D6								COM22	COM1
	D7								COM23	COM0
SEGREV		SEG0 ···· SEG31 SEG32 ··· SEG59	-	SEG60 SEG91 SEG92 SEG119	-					
SEGREV	' = 0	SEG119… SEG88 SEG87 … SEG60	-	SEG59 ··· SEG28 SEG27 ··· SEG0	-					

Figure 19.6.9 Display Memory Map (with 1/24 duty selected) (S1C17703)

										Add	ress (lo	ower 8	bits)									COMREV	COMBEV
Address	Bit	0x00		0x1f	0x20		0x3b	0x3c			0x40		0x5f 0x	io	0x7b	0x7c		0x7f	0x80		0xff	=1	=0
-	D0	0,000		0,111	UNEU		0,000	0,000		0.00	0, 10		0.01		0,7,5	0.7.0		0.7.1	0,00		UAII	COM0	COM15
	D1																					COM1	COM14
	D2																					COM2	COM14 COM13
	D2																					COM2 COM3	
0x48**	D3																						COM12
	D4																					COM4	COM11
																						COM5	COM10
	D6																					COM6	COM9
	D7		Di	isplay	area (	0						D	isplay ar	ea 0								COM7	COM8
	D0																					COM8	COM7
	D1																					COM9	COM6
	D2																					COM10	COM5
0x49**	D3																					COM11	COM4
0849**	D4																					COM12	COM3
	D5																					COM13	COM2
	D6																					COM14	COM1
	D7																					COM15	COM0
	D0																		1			COM0	COM15
	D1																					COM1	COM14
	D2																					COM2	COM13
	D3																					COM3	COM12
0x4a**	D4																					COM4	COM11
	D5																					COM5	COM10
	D6																					COM6	COM9
	D7																		Lin	availat		COM7	COM9 COM8
	D7		Di	isplay	area ·	1						D	isplay a	ea 1							Jie		
			01	lopidy	uiou								-1						_	area	_	COM8	COM7
	D1																					COM9	COM6
	D2																					COM10	COM5
0x4b**	D3																					COM11	COM4
	D4																					COM12	COM3
	D5																					COM13	COM2
	D6																					COM14	COM1
	D7																					COM15	COM0
	D0																						
	D1																						
	D2																						
	D3																						
0x4c**	D4																						
	D5																						
	D6																						
	D7								1	Inuse	d area	a											
	D0							(0)			ose n		nu)										
	D1							(96	nora	a puit	000 11	10110											
	D2																						
	D3																						
0x4d**	D3																						
	D4																						
	D6																						
	D7	0505		FOOL	05065		05055				0 - 0 -						_						
SEGREV		SEG0		EG31					-				SEG91 SE										
SEGREV	/ = 0	SEG1	19… S	EG88	SEG87	( )	SEG60		-		SEG5	9 S	SEG28 SE	G27 ···	SEGO		-						

Figure 19.6.10 Display Memory Map (with 1/16 duty selected) (S1C17703)

# **19.7 Display Control**

### 19.7.1 Display On/Off

The LCD display state is controlled using DSPC[1:0]/LCD\_DCTL register.

DSPC[1:0]	LCD display
0x3	All off (static)
0x2	All on (dynamic)
0x1	Normal display
0x0	Display off
	(Default: 0x0)

Table 19.7.1.1 LCD Display Control

Set DSPC[1:0] to 0x1 to display normally. However, the clock must be supplied in advance (see Section 19.4).

- Note: The LCD power supply may not generate the drive voltage normally if DSPC[1:0] is set to a value other than 0x0 before the clock is supplied to the LCD driver circuit. Make sure that DSPC[1:0] is set to 0x0 before starting the clock supply and alter DSPC[1:0] after the conditions listed below are all met.
  - 1. The LCD clock source oscillator is operating and the output clock is stabilized (oscillation start time and oscillation stabilization time have already been elapsed).
  - 2. The LCD clock settings have been finished.
  - 3. The LCD clock supply is enabled and the clock is fed into the LCD driver circuit.

If "Display off" is selected, the drive voltage supplied from the LCD system voltage regulator stops, and the Vci to Vc5 pins are all set to Vss level.

Since "All on" and "All off" directly control the driving waveform output by the LCD driver, display memory data is not altered. Common pins are set to dynamic drive for "All on" and to static drive for "All off." This function can be used to make the display flash on and off without altering the display memory.

DSPC[1:0] is reset to 0x0 (Display off) after an initial reset or when the slp instruction is executed.

# 19.7.2 LCD Contrast Adjustment

The LCD contrast can be adjusted to one of 16 levels using LC[3:0]/LCD\_CADJ register. Contrast is adjusted by controlling the voltages Vc1 to Vc5 output by the internal LCD system voltage regulator.

LC[3:0]	Contrast
Oxf	High (dark)
0xe	$\uparrow$
:	:
0x1	$\downarrow$
0x0	Low (light)

Table 19.7.2.1. I CD Contrast Adjustment

(Default: 0x7)

LC[3:0] is set to 0x7 after an initial reset. Initialization via software is required to achieve the required contrast.

### 19.7.3 Inverted Display

The LCD display can be inverted (black/white inversion) using merely control bit manipulation, without changing the display memory. Setting DSPREV/LCD\_DCTL register to 0 inverts the display; setting to 1 returns the display to normal status.

Note that the display will not be inverted if "All off" is selected using DSPC[1:0]. The display will be inverted when "All on" is selected.

# 19.7.4 Gray-Scale Display Control

The LCD driver includes a function for generating an interrupt in each frame. This interrupt can be used to produce gray-scale display by turning pixels on or off.

Since the actual gray scale display will vary depending on LCD panel characteristics, adjust the frame frequency and the frame intervals for turning pixels on and off to improve the display quality.

For more information on frame interrupts, see Section 19.8.

# 19.8 LCD Interrupt

The LCD module includes a function for generating interrupts using the frame signal.

#### Frame interrupt

This cause of interrupt occurs every frame and sets the interrupt flag FRMIF/LCD\_IFLG register in the LCD module to 1. See Figures 19.5.2.1 to 19.5.2.3 for interrupt timings.

To use this interrupt, set FRMIE/LCD\_IMSK register to 1. When FRMIE is set to 0 (default), interrupt requests for this interrupt cause are not sent to the interrupt controller (ITC).

If FRMIF is set to 1 while FRMIE is set to 1 (interrupt enabled), the LCD module outputs an interrupt request to the ITC. An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** To prevent interrupt recurrences, the LCD module interrupt flag FRMIF must be reset in the interrupt handler routine after an LCD interrupt has occurred.
  - To prevent unwanted interrupts, FRMIF should be reset before enabling LCD interrupts with FRMIE.

# **19.9 Control Register Details**

Address		Register name	Function							
0x5063	LCD_CLK	LCD Clock Select Register	Selects the LCD clock.							
0x50a0	LCD_DCTL	LCD Display Control Register	Controls the LCD display.							
0x50a1	LCD_CADJ	LCD Contrast Adjustment Register	Controls the contrast.							
0x50a2	LCD_CCTL	LCD Clock Control Register	Controls the LCD drive duty.							
0x50a3	LCD_VREG	LCD Voltage Regulator Control Register	Controls the LCD drive voltage regulator.							
0x50a4	LCD_PWR	LCD Power Voltage Booster Control Register	Controls the LCD voltage booster.							
0x50a5	LCD_IMSK	LCD Interrupt Mask Register	Enables/disables interrupts.							
0x50a6	LCD_IFLG	LCD Interrupt Flag Register	Indicates/resets interrupt occurrence status.							

Table 19.9.1 List of LCD Registers

The LCD module registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

# LCD Clock Select Register (LCD\_CLK)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
LCD Clock	0x5063	D7	-	reserved	-	_	-	-	0 when being read.
Select Register	(8 bits)	D6–4	LCKDV[2:0]	LCD clock division ratio select	LCKDV[2:0]	Division ratio	0x0	R/W	When the clock
(LCD_CLK)					0x7–0x5	reserved			source is IOSC or
					0x4	1/512			OSC3
					0x3	1/256			
					0x2	1/128			
					0x1	1/64			
					0x0	1/32			
		D[3:2]	LCKSRC	LCD clock source select	LCKSRC[1:0]	Clock source	0x1	R/W	
			[1:0]		0x3	reserved			
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	-	-	-	-	0 when being read.
		D0	LCKEN	LCD clock enable	1 Enable	0 Disable	0	R/W	

#### D7 Reserved

#### D[6:4] LCKDV[2:0]: LCD Clock Division Ratio Select Bits

Selects the division ratio when IOSC or OSC3 is selected as the LCD clock source. Set LCLK to become around 32 kHz.

LCKDV[2:0]	Division ratio							
0x7–0x5	Reserved							
0x4	1/512							
0x3	1/256							
0x2	1/128							
0x1	1/64							
0x0	1/32							

Table 10.0.2	IOSC/OSC3 Division R	latia Calaatian
Table 19.9.2	1030/0303 Division R	allo Selection

(Default: 0x0)

No division ratio needs to be selected if OSC1 is selected as the LCD clock source.

#### D[3:2] LCKSRC[1:0]: LCD Clock Source Select Bits

Selects the LCD clock source.

LCKSRC[1:0]	Clock source
0x3	reserved
0x2	OSC3
0x1	OSC1
0x0	IOSC

Table 19.9.3 C	ock Source Selection
----------------	----------------------

(Default: 0x1)

#### D1 Reserved

#### D0 LCKEN: LCD Clock Enable Bit

Enables or disables the LCD clock supply to the LCD driver.

1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

The LCKEN default setting is 0, which stops the clock. Setting LCKEN to 1 feeds the clock selected as above to the LCD driver. If no LCD display is required, stop the clock to reduce current consumption.

#### LCD Display Control Register (LCD\_DCTL)

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
LCD Display	0x50a0	D7	SEGREV	Segment output assignment control	1	Normal	0	Reverse	1	R/W	
Control Register	(8 bits)	D6	COMREV	Common output assignment control	1	Normal	0	Reverse	1	R/W	
(LCD_DCTL)		D5	DSPAR	Display memory area control	1	Area 1	0	Area 0	0	R/W	
		D4	DSPREV	Reverse display control	1	Normal	0	Reverse	1	R/W	
		D3	-	reserved		-	-		-	-	0 when being read.
		D2	COMPOS	Common pin assignment control	1	Center	0	End	0	R/W	
		D1–0	DSPC[1:0]	LCD display control		DSPC[1:0]		Display	0x0	R/W	
						0x3		All off			
						0x2		All on			
						0x1	No	ormal display			
						0x0		Display off			

#### D7 SEGREV: Segment Output Assignment Control Bit

Inverts memory assignments for SEG pins.

- 1 (R/W): Normal (default)
- 0 (R/W): Inverted

When SEGREV is set to 1 (default), memory addresses are assigned to SEG pins in ascending order. When SEGREV is set to 0, memory addresses are assigned to SEG pins in descending order (except for 1/32 duty Type B). (See Figures 19.6.1 to 19.6.5 (S1C17705) or Figures 19.6.6 to 19.6.10 (S1C17703).)

#### D6 COMREV: Common Output Assignment Control Bit

Inverts memory assignments for COM pins. 1 (R/W): Normal (default) 0 (R/W): Inverted

When COMREV is set to 1 (default), memory bits are assigned to COM pins in ascending order. When COMREV is set to 0, memory bits are assigned to COM pins in descending order (except for 1/32 duty Type A and B). (See Figures 19.6.1 to 19.6.5 (S1C17705) or Figures 19.6.6 to 19.6.10 (S1C17703).)

#### D5 DSPAR: Display Memory Area Control Bit

Selects the display area when driving the LCD in 1/24 or 1/16 duty. 1 (R/W): Display area 1 0 (R/W): Display area 0 (default)

Selects which of the two display areas reserved in the display memory is displayed when driving the LCD in 1/24 or 1/16 duty. Setting DSPAR to 0 selects display area 0; setting to 1 selects display area 1. See Figures 19.6.4 and 19.6.5 (S1C17705) or Figures 19.6.9 and 19.6.10 (S1C17703) for the display areas.

#### D4 DSPREV: Reverse Display Control Bit

Inverts (negative display) the LCD display. 1 (R/W): Normal display (default) 0 (R/W): Inverted display

Setting DSPREV to 0 inverts the LCD panel display; setting to 1 returns the display to normal status. This operation does not affect the contents of the display memory.

#### D3 Reserved

#### D2 COMPOS: Common Pin Assignment Control Bit

Changes the COM pin assignment on the package.

1 (R/W): Center

0 (R/W): Both ends (default)

Select one according to the COM/SEG pin layout on the LCD panel (see Section 19.2).

#### D[1:0] DSPC[1:0]: LCD Display Control Bits

Controls the LCD display.

DSPC[1:0]	LCD display						
0x3	All off (static)						
0x2	All on (dynamic)						
0x1	Normal display						
0x0	Display off						
	(Default: 0x0)						

Table 19.9.4 LCD Display Control

For normal display, set DSPC[1:0] to 0x1. Note that the clock must be supplied. (See Section 19.4.)

- **Note**: The LCD power supply may not generate the drive voltage normally if DSPC[1:0] is set to a value other than 0x0 before the clock is supplied to the LCD driver circuit. Make sure that DSPC[1:0] is set to 0x0 before starting the clock supply and alter DSPC[1:0] after the conditions listed below are all met.
  - 1. The LCD clock source oscillator is operating and the output clock is stabilized (oscillation start time and oscillation stabilization time have already been elapsed).
  - 2. The LCD clock settings have been finished.
  - 3. The LCD clock supply is enabled and the clock is fed into the LCD driver circuit.

If "Display off" is selected, the drive voltage supplied from the LCD system voltage regulator stops, and the  $V_{C1}$  to  $V_{C5}$  pins are all set to Vss level.

Since "All on" and "All off" directly control the driving waveform output by the LCD driver, display memory data is not altered. Common pins are set to dynamic drive for "All on" and to static drive for "All off." This function can be used to make the display flash on and off without altering the display memory.

DSPC[1:0] is reset to 0x0 (Display off) after an initial reset or when the slp instruction is executed.

### LCD Contrast Adjustment Register (LCD\_CADJ)

		-		- ·					
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
LCD Contrast	0x50a1	D7–4	-	reserved	-	_	-	-	0 when being read.
Adjustment	(8 bits)	D3–0	LC[3:0]	LCD contrast adjustment	LC[3:0]	Display	0x7	R/W	
Register					0xf	Dark			
(LCD_CADJ)					:	:			
					0x0	Light			

#### D[7:4] Reserved

#### D[3:0] LC[3:0]: LCD Contrast Adjustment Bits

Adjusts the LCD contrast by controlling voltages VC1 to VC5 output by the internal LCD system voltage regulator.

LC[3:0]	Contrast					
Oxf	High (dark)					
0xe	$\uparrow$					
:	:					
0x1	$\downarrow$					
0x0	Low (light)					
	(Default: 0x7)					

Table 19.9.5	LCD Contrast	Adjustment

t Initialization via software is required to achieve the t

LC[3:0] is set to 0x7 after an initial reset. Initialization via software is required to achieve the required contrast.

# LCD Clock Control Register (LCD\_CCTL)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
LCD Clock Control Register	0x50a2 (8 bits)	D7–4	FRMCNT[3:0]	Frame frequency control	FRMCNT[3:0] =	$\frac{f_{LCLK} \times duty}{4 \times f_{LCD}} - 1$	0x3	R/W	
(LCD_CCTL)	(8 Dits)	D3	-	reserved	- 4 X ILFR		-	-	0 when being read.
		D2–0	LDUTY[2:0]	LCD duty select	LDUTY[2:0]	Duty	0x2	R/W	
					0x7-0x6	reserved			
					0x5	1/32 (Type B)			
					0x4	1/32 (Type A)			
					0x3	1/24			
					0x2	1/32			
					0x1	1/16			
					0x0	reserved			

#### D[7:4] FRMCNT[3:0]: Frame Frequency Control Bits

Sets the Frame frequency.

The LCD driver generates the frame signal by dividing LCLK. FRMCNT[3:0] is used to select the clock division ratio. The frame frequency is calculated by the equation shown below.

Frame frequency  $[Hz] = \frac{fLCLK}{4 \times (FRMCNT + 1)} \times LCD$  drive duty fLCLK: LCLK frequency [Hz]FRMCNT: FRMCNT[3:0] setting (0 to 15) LCD drive duty: 1/32, 1/24 or 1/16

#### D3 Reserved

#### D[2:0] LDUTY[2:0]: LCD Duty Select Bits

Selects the drive duty.

LDUTY[2:0]	Duty	Valid common pins	Valid segment pins	Max. number of display pixels
0x7–0x6	Reserved	-	-	-
0x5	1/32 (Type B)*	COM0 to COM31	SEG0 to SEG127	4,096 pixels
0x4	1/32 (Type A)*	COM0 to COM31	SEG0 to SEG127	4,096 pixels
0x3	1/24	COM0 to COM23	SEG0 to SEG127	3,072 pixels
0x2	1/32	COM0 to COM31	SEG0 to SEG127	4,096 pixels
0x1	1/16	COM0 to COM15	SEG0 to SEG127	2,048 pixels
0x0	Reserved	-	-	-

#### Table 19.9.6 Drive Duty Settings (S1C17705)

\* 64-COM emulation mode (See Section 19.5.3.)

Table 19.5.9.7	<b>Drive Duty Settings</b>	(S1C17703)
10.0.0.1	Dinto Duty Cottingo	(01011100)

LDUTY[2:0]	Duty	Valid common pins	Valid segment pins	Max. number of display pixels
0x7–0x6	Reserved	-	-	-
0x5	1/32 (Type B)*	COM0 to COM31	SEG0 to SEG119	3,840 pixels
0x4	1/32 (Type A)*	COM0 to COM31	SEG0 to SEG119	3,840 pixels
0x3	1/24	COM0 to COM23	SEG0 to SEG119	2,880 pixels
0x2	1/32	COM0 to COM31	SEG0 to SEG119	3,840 pixels
0x1	1/16	COM0 to COM15	SEG0 to SEG119	1,920 pixels
0x0	Reserved	_	_	_

\* 64-COM emulation mode (See Section 19.5.3.)

(Default: 0x2)

(Default: 0x2)

### LCD Voltage Regulator Control Register (LCD\_VREG)

Register name	Address	Bit	Name	Function	Sett	ing	Init.	R/W	Remarks
LCD Voltage	0x50a3	D7–5	-	reserved	-		-	-	0 when being read.
Regulator	(8 bits)	D4	LHVLD	LCD heavy load protection mode	1 On	0 Off	0	R/W	
Control Register		D3–0	-	reserved	-		-	-	0 when being read.
(LCD_VREG)									-

For more information on the control bit, see "LCD Voltage Regulator Control Register (LCD\_VREG)" in the "Power Supply" chapter.

#### LCD Power Voltage Booster Control Register (LCD\_PWR)

Register name	Address	Bit	Name	Function		Sett	inę	3	Init.	R/W	Remarks
LCD Power	0x50a4	D7–2	-	reserved		-	-		-	-	0 when being read.
Voltage Booster	(8 bits)										
<b>Control Register</b>		D1	VDSEL	Regulator power source select	1	VD2	0	Vdd	0	R/W	
(LCD_PWR)		D0	PBON	Power voltage booster control	1	On	0	Off	0	R/W	

For more information on these control bits, see "LCD Power Voltage Booster Control Register (LCD\_PWR)" in the "Power Supply" chapter.

### LCD Interrupt Mask Register (LCD\_IMSK)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
LCD Interrupt	0x50a5	D7–1	-	reserved	-	-	-	0 when being read.
Mask Register	(8 bits)							
(LCD_IMSK)		D0	FRMIE	Frame signal interrupt enable	1 Enable 0 Disable	0	R/W	

#### D[7:1] Reserved

#### D0 FRMIE: Frame Signal Interrupt Enable Bit

Enables or disables frame interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting FRMIE to 1 enables LCD interrupt requests to the ITC. Setting to 0 disables interrupts.

# LCD Interrupt Flag Register (LCD\_IFLG)

Register name	Address	Bit	Name	Function	Sett	ting	Init.	R/W	Remarks
LCD Interrupt	0x50a6	D7–1	-	reserved	-	-	-	-	0 when being read.
Flag Register	(8 bits)								_
(LCD_IFLG)		D0	FRMIF	Frame signal interrupt flag	1 Occurred	0 Not occurred	0	R/W	Reset by writing 1.

#### D[7:1] Reserved

#### D0 FRMIF: Frame Signal Interrupt Flag Bit

Indicates the frame interrupt cause occurrence status.

1 (R): Cause of interrupt has occurred

0 (R): No cause of interrupt has occurred (default)

1 (W): Flag is reset

0 (W): Ignored

FRMIF is set to 1 at the frame signal rising edge. FRMIF is reset to 0 by writing 1.

# 20 A/D Converter (ADC10)

# 20.1 ADC10 Module Overview

The S1C17705/703 includes an A/D converter (ADC10) that converts analog input signals into 10-bit digital values.


The following shows the features of the ADC10 module:

Conversion method:	Successive approximation type
• Resolution:	10 bits
• Input channels:	Max. 8 channels
• A/D conversion clock:	Max. 2 MHz
• Sampling rate:	fadclk/13 to fadclk/20 [sps] (fadclk: A/D conversion clock frequency)
• Analog input voltage range:	Vss to AVDD (= $VDD$ )
Sampling & hold circuit included	
• Supports two conversion modes:	One-time conversion mode (for single channel or multi-channels) Continuous conversion mode (for single channel or multi-channels, terminated with software)
• Supports three conversion triggers:	Software trigger External trigger (input from the #ADTRG pin) T16 Ch.1 underflow trigger

- The conversion results can be read as 16-bit data with the 10-bit converted data aligned to left or right.
- Two types of interrupts can be generated: Conversion completion interrupt

Conversion data overwrite error interrupt

Figure 20.1.1 shows the ADC10 configuration.





# 20.2 ADC10 Input Pins

Table 20.2.1 lists the ADC10 input pins.

	Table 20.2.1 List of ADC to Input Pins				
Pin name	I/O	Qty	Function		
AIN[7:0]	I		Analog signal input pins AIN0 (Ch.0) to AIN7 (Ch.7) (see Note below) Input the analog signals to be A/D converted. The analog input voltage AVIN must be within the range of Vss $\leq$ AVIN $\leq$ AVDD (= VDD).		
#ADTRG	I	1	External trigger input pin Input a trigger signal to start A/D conversion from an external source.		
AVDD	-	1	Analog power-supply pin (AVDD = VDD) Always supply the VDD voltage even if the A/D converter is not used.		

Table 20.2.1 List of ADC10 Input Pins

Note: The pins go to high impedance status when the port function is switched.

The A/D converter input pins (AIN[7:0], #ADTRG) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as A/D converter input pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

# 20.3 A/D Converter Settings

Make the following settings before starting A/D conversion.

- (1) Set the analog input pins. See Section 20.2.
- (2) Set the A/D conversion clock.
- (3) Select the A/D conversion start and end channels.
- (4) Select the A/D conversion mode.
- (5) Select the A/D conversion trigger source.
- (6) Set the sampling time.
- (7) Select the conversion result storing mode.
- (8) When using A/D converter interrupts, set interrupt conditions. See Section 20.5.
- **Note**: Make sure the A/D converter is disabled (ADEN/ADC10\_CTL register = 0) before changing the above settings. Changing the settings while the A/D converter is enabled may cause a malfunction.

### 20.3.1 A/D Conversion Clock Setting

To use the A/D converter, the clock used in the A/D converter must be supplied by turning on the peripheral module clock (PCLK) output from the clock generator (CLG). For more information on clock control, see the "Clock Generator (CLG)" chapters.

The A/D conversion is generated by dividing PCLK. The division ratio can be selected from the 15 types shown in Table 20.3.1.1 using ADDF[3:0]/ADC10\_CLK register.

**Note**: For the A/D conversion clock frequency range that can be used for this A/D converter, see "A/D Converter Characteristics" in the "Electrical Characteristics" chapter.

ADDF[3:0]	Division ratio
Oxf	Reserved
0xe	1/32768
Oxd	1/16384
Охс	1/8192
0xb	1/4096
0xa	1/2048
0x9	1/1024
0x8	1/512
0x7	1/256
0x6	1/128
0x5	1/64
0x4	1/32
0x3	1/16
0x2	1/8
0x1	1/4
0x0	1/2
	· · · · · · · · · · · · · · · · · · ·

(Default: 0x0)

# 20.3.2 Selecting A/D Conversion Start and End Channels

Select the channel in which the A/D conversion is to be performed from among the pins (channels) that have been set for analog input. To enable A/D conversions in multiple channels to be performed successively through one convert operation, specify the conversion start and conversion end channels using ADCS[2:0]/ADC10\_TRG register and ADCE[2:0]/ADC10\_TRG register, respectively.

ADCS[2:0]/ADCE[2:0]	Channel selected				
0x7	AIN7				
0x6	AIN6				
0x5	AIN5				
0x4	AIN4				
0x3	AIN3				
0x2	AIN2				
0x1	AIN1				
0x0	AINO				

Table 20.3.2.1 Relationship between ADCS/ADCE and Input Channels

(Default: 0x0)

Example: Operation of one A/D conversion

ADCS[2:0] = 0, ADCE[2:0] = 0

Converted only in AIN0

ADCS[2:0] = 0, ADCE[2:0] = 3

Converted in the following order: AIN0→AIN1→AIN2→AIN3

```
ADCS[2:0] = 2, ADCE[2:0] = 1
```

Converted in the following order: AIN2 $\rightarrow$ AIN3 $\rightarrow$ AIN4 $\rightarrow$ AIN5 $\rightarrow$ AIN6 $\rightarrow$ AIN7 $\rightarrow$ AIN0 $\rightarrow$ AIN1

### 20.3.3 A/D Conversion Mode Setting

The A/D converter provides two conversion modes that can be selected using ADMS/ADC10\_TRG register: one-time conversion mode and continuous conversion mode.

#### 1. One-time conversion mode (ADMS = 0)

The A/D converter performs A/D conversion for all analog inputs within the range from the start channel specified by ADCS[2:0]/ADC10\_TRG register to the end channel specified by the ADCE[2:0]/ADC10\_TRG register once and then stops automatically.

### 2. Continuous conversion mode (ADMS = 1)

The A/D converter repeatedly performs A/D conversion for the channels in the range specified by ADCS[2:0] and ADCE[2:0] until stopped with software.

At initial reset, the A/D converter is set to one-time conversion mode.

# 20.3.4 Trigger Selection

Select a trigger source to start A/D conversion from among the three types listed in Table 20.3.4.1 using ADTS[1:0]/ ADC10\_TRG register.

ADTS[1:0]	Trigger source				
0x3	External trigger (#ADTRG)				
0x2	Reserved				
0x1	16-bit timer Ch.1				
0x0	Software trigger				
	(Default: 0x0)				

1. External trigger (#ADTRG)

The signal input to the #ADTRG pin is used as a trigger. To use this trigger source, the I/O port pin must be configured for the #ADTRG input using the port function select bit (see the "I/O Ports (P)" chapter). An A/D conversion starts when a falling edge of the #ADTRG signal is detected.

**Note:** When using an external trigger to start A/D conversion, ensure to maintain the Low period of the trigger signal input to the #ADTRG pin for two or more S1C17 Core operating clock cycles.

### 2. 16-bit timer (T16) Ch.1

The underflow signal of T16 Ch.1 is used as a trigger. Since the T16 underflow cycle can be programmed with flexibility, this trigger source is effective when periodic A/D conversions are required. For more information on timer settings, see the "16-bit Timers (T16)" chapter.

### 3. Software trigger

Writing 1 to ADST/ADC10\_CTL register with software serves as a trigger to start A/D conversion.

# 20.3.5 Sampling Time Setting

The analog signal input sampling time in this A/D converter can be configured to eight steps (two to nine A/D conversion clock cycles) using ADST[2:0]/ADC10\_TRG register.

Table 20.3.3.1 Sall	ipiling fille Settings
ADST[2:0]	Sampling time
ADST[2:0]	(in A/D conversion clock cycles)
0x7	9 cycles
0x6	8 cycles
0x5	7 cycles
0x4	6 cycles
0x3	5 cycles
0x2	4 cycles
0x1	3 cycles
0x0	2 cycles
	(Default: 0x7)

The sampling time must satisfy the acquisition time condition (tACQ, time required for acquiring input voltage). Figure 20.3.5.1 shows an equivalent circuit of the analog input portion.




Figure 20.3.5.1 Equivalent Circuit of Analog Input Portion

Determine fADCLK and ADST[2:0] settings to satisfy the expression below.

 $tacq = 8 \times (Rs + RAIN) \times CAIN$  (See "Electrical Characteristics" for the RAIN and CAIN values.)

 $\frac{1}{f_{ADCLK}} \times (Number of clock cycles set by ADST[2:0]) > t_{ACQ}$ 

fADCLK: A/D conversion clock frequency [Hz]

The relationship between the sampling time and the sampling rate is listed below.

Sampling rate [sps] =  $\frac{f_{ADCLK}}{Number of clock cycles set by ADST[2:0] + 11}$ 

# 20.3.6 Setting Conversion Result Storing Mode

The A/D converter loads the 10-bit conversion results into ADD[15:0]/ADC10\_ADD register (16-bit register) after an A/D conversion has completed. At this time, the 10-bit conversion results are aligned in the 16-bit register according to the conversion result storing mode set with STMD/ADC10\_TRG register either as the high-order 10 bits (left justify mode) or the low-order 10 bits (right justify mode). The remaining six bits are all set to 0.

ADD bit	15		10	9	6	Ę	5	0
Left justify mode (STMD = 1)	(MSB)	10-bit	t conve	rsion resu	lts (LSE	3) (	)	0
Right justify mode (STMD = 0)	0		0	(MSB)	10-bit con	versio	n results	(LSB)
_								

Figure 20.3.6.1 Conversion Data Alignment

# 20.4 A/D Conversion Control and Operations

The A/D converter should be controlled in the sequence shown below.

- 1. Activate the A/D converter.
- 2. Start A/D conversion.
- 3. Read the A/D conversion results.
- 4. Terminate A/D conversion.

# 20.4.1 Activating A/D Converter

After the settings described in Section 20.3 have been completed, write 1 to ADEN/ADC10\_CTL register to enable the A/D converter. The A/D converter is thereby ready to accept a trigger to start A/D conversion. To set up the A/D converter again, or when the A/D converter is not used, ADEN must be set to 0.

# 20.4.2 Starting A/D conversion

The A/D converter starts A/D conversion when a trigger is input while ADEN is 1. When software trigger is selected, an A/D conversion starts by writing 1 to ADCTL/ADC10\_CTL register.

The A/D converter accepts triggers from only the trigger source selected by ADTS[1:0]/ADC10\_TRG register.

Once a trigger is input, the A/D converter starts sampling of the analog input signal and A/D conversion beginning with the conversion start channel selected by ADCS[2:0]/ADC10\_TRG register.

The software trigger bit ADCTL functions as an A/D conversion status bit that goes 1 while A/D conversion is underway even if it has started by another trigger source. The channel in which conversion is underway can be identified by reading ADICH[2:0]/ADC10\_CTL register.

### 20.4.3 Reading A/D Conversion Results

Upon completion of the A/D conversion in the start channel, the A/D converter loads the conversion results into ADD[15:0]/ADC10\_ADD register and sets the conversion completion flag ADCF/ADC10\_CTL register. If multiple channels are specified using ADCS[2:0]/ADC10\_TRG register and ADCE[2:0]/ADC10\_TRG register, the A/D converter continues A/D conversions in the subsequent channels.

The results of A/D conversion are stored in ADD[15:0] each time conversion in one channel is completed. At the same time, a conversion completion interrupt can be generated, enabling to read out the converted data. If no conversion completion interrupt is used, read the conversion results from ADD[15:0] after confirming that ADCF is set to 1 indicating completion of conversion. ADCF is reset to 0 when ADD[15:0] is read.

When a single channel or multiple channels are being converted continuously, the conversion results must be read out from ADD[15:0] before the following conversion has completed. If the A/D conversion currently underway is completed while ADCF is set to 1 (before reading the previous conversion results), ADD[15:0] is overwritten and the overwrite error flag ADOWE/ADC10\_CTL register is set to 1. At this time, a conversion data overwrite error interrupt can be generated. After the conversion results are read from ADD[15:0], ADOWE should be read to check whether the read data is valid or not. Or enable conversion data overwrite error interrupts and perform error handling using the interrupt. Once ADOWE is set, it will not be reset until software writes 1. Since ADCF is also set simultaneously with ADOWE, read out the converted data to reset ADCF.

Note: Occurrence of an overwrite error does not stop continuous conversion.

### 20.4.4 Terminating A/D Conversion

#### One-time conversion mode (ADMS = 0)

In one-time mode, the A/D converter performs A/D conversion within the channel range successively beginning with the conversion start channel specified by ADCS[2:0]/ADC10\_TRG register and terminates once the conversion end channel specified by ADCE[2:0]/ADC10\_TRG register has been completed. ADCTL/ADC10\_CTL register is reset to 0 upon completion of the conversion sequence.

#### Continuous conversion mode (ADMS = 1)

In continuous conversion mode, the A/D converter repeatedly performs A/D conversion from the conversion start channel to the conversion end channel. The hardware does not stop the conversion sequence. To stop A/D conversion, write 0 to ADCTL. Since the conversion sequence is forcibly terminated, the results of the conversion then underway cannot be obtained.

### 20.4.5 Timing Charts




Figure 20.4.5.1 shows the operations of the A/D converter.

ADEN	
Trigger	[
ADIBS	Ch.0 Ch.1 Ch.2
A/D operation	Sampling         Conversion         Sampling         Conversion           AIN0         AIN0         AIN1         AIN1         AIN2         AIN2
ADD[15:0]	AIN0 converted data AIN1 converted data AIN2 converted data ADD[15:0] is overwritten
ADCF	↑ Clear
Conversion result read	
ADOWE	
Interrupt request	$\uparrow$ $\uparrow$ $\uparrow$
(2) Multi-cha	annel (AIN0–AIN2) one-time conversion mode (ADCS = 0, ADCE = 2, ADMS = 0)
ADEN	
Trigger	
ADIBS	0 is written to ADCTL Ch.0 Ch.0 Ch.0 to stop conversion.
A/D operation	Sampling         Conversion         Sampling         Conversion           AIN0         AIN0         AIN0         AIN0         Invalid
ADD[15:0]	AIN0 converted data XAIN0 converted data
ADCF	
Conversion result read	↑Clear ↑Clear
ADOWE	
Interrupt request	 ↑ ↑
	channel (AIN0) continuous conversion mode (ADCS = 0, ADCE = 0, ADMS = 1)
ADEN	
Trigger	0 is written to ADCTL
ADIBS	Ch.0 Ch.1 Ch.0 to stop conversion.
A/D operation	AINO AINO X AIN1 AIN1 X AINO invalid
ADD[15:0]	AIN0 converted data AIN1 converted data
ADCF	↑ Clear ↑ Clear
Conversion result read	
ADOWE	
Interrupt request	↑
(4) Multi-cha	nnel (AIN0–AIN1) continuous conversion mode (ADCS = 0, ADCE = 1, ADMS = 1)
	Figure 20.4.5.1 A/D Converter Operations

# 20.5 A/D Converter Interrupts

The A/D converter includes a function for generating the following two different types of interrupts.

- Conversion completion interrupt
- Conversion data overwrite error interrupt

The A/D converter outputs one interrupt signal shared by the two above interrupt causes to the interrupt controller (ITC). Inspect the status flag to determine the interrupt cause occurred.

#### **Conversion completion interrupt**

To use this interrupt, set ADCIE/ADC10\_CTL register to 1. If ADCIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When A/D conversion in a channel has completed, the A/D converter sets ADCF/ADC10\_CTL register to 1, indicating that the converted data can be read out. If conversion completion interrupts are enabled (ADCIE = 1), an interrupt request is sent simultaneously to the ITC.

An interrupt occurs if other interrupt conditions are met.

You can inspect ADCF in the ADC10 interrupt handler routine to determine whether the ADC10 interrupt is attributable to a completion of conversion. If ADCF is 1, the converted data can be read out from ADD[15:0]/ ADC10\_ADD register by the interrupt handler routine. The interrupt cause ADCF is reset to 0 by reading ADD[15:0] and this interrupt will not be generated until the subsequent conversion has completed.

#### Conversion data overwrite error interrupt

To use this interrupt, set ADOIE/ADC10\_CTL register to 1. If ADOIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If the following A/D conversion has completed when ADD[15:0] has not been read (ADCF = 1), the A/D converter sets ADOWE/ADC10\_CTL register to 1, indicating that ADD[15:0] is overwritten. If conversion data overwrite error interrupts are enabled (ADOIE = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met.

You can inspect ADOWE in the ADC10 interrupt handler routine to determine whether the ADC10 interrupt is attributable to an overwrite error. If ADOWE is 1, perform error handling by the interrupt handler routine. The interrupt cause ADOWE is reset to 0 by writing 1.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** To prevent interrupt recurrences, the ADCF/ADC10\_CTL register and ADOWE/ADC10\_CTL register must be reset in the interrupt handler routine after an ADC10 interrupt has occurred.
  - To prevent unwanted interrupts, reset ADCF and ADOWE before enabling interrupts with AD-CIE/ADC10\_CTL register and ADOIE/ADC10\_CTL register.

# 20.6 Control Register Details

Address		Register name	Function
0x5380	ADC10 ADD	<b>v</b>	A/D converted data
0x5382			Sets start/end channels and conversion mode.
0x5384			Controls A/D converter and indicates conversion status.
0x5386		A/D Clock Control Register	Controls A/D converter clock.

Table 20.6.1 List of ADC10 Registers

The A/D converter registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### A/D Conversion Result Register (ADC10\_ADD)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
A/D Conversion	0x5380	D15–0	ADD[15:0]	A/D converted data	0x0 to 0x3ff	0x0	R	
Result Register	(16 bits)			ADD[9:0] are effective when				
(ADC10_ADD)				STMD = 0 (ADD[15:10] = 0)				
				ADD[15:6] are effective when				
				STMD = 1 (ADD[5:0] = 0)				

#### D[15:0] ADD[15:0]: A/D Converted Data Bits

The A/D conversion results are stored. (Default: 0x0)

The data alignment in this 16-bit register (conversion result storing mode) can be selected using the STMD/ADC10\_TRG register.

ADD bit	15		10	9		6	5		0
Left justify mode (STMD = 1)	(MSB)	10-b	it conve	ersion resi	ults	(LSB)	0		0
Right justify mode (STMD = 0)	0		0	(MSB)	10-	bit conve	rsion re	sults	(LSB)

Figure 20.6.1 Conversion Data Alignment

This register is a read-only, so writing to this register is ignored.

# A/D Trigger/Channel Select Register (ADC10\_TRG)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
A/D Trigger/	0x5382	D15-14	-	reserved		_	-	-	0 when being read.
Channel Select	(16 bits)	D13–11	ADCE[2:0]	End channel select	0x0	to 0x7	0x0	R/W	
Register		D10-8	ADCS[2:0]	Start channel select	0x0	to 0x7	0x0	R/W	
(ADC10_TRG)		D7	STMD	Conversion result storing mode	1 ADD[15:6]	0 ADD[9:0]	0	R/W	
		D6	ADMS	Conversion mode select	1 Continuous	0 Single	0	R/W	
		D5–4	ADTS[1:0]	Conversion trigger select	ADTS[1:0]	Trigger	0x0	R/W	
					0x3	#ADTRG pin			
					0x2	reserved			
					0x1	T16 Ch.1			
					0x0	Software			
		D3	-	reserved		-	-		0 when being read.
		D2–0	ADST[2:0]	Sampling time setting	ADST[2:0]	Sampling time	0x7	R/W	
					0x7	9 cycles			
					0x6	8 cycles			
					0x5	7 cycles			
					0x4	6 cycles			
					0x3	5 cycles			
					0x2	4 cycles			
					0x1	3 cycles			
				l	0x0	2 cycles			

#### D[15:14] Reserved

#### D[13:11] ADCE[2:0]: End Channel Select Bits

Sets the conversion end channel with a channel number from 0 to 7. (Default: 0x0 = AIN0) Analog inputs can be A/D-converted continuously from the channel set by ADCS[2:0] to the channel set by ADCE[2:0] in one A/D conversion. If only one channel is to be A/D converted, set the same channel number in both ADCS[2:0] and ADCE[2:0].

ADCS[2:0]/ADCE[2:0]	Channel selected
0x7	AIN7
0x6	AIN6
0x5	AIN5
0x4	AIN4
0x3	AIN3
0x2	AIN2
0x1	AIN1
0x0	AINO
	(Default: 0x0)

Table 20.6.2 Relationship between ADCS/ADCE and Input Channels

(Default: 0x0)

#### D[10:8] ADCS[2:0]: Start Channel Select Bits

Sets the conversion start channel with a channel number from 0 to 7. (Default: 0x0 = AIN0)

#### D7 STMD: Conversion Result Storing Mode Bit

Selects the data alignment when the conversion results are loaded into ADD[15:0]. 1 (R/W): Left justify mode (10-bit conversion results  $\rightarrow$  ADD[15:6], ADD[5:0] = 0) 0 (R/W): Right justify mode (10-bit conversion results  $\rightarrow$  ADD[9:0], ADD[15:10] = 0) (default)

#### D6 ADMS: Conversion Mode Select Bit

Selects an A/D conversion mode.

1 (R/W): Continuous conversion mode

0 (R/W): One-time conversion mode (default)

Writing 1 to ADMS sets the A/D converter to continuous conversion mode. In this mode, A/D conversions in the range of the channels selected by ADCS[2:0] and ADCE[2:0] are executed continuously until stopped with software.

When ADMS is 0, the A/D converter operates in one-time conversion mode. In this mode, A/D conversion is terminated after all inputs in the range of the channels selected by ADCS[2:0] and ADCE[2:0] have been converted once.

#### D[5:4] ADTS[1:0]: Conversion Trigger Select Bits

Selects a trigger source to start A/D conversion.

Table 20.6.3 Trigger Selection						
ADTS[1:0]	Trigger source					
0x3	External trigger (#ADTRG)					
0x2	Reserved					
0x1	16-bit timer Ch.1					
0x0	Software trigger					

(Default: 0x0)

When an external trigger is used, the #ADTRG pin must be configured in advance using the port function select bit (see the "I/O Ports (P)" chapter). A/D conversion is started when a falling edge of the #ADTRG signal is detected.

When 16-bit timer (T16) Ch.1 is used, since its underflow signal serves as a trigger, set the underflow cycle and other conditions for the timer.

#### D3 Reserved

#### D[2:0] ADST[2:0]: Sampling Time Setting Bits

Sets the analog input sampling time.

Table 20.6.4 Sampling Time Settings					
Sampling time					
(in A/D conversion clock cycles)					
9 cycles					
8 cycles					
7 cycles					
6 cycles					
5 cycles					
4 cycles					
3 cycles					
2 cycles					

(Default: 0x7)

# A/D Control/Status Register (ADC10\_CTL)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
A/D Control/	0x5384	D15	-	reserved		-	_		-	-	0 when being read.
Status Register	(16 bits)	D14–12	ADICH[2:0]	Conversion channel indicator		0x0 t	o (	x7	0x0	R	
(ADC10_CTL)		D11	-	reserved	-		-	-	0 when being read.		
		D10	ADIBS	ADC10 status	1	Busy	0	Idle	0	R	
		D9	ADOWE	Overwrite error flag	1	Error	0	Normal	0	R/W	Reset by writing 1.
		D8	ADCF	Conversion completion flag	1	Completed	0	Run/Stand-	0	R	Reset when ADC10_
								by			ADD is read.
		D7–6	-	reserved		-	-		-	-	0 when being read.
		D5	ADOIE	Overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
		D4	ADCIE	Conversion completion int. enable	1	Enable	0	Disable	0	R/W	
		D3–2	-	reserved		-	-		-	-	0 when being read.
		D1	ADCTL	A/D conversion control	1	Start	0	Stop	0	R/W	
		D0	ADEN	ADC10 enable	1	Enable	0	Disable	0	R/W	

#### D15 Reserved

#### D[14:12] ADICH[2:0]: Conversion Channel Indicator Bits

Indicates the channel number (0 to 7) currently being A/D-converted. (Default: 0x0 = AIN0) When A/D conversion is performed in multiple channels, read this bit to identify the channel in which conversion is underway.

#### D11 Reserved

#### D10 ADIBS: ADC10 Status Bit

Indicates the A/D converter status.

- 1 (R): Being converted
- 0 (R): Conversion completed/standby (default)

ADIBS is set to 1 at the input trigger signal edge (at the beginning of sampling) and is reset to 0 upon completion of conversion (when ADCTL is set to 0).

#### D9 ADOWE: Overwrite Error Flag Bit

Indicates that the converted results in ADD[15:0]/ADC10\_ADD register have been overwritten before reading.

- 1 (R): Overwrite error (cause of interrupt has occurred)
- 0 (R): Normal (cause of interrupt has not occurred) (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

When a single channel or multiple channels are being converted continuously, ADD[15:0] is overwritten and ADOWE is set to 1 if the A/D conversion currently underway is completed while ADCF is set to 1 (before reading the previous conversion results). After the conversion results are read from ADD[15:0], ADOWE should be read to check whether the read data is valid or not.

ADOWE is a cause of ADC10 interrupt. When ADOWE is set to 1, a conversion data overwrite error interrupt request is output to the ITC if ADOIE has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

ADOWE is reset by writing 1.

#### D8 ADCF: Conversion Completion Flag Bit

Indicates that A/D conversion has been completed.

- 1 (R): Conversion completed (cause of interrupt has occurred)
- 0 (R): Being converted/standby (cause of interrupt has not occurred) (default)

ADCF is set to 1 when A/D conversion is completed, and the converted data is loaded into ADD [15:0]/ ADC10\_ADD register.

ADCF is a cause of ADC10 interrupt. When ADCF is set to 1, a conversion completion interrupt request is output to the ITC if ADCIE has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied. ADCF is reset to 0 by reading ADD[15:0]. An overwrite error occurs if the next A/D conversion is completed while ADCF is set (see ADOWE above), ADCF must be reset by reading ADD[15:0] before an overwrite occurs. When an overwrite error occurs, ADCF is also set due to completion of conversion.

#### D[7:6] Reserved

#### D5 ADOIE: Overwrite Error Interrupt Enable Bit

Enables or disables interrupts caused by occurrences of conversion data overwrite errors.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting ADOIE to 1 enables conversion data overwrite error interrupt requests to the ITC; setting to 0 disables interrupts.

#### D4 ADCIE: Conversion Completion Interrupt Enable Bit

Enables or disables interrupts caused by completion of conversion. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

Setting ADCIE to 1 enables conversion completion interrupt requests to the ITC; setting to 0 disables interrupts.

#### D[3:2] Reserved

#### D1 ADCTL: A/D Conversion Control Bit

Controls A/D conversion.

- 1 (W): Software trigger
- 0 (W): Stop A/D conversion
- 1 (R): Being converted
- 0 (R): Conversion completed/standby (default)

Write 1 to ADCTL to start A/D conversion by a software trigger. If any other trigger is used, ADCTL is automatically set to 1 by the hardware.

ADCTL remains set while A/D conversion is underway. In one-time conversion mode, upon completion of A/D conversion in the specified channels, ADCTL is reset to 0 and the A/D conversion circuit stops operating. To stop A/D conversion during operation in continuous conversion mode, reset ADCTL by writing 0.

When ADEN is 0, no trigger will be accepted.

#### D0 ADEN: ADC10 Enable Bit

Enables or disables the A/D converter operations.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Writing 1 to ADEN enables the A/D converter, meaning it is ready to start A/D conversion (i.e., ready to accept a trigger).

When ADEN is 0, the A/D converter is disabled, meaning it is unable to accept a trigger.

Before setting the modes, start/end channels, or other A/D converter conditions, be sure to reset ADEN to 0. This helps to prevent the A/D converter from operating erratically.

### A/D Clock Control Register (ADC10\_CLK)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
A/D Clock	0x5386	D15-4	-	reserved	-	_	-	-	0 when being read.
Control Register	(16 bits)	D3–0	ADDF[3:0]	A/D converter clock division ratio	ADDF[3:0]	Division ratio	0x0	R/W	Source clock = PCLK
(ADC10_CLK)				select	0xf	reserved			
					0xe	1/32768			
					0xd	1/16384			
					0xc	1/8192			
					0xb	1/4096			
					0xa	1/2048			
					0x9	1/1024			
					0x8	1/512			
					0x7	1/256			
					0x6	1/128			
					0x5	1/64			
					0x4	1/32			
					0x3	1/16			
					0x2	1/8			
					0x1	1/4			
					0x0	1/2			

#### D[15:4] Reserved

#### D[3:0] ADDF[3:0]: A/D Converter Clock Division Ratio Select Bits

Selects a PCLK division ratio to generate the A/D converter clock.

ADDF[3:0]	Division ratio
Oxf	Reserved
0xe	1/32768
0xd	1/16384
0xc	1/8192
0xb	1/4096
0xa	1/2048
0x9	1/1024
0x8	1/512
0x7	1/256
0x6	1/128
0x5	1/64
0x4	1/32
0x3	1/16
0x2	1/8
0x1	1/4
0x0	1/2
	(Default: 0x0)

Table 20.6.5 A/D Conversion Clock (PCLK Division Ratio) Selection

**Note**: To use the A/D converter, the clock used in the A/D converter must be supplied by turning on the peripheral module clock (PCLK) output from the clock generator (CLG).

# 21 R/F Converter (RFC)

# 21.1 RFC Module Overview

The S1C17705/703 includes an R/F converter (RFC) module with two conversion channels. It is capable of being used as a CR oscillation type A/D converter. A thermo-hygrometer can easily be implemented by connecting only resistive or capacitive sensors (e.g., thermistor and humidity sensor) and a few passive elements (resistors and capacitors) to the R/F converter.

The following shows the features of the RFC module:

- Conversion method: Resistance to frequency conversion type
   Number of conversion channels: Max. 2 channels
   Oscillation mode: DC oscillation mode (for resistive sensors) AC oscillation mode (for resistive sensors) DC oscillation mode (for capacitive sensors)
- Counter length: 24 bits
- Five types of interrupts can be generated: Reference oscillation completion interrupt Sensor A oscillation completion interrupt Sensor B oscillation completion interrupt Measurement counter overflow error interrupt Time base counter overflow error interrupt

Figure 21.1.1 shows the RFC configuration.




Figure 21.1.1 R/F Converter Configuration

The R/F converter converts the resistance or capacitance of the sensor connected into frequency (RFCLK) using the embedded CR oscillator circuit, and counts this frequency using the measurement counter for a set period of time to provide the digital value equivalent to the sensor value. The time base counter is also included for generating the measurement time by counting an internal clock (TCCLK). In addition to CR oscillation using a sensor (sensor oscillation), the R/F converter performs CR oscillation using a reference element with less variation in the characteristics due to external factors (reference oscillation). This removes error factors such as voltage fluctuations and unevenness in quality to realize precise measurements. The CR oscillator circuit supports AC driving and external clock input as well as general DC driving, allowing use of various sensors.

# 21.2 RFC Input/Output Pins

Table 21.2.1 lists the RFC input/output pins.

Table 21.2.1 List of R/F Converter Input/Output Pins				
Pin name	I/O	Qty	Function	
SENB0/SENB1	I/O	2	Sensor B oscillation control pin (see Note 1 below)	
SENA0/SENA1	I/O	2	Sensor A oscillation control pin (see Note 1 below)	
REF0/REF1	I/O	2	Reference oscillation control pin (see Note 1 below)	
RFIN0/RFIN1	I/O	2	RFCLK input and oscillation control pin (see Note 2 below)	
RFCLKO	0	1	RFCLK monitoring output pin	
			Outputs RFCLK to monitor the oscillation frequency.	

Notes: 1. The pins go to high impedance status when the port function is switched for the R/F converter.
2. The RFINx pin goes to Vss level when the port function is switched for the R/F converter. A large current may flow through the RFINx pin if the pin is externally biased.

The R/F converter input/output pins are shared with I/O ports and are initially set as general-purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general-purpose I/O port pins as R/ F converter input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

# 21.3 Operation Clock

The RFC module includes a clock source selector, dividers, and a gate circuit for controlling the operation clock.

**Note**: The operation clock (TCCLK) must be enabled before setting the R/F converter. Otherwise, the R/ F converter cannot operate normally.

#### **Clock source selection**

Use CLKSRC[1:0]/RFC\_CLK register to select the clock source from IOSC, OSC3, and OSC1.

Table 21.3.1 Clock Source Selection					
CLKSRC[1:0]	Clock source				
0x3	Reserved				
0x2	OSC3				
0x1	OSC1				
0x0	IOSC				

Table 21.3.1 Clock Source Selection

(Default: 0x1)

#### **Clock division ratio selection**

When the clock source is OSC1

No division ratio needs to be selected when OSC1 is selected for the clock source. The OSC1 clock (typ. 32.768 kHz) is directly used as TCCLK.

#### When the clock source is IOSC or OSC3

When IOSC or OSC3 is selected for the clock source, use CLKDIV[1:0]/RFC\_CLK register to select the division ratio.

CLKDIV[1:0]	Division ratio			
0x3	1/8			
0x2	1/4			
0x1	1/2			
0x0	1/1			
	(Default: 0x0)			

Table 21.3.2 IOSC/OSC3 Division Ratio Selection

The time base counter uses the clock selected here for counting. Selecting a high-speed clock improves the conversion accuracy. However the clock must be selected so that the time base counter will not overflow in the reference oscillation phase.

#### **Clock enable**

The clock supply is enabled with CLKEN/RFC\_CLK register. The CLKEN default setting is 0, which stops the clock. Setting CLKEN to 1 feeds the clock generated as above to the RFC circuit. If no RFC operation is required, stop the clock to reduce current consumption.

# 21.4 Operating Modes

The R/F converter features three oscillation modes that use the RFC internal oscillator circuit and a mode for measuring an external input clock. Also it includes a CR oscillation clock (RFCLK) monitoring function and continuous oscillation function for measuring the oscillation clock frequency. Each channel can be set to a different mode.

# 21.4.1 Oscillation Mode

In measurements using the RFC internal oscillator circuit, operate the oscillator with the reference element and then the sensor for the same duration in time to count each oscillation frequency. The sensor value can be determined from the difference between the two count values by software. The R/F converter supports DC bias resistive or capacitive sensors and AC bias resistive sensors. The RFC internal oscillator circuit can operate in three oscillation modes corresponding to the sensor to be used that is specified by SMODE[1:0]/RFC\_CTL register.


SMODE[1:0]	Oscillation mode
0x3	Reserved
0x2	DC oscillation mode for measuring capacitive sensors
0x1	AC oscillation mode for measuring resistive sensors
0x0	DC oscillation mode for measuring resistive sensors
	(Default: 0x0)


Table 21.4.1.1 Oscillation Mode Selection

. ,

#### DC oscillation mode for measuring resistive sensors (SMODE[1:0] = 0x0, default)

This mode drives the oscillator with the reference resistor and resistive sensor by applying DC bias voltage. Select this mode when a DC bias resistive sensor is connected. This mode enables two resistive sensors to be connected to a channel. One reference resistor and one reference capacitor is also required.





When one resistive sensor only is used, leave the unused pin open.

#### AC oscillation mode for measuring resistive sensors (SMODE[1:0] = 0x1)

This mode drives the oscillator with the reference resistor and resistive sensor by applying AC bias voltage. Select this mode when an AC bias resistive sensor is connected. This mode enables only one resistive sensor to be connected to a channel. One reference resistor and one reference capacitor is also required.





Figure 21.4.1.2 Connection Example in AC Oscillation Mode for Measuring Resistive Sensors

#### DC oscillation mode for measuring capacitive sensors (SMODE[1:0] = 0x2)

This mode drives the oscillator with the reference capacitor and capacitive sensor by applying DC bias voltage. Select this mode when a DC bias capacitive sensor is connected. This mode enables only one capacitive sensor to be connected to a channel. One reference resistor and one reference capacitor is also required.





# 21.4.2 External Clock Input Mode (Event Counter Mode)

This mode enables to input clocks/pulses from an external circuit such as an oscillator and count them same as those of internal oscillation clocks. It supports rectangular waves, triangular waves, and sign waves to be input. (For the threshold voltage of the Schmitt input buffer, see "Electrical Characteristics.")

Setting EVTEN/RFC\_CTL register to 1 enables this function. The measurement control procedure is the same as that when the internal oscillator circuit is used.




Figure 21.4.2.1 External Clock Input

The unused pins should be left open.

# 21.4.3 Functions for Measuring CR Oscillation Clock Frequency

#### CR Oscillation Clock (RFCLK) Monitoring Function

The CR oscillation clock (RFCLK) during converting can be output from the RFCLKO pin for monitoring. Use this output to measure the oscillation frequency.




Figure 21.4.3.1 CR Oscillation Clock (RFCLK) Waveform

#### **Continuous oscillation function**

The CR oscillations by the sensor and reference element will automatically stop due to stop conditions. Setting 1 to CONEN/RFC\_CTL register enables the continuous oscillation function and CR oscillation will continue until stopped by software. Using this function with the CR oscillation monitoring function helps easily measure the CR oscillation clock frequency.

# 21.5 RFC Counters

The R/F converter includes two kinds of counters: measurement counter (MC) counting the reference element and sensor oscillation clocks, and time base counter (TC) counting the TCCLK clock.

#### Measurement counter (MC)

The measurement counter is a 24-bit presettable up counter. Counting the reference oscillation clock and the sensor oscillation clock for the same duration in time using this counter minimizes errors caused by voltage, and unevenness of IC quality, as well as external parts and on-board parasitic elements. The counter values should be corrected via software after the reference and sensor oscillation are completed according to the sensor characteristics to determine the value being currently detected by the sensor.

#### Time base counter (TC)

The time base counter is a 24-bit presettable up/down counter. The time base counter counts up by TCCLK during reference oscillation to measure the reference oscillation time. During sensor oscillation, it counts down from the reference oscillation time and stops the sensor oscillation when it reaches 0x0. This means that the sensor oscillation time becomes equal to the reference oscillation time. The value counted during reference oscillation should be saved in the memory. It can be reused at the subsequent sensor oscillations omitting reference oscillations.

#### **Counter initial value**

To obtain the difference between the reference oscillation and sensor oscillation clock count values from the measurement counter simply, appropriate initial values must be set to the counters before starting reference oscillation and sensor oscillation.

Connecting the reference element and sensor with the same resistance/capacitance will result <Initial value> = <Counter value at the end of sensor oscillation> (if no error introduced). Setting a small initial value to the measurement counter improves measurement accuracy. However, the measurement counter may overflow during sensor oscillation when the sensor value decreases below the reference element value (the measurement will be canceled). The initial value for the measurement counter should be determined taking the range of sensor value into consideration.

The time base counter should be cleared to 0x0 before starting reference oscillation.

# 21.6 Conversion Operations

The conversion operations by the R/F converter should be controlled in the following procedure regardless of the operating mode: initial settings, reference oscillation control, and sensor oscillation control. The R/F converter channels are controlled individually and both channels cannot operate simultaneously. This section describes these control procedure.

Although the following explanations assume that the internal oscillator circuit is used, the control procedures are the same even in external clock input mode. When the R/F converter is used in external clock input mode, select which oscillation is performed either reference or sensor and determine the counter initial values depending on the purpose for using.

# 21.6.1 Initial Settings

#### **Clock and pin configurations**

- (1) Select the R/F converter operating clock (TCCLK) and enable the clock supply. (See Section 21.3.)
- (2) Configure the pins to be used for the R/F converter by switching from general-purpose input/output ports. See the "I/O Ports (P)" chapter.

#### R/F converter channel and mode settings

- (1) Set RFCEN/RFC\_CTL register to 1 to enable the R/F converter.
- (2) Select the channel to perform conversion using CHSEL/RFC\_CTL register. Setting CHSEL to 0 (default) selects Ch. 0 and setting 1 selects Ch.1.
- (3) Set the oscillation mode using SMODE[1:0]/RFC\_CTL register. (See Section 21.4.1.)

### 21.6.2 Reference Oscillation Control

First, perform oscillation with the reference resistor/capacitor and obtain the time base counter value to perform sensor oscillation for the same period of time.

- (1) Set the initial value (0x0 n) to MC[23:0]/RFC\_MC(H/L) registers (measurement counter).
- (2) Set 0x0 to TC[23:0]/RFC\_TC(H/L) registers (time base counter).
- (3) Reset the cause-of-interrupt flags OVTCIF and EREFIF in the RFC\_IFLG register by writing 1.
- (4) Set SREF/RFC\_TRG register to 1 to start reference oscillation.

The CR oscillator circuit starts oscillating with the reference resistor/capacitor and outputs the clock to the measurement counter. The measurement counter starts counting up using the CR oscillation clock from the initial value that has been set. The time base counter starts counting up using TCCLK from 0x0.

- **Note:** For restrictions and precautions on control bit settings, see the descriptions in the "Control Register Details" section. The control bits may not be set to the desired values depending on conditions.
- (5) When the measurement counter or the time base counter overflows (0xffffff  $\rightarrow$  0x0), SREF is reset to 0 and the reference oscillation stops automatically.
- (6-1) The measurement counter overflow sets EREFIF to 1 indicating that the reference oscillation has been terminated normally. An interrupt can be generated at this point. Read the time base counter value (TC[23:0] = X) and store it to the memory by the interrupt handler routine. When this interrupt is not used, perform the same processing after checking if EREFIF has been set.
- (6-2) The time base counter overflow sets OVTCIF to 1 indicating that the reference oscillation has been terminated abnormally. An interrupt can be generated at this point. Handle this error in the interrupt handler routine. When this interrupt is not used, perform the same processing after checking if OVTCIF has been set.




Figure 21.6.2.1 Counter Operations During Reference/Sensor Oscillation

### 21.6.3 Sensor Oscillation Control

Perform oscillation with the sensor for the period of time obtained by the time base counter in reference oscillation and count the oscillation clock by the measurement counter.

- (1) Initialize MC[23:0] (measurement counter) by writing 0x0. This can be omitted after a reference oscillation has completed.
- (2) Initialize TC[23:0] (time base counter) by writing the value (X) that has been counted in the time base counter during reference oscillation. This can be omitted after a reference oscillation has completed.
- (3) Reset the cause-of-interrupt flags OVMCIF, ESENBIF, and ESENAIF in the RFC\_IFLG register by writing 1.
- (4) Set SSENA/RFC\_TRG register (for sensor A) or SSENB/RFC\_TRG register (for sensor B) to 1 to start sensor oscillation.

The CR oscillator circuit starts oscillating with the sensor and outputs the clock to the measurement counter. The measurement counter starts counting up using the CR oscillation clock from 0x0. The time base counter starts counting down using TCCLK from the initial value (X) that has been set.

- **Note:** For restrictions and precautions on control bit settings, see the descriptions in the "Control Register Details" section. The control bits may not be set to the desired values depending on conditions.
- (5) When the time base counter reaches 0x0 or the measurement counter overflows (0xffffff  $\rightarrow$  0x0), SSENA or SSENB is reset to 0 and the sensor oscillation stops automatically.
- (6-1) The time base counter reached 0x0 sets ESENAIF (for sensor A) or ESENBIF (for sensor B) to 1 indicating that the sensor oscillation has been terminated normally. An interrupt can be generated at this point. Read the measurement counter value (MC[23:0] = m) and process the detection results by the interrupt handler routine. When this interrupt is not used, perform the same processing after checking if ESENAIF or ESENBIF has been set.
- (6-2) The measurement counter overflow sets OVMCIF to 1 indicating that the sensor oscillation has been terminated abnormally. An interrupt can be generated at this point. Handle this error in the interrupt handler routine. When this interrupt is not used, perform the same processing after checking if OVMCIF has been set.

### 21.6.4 Forced Termination

To abort reference oscillation or sensor oscillation, write 0 to SREF (reference oscillation), SSENA (sensor A oscillation), or SSENB (sensor B oscillation) in the RFC\_TRG register used to start the oscillation. The counters maintain the value at they stopped, note, however, that the conversion results cannot be guaranteed if the oscillation is resumed. When resuming oscillation, initialize the counters.

### 21.6.5 Conversion Error

Performing reference oscillation and sensor oscillation with the same resistor and capacitor results  $n \approx m$ . The difference between n and m is a conversion error. The conversion error may be introduced caused by temperature, voltage, and unevenness of IC quality, as well as external parts and on-board parasitic elements. For sample errors, see "Electrical Characteristics."

## 21.7 RFC Interrupts

The RFC module includes a function for generating the following five different types of interrupts.

- Reference oscillation completion interrupt
- Sensor A oscillation completion interrupt
- Sensor B oscillation completion interrupt
- · Measurement counter overflow error interrupt
- Time base counter overflow error interrupt

The RFC module outputs one interrupt signal shared by the five above interrupt causes to the interrupt controller (ITC). Inspect the interrupt flag to determine the interrupt cause occurred.

### **Reference oscillation completion interrupt**

To use this interrupt, set EREFIE/RFC\_IMSK register to 1. If EREFIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When the measurement counter overflows and a reference oscillation is completed normally, the R/F converter sets EREFIF/RFC\_IFLG register to 1. If reference oscillation completion interrupts are enabled (EREFIE = 1), an interrupt request is sent simultaneously to the ITC.

### Sensor A oscillation completion interrupt

To use this interrupt, set ESENAIE/RFC\_IMSK register to 1. If ESENAIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When the time base counter reaches 0x0 and a sensor A oscillation is completed normally, the R/F converter sets ESENAIF/RFC\_IFLG register to 1. If sensor A oscillation completion interrupts are enabled (ESENAIE = 1), an interrupt request is sent simultaneously to the ITC.

### Sensor B oscillation completion interrupt

To use this interrupt, set ESENBIE/RFC\_IMSK register to 1. If ESENBIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When the time base counter reaches 0x0 and a sensor B oscillation is completed normally, the R/F converter sets ESENBIF/RFC\_IFLG register to 1. If sensor B oscillation completion interrupts are enabled (ESENBIE = 1), an interrupt request is sent simultaneously to the ITC.

### Measurement counter overflow error interrupt

To use this interrupt, set OVMCIE/RFC\_IMSK register to 1. If OVMCIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When the measurement counter overflows and a sensor oscillation is terminated abnormally, the R/F converter sets OVMCIF/RFC\_IFLG register to 1. If measurement counter overflow error interrupts are enabled (OVMCIE = 1), an interrupt request is sent simultaneously to the ITC.

### Time base counter overflow error interrupt

To use this interrupt, set OVTCIE/RFC\_IMSK register to 1. If OVTCIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When the time base counter overflows and a reference oscillation is terminated abnormally, the R/F converter sets  $OVTCIF/RFC_IFLG$  register to 1. If time base counter overflow error interrupts are enabled (OVTCIE = 1), an interrupt request is sent simultaneously to the ITC.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** To prevent interrupt recurrences, the interrupt flag must be reset in the interrupt handler routine after an RFC interrupt has occurred. The interrupt flag is reset by writing 1.
  - To prevent unwanted interrupts, reset the interrupt flags before enabling interrupts with the interrupt enable bits.

## 21.8 Control Register Details

Address		Register name	Function					
0x5067	RFC_CLK	RFC Clock Control Register	Selects the operating clock.					
0x53a0	RFC_CTL	RFC Control Register	Controls R/F converter.					
0x53a2	RFC_TRG	RFC Oscillation Trigger Register	Controls oscillations.					
0x53a4	RFC_MCL	RFC Measurement Counter Low Register	Measurement counter data					
0x53a6	RFC_MCH	RFC Measurement Counter High Register						
0x53a8	RFC_TCL	RFC Time Base Counter Low Register	Time base counter data					
0x53aa	RFC_TCH	RFC Time Base Counter High Register						
0x53ac	RFC_IMSK	RFC Interrupt Mask Register	Enables/disables interrupts.					
0x53ae	RFC_IFLG	RFC Interrupt Flag Register	Indicates/resets interrupt occurrence status.					

Table 21.8.1	List of REC	Registers
12018 21.0.1		negisters

The R/F converter registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### RFC Clock Control Register (RFC\_CLK)

Register name	Address	Bit	Name	Function	Setting			R/W	Remarks
RFC Clock	0x5067	D7–6	-	reserved	-	_	-	-	0 when being read.
<b>Control Register</b>	(8 bits)	D5–4	CLKDIV	RFC clock division ratio select	CLKDIV[1:0]	Division ratio	0x0	R/W	When the clock
(RFC_CLK)			[1:0]		0x3	1/8			source is IOSC or
					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
		D3–2	CLKSRC	RFC clock source select	CLKSRC[1:0]	Clock source	0x1	R/W	
			[1:0]		0x3	reserved			
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	-	-	-	-	0 when being read.
		D0	CLKEN	RFC clock enable	1 Enable	0 Disable	0	R/W	

### D[7:6] Reserved

### D[5:4] CLKDIV[1:0]: RFC Clock Division Ratio Select Bits

Selects the division ratio for generating the TCCLK clock when IOSC or OSC3 is used as the clock source.

CLKDIV[1:0]	Division ratio
0x3	1/8
0x2	1/4
0x1	1/2
0x0	1/1

Table 21.8.2 IOSC/OSC3 Division Ratio S	Selection
-----------------------------------------	-----------

(Default: 0x0)

#### 21 R/F CONVERTER (RFC)

### D[3:2] CLKSRC[1:0]: RFC Clock Source Select Bits

Selects the count clock source.

Table 21.8.3 RFC Clock Source Selection

CLKSRC[1:0]	Clock source
0x3	Reserved
0x2	OSC3
0x1	OSC1
0x0	IOSC

(Default: 0x1)

#### D1 Reserved

### D0 CLKEN: Clock Enable Bit

Enables or disables the TCCLK clock supply. 1 (R/W): Enabled (on) 0 (R/W): Disabled (off) (default)

The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock selected to the R/F converter.

### **RFC Control Register (RFC\_CTL)**

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
RFC Control	0x53a0	D15-8	-	reserved		-	-		-	-	0 when being read.
Register	(16 bits)	D7	CONEN	Continuous oscillation enable	1	Enable	0	Disable	0	R/W	
(RFC_CTL)		D6	EVTEN	Event counter mode enable	1	Enable	0	Disable	0	R/W	
		D5–4	SMODE[1:0]	Sensor oscillation mode select	5	MODE[1:0]		Sensor	0x0	R/W	
						0x3		reserved			
						0x2	D	C capacitive			
						0x1	A	C resistive			
						0x0	D	C resistive			
		D3–2	-	reserved		-	-		-	-	0 when being read.
		D1	CHSEL	Conversion channel select	1	Ch.1	0	Ch.0	0	R/W	
		D0	RFCEN	RFC enable	1	Enable	0	Disable	0	R/W	

#### D[15:8] Reserved

### D7 CONEN: Continuous Oscillation Enable Bit

Enables continuous oscillation by disabling the automatic CR oscillation stop function.

1 (R/W): Continuous oscillation enabled

0 (R/W): Continuous oscillation disabled (default)

Setting 1 to CONEN disables the reference oscillation/sensor oscillation stop conditions so that the CR oscillator will continue oscillating. Set SREF (reference oscillation), SSENA (sensor A oscillation), or SSENB (sensor B oscillation) in the RFC\_TRG register to 1 to start oscillation even in this mode, and set to 0 to stop oscillation.

Using this function with the CR oscillation monitoring function helps easily measure the CR oscillation clock frequency.

### D6 EVTEN: Event Counter Mode Enable Bit

Enables external clock input mode (event counter mode).

1 (R/W): External clock input mode

0 (R/W): Normal mode (default)

Setting EVTEN to 1 enables the external clock input to the RFIN*x* pin. SREF (reference oscillation), SSENA (sensor A oscillation), or SSENB (sensor B oscillation) should be used to control starting oscillation (starting conversion) to perform converting operation even in this mode.

- **Note**: Do not input an external clock before setting EVTEN to 1. The RFIN*x* pin is pulled down to Vss when the pin function is switched for the R/F converter.
- D[5:4] SMODE[1:0]: Sensor Oscillation Mode Select Bits Selects an oscillation mode.

Table 21.8.4	Oscillation Mode	Selection
--------------	------------------	-----------

SMODE[1:0] Oscillation mode						
Reserved						
DC oscillation mode for measuring capacitive sensors						
AC oscillation mode for measuring resistive sensors						
DC oscillation mode for measuring resistive sensors						

(Default: 0x0)

For more information on the oscillation mode, see Section 21.4.1.

### D[3:2] Reserved

### D1 CHSEL: Conversion Channel Select Bit

Selects the channel to perform conversion. 1 (R/W): Ch.1 0 (R/W): Ch.0 (default)

The D[7:4] settings in this register and oscillation control using the RFC\_TRG register are effective only for the channel specified by CHSEL.

### D0 RFCEN: RFC Enable Bit

Enables or disables the R/F converter. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting RFCEN to 1 enables the R/F converter to start converting operations. When RFCEN is 0, manipulations of the RFC\_TRG register for oscillation control are ineffective.

### RFC Oscillation Trigger Register (RFC\_TRG)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
<b>RFC Oscillation</b>	0x53a2	D15–3	-	reserved		-	-		-	-	0 when being read.
Trigger Register	(16 bits)	D2	SSENB	Sensor B oscillation control/status	1	Start/Run	0	Stop	0	R/W	
(RFC_TRG)		D1	SSENA	Sensor A oscillation control/status	1	Start/Run	0	Stop	0	R/W	
		D0	SREF	Reference oscillation control/status	1	Start/Run	0	Stop	0	R/W	

### D[15:3] Reserved

### D2 SSENB: Sensor B Oscillation Control/Status Bit

Controls CR oscillation for sensor B. This bit also indicates the CR oscillation status.

- 1 (W): Start oscillation
- 0 (W): Stop oscillation
- 1 (R): Being oscillated
- 0 (R): Stopped (default)

Sensor B cannot be used in AC oscillation mode for resistive sensors and DC oscillation mode for capacitive sensors.

### D1 SSENA: Sensor A Oscillation Control/Status Bit

Controls CR oscillation for sensor A. This bit also indicates the CR oscillation status.

- 1 (W): Start oscillation
- 0 (W): Stop oscillation
- 1 (R): Being oscillated
- 0 (R): Stopped (default)

### D0 SREF: Reference Oscillation Control/Status Bit

Controls CR oscillation for the reference element. This bit also indicates the CR oscillation status.

- 1 (W): Start oscillation
- 0 (W): Stop oscillation
- 1 (R): Being oscillated
- 0 (R): Stopped (default)

- **Notes:** SREF, SSENA, and SSENB are all ineffective when RFCEN/RFC\_CTL register is 0 (converting operation disabled).
  - Writing 1 to SSENB does not start oscillation when SMODE[1:0]/RFC\_CTL register is 0x1 (AC oscillation mode for resistive sensors) or 0x2 (DC oscillation mode for capacitive sensors).
  - When writing 1 to SREF, SSENA, or SSENB to start oscillation, be sure to avoid that more than one bit are set to 1.
  - Be sure to reset the interrupt flags in the RFC\_IFLG register (EREFIF, ESENAIF, ESENBIF, OVMCIF, and OVTCIF) before starting oscillation using SREF, SSENA, and SSENB.

### **RFC** Measurement Counter Low and High Registers (RFC\_MCL, RFC\_MCH)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
RFC	0x53a4	D15–0	MC[15:0]	Measurement counter low-order	0x0–0xffff	0x0	R/W	
Measurement	(16 bits)			16-bit data				
Counter Low								
Register								
(RFC_MCL)								
RFC	0x53a6	D15–8	-	reserved	-	-	-	0 when being read.
Measurement	(16 bits)	D7–0	MC[23:16]	Measurement counter high-order	0x0–0xff	0x0	R/W	
Counter High				8-bit data				
Register								
(RFC_MCH)								

### D[7:0]/RFC\_MCH, D[15:0]/RFC\_MCL

### MC[23:0]: Measurement Counter Bits

Measurement counter data can be read and written to. (Default: 0x0)

Note: The measurement counter must be set from the low-order value (MC[15:0]/RFC\_MCL register) first. The counter may not be set to the correct value if the high-order value (MC[23:16]/RFC\_MCH register) is written first.

### RFC Time Base Counter Low and High Registers (RFC\_TCL, RFC\_TCH)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
RFC Time Base	0x53a8	D15-0	TC[15:0]	Time base counter low-order 16-	0x0–0xffff	0x0	R/W	
Counter Low	(16 bits)			bit data				
Register								
(RFC_TCL)								
RFC Time Base	0x53aa	D15-8	-	reserved	_	-	-	0 when being read.
Counter High	(16 bits)	D7–0	TC[23:16]	Time base counter high-order	0x0–0xff	0x0	R/W	-
Register				8-bit data				
(RFC_TCH)								

### D[7:0]/RFC\_TCH, D[15:0]/RFC\_TCL

### TC[23:0]: Time Base Counter Bits

Time base counter data can be read and written to. (Default: 0x0)

Note: The time base counter must be set from the low-order value (TC[15:0]/RFC\_TCL register) first. The counter may not be set to the correct value if the high-order value (TC[23:16]/RFC\_TCH register) is written first.

### RFC Interrupt Mask Register (RFC\_IMSK)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
RFC Interrupt	0x53ac	D15–5	-	reserved			_		-	-	0 when being read.
Mask Register	(16 bits)	D4	OVTCIE	TC overflow error interrupt enable	1	Enable	0	Disable	0	R/W	
(RFC_IMSK)		D3	OVMCIE	MC overflow error interrupt enable	1	Enable	0	Disable	0	R/W	
		D2	ESENBIE	Sensor B oscillation completion	1	Enable	0	Disable	0	R/W	
				interrupt enable							
		D1	ESENAIE	Sensor A oscillation completion	1	Enable	0	Disable	0	R/W	
				interrupt enable							
		D0	EREFIE	Reference oscillation completion	1	Enable	0	Disable	0	R/W	
				interrupt enable							

### D[15:5] Reserved

D4 **OVTCIE: TC Overflow Error Interrupt Enable Bit** Enables or disables time base counter overflow error interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default) D3 **OVMCIE: MC Overflow Error Interrupt Enable Bit** Enables or disables measurement counter overflow error interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default) D2 **ESENBIE: Sensor B Oscillation Completion Interrupt Enable Bit** Enables or disables sensor B oscillation completion interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default) D1 **ESENAIE: Sensor A Oscillation Completion Interrupt Enable Bit** Enables or disables sensor A oscillation completion interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

### D0 EREFIE: Reference Oscillation Completion Interrupt Enable Bit

Enables or disables reference oscillation completion interrupts.

- 1 (R/W): Interrupt enabled
- 0 (R/W): Interrupt disabled (default)

### RFC Interrupt Flag Register (RFC\_IFLG)

Register name	Address	Bit	Name	Function		Setti	ng		Init.	R/W	Remarks
RFC Interrupt	0x53ae	D15–5	-	reserved		-			-	-	0 when being read.
Flag Register	(16 bits)	D4	OVTCIF	TC overflow error interrupt flag	1	Cause of 0	) Cau	use of	0	R/W	Reset by writing 1.
(RFC_IFLG)		D3	OVMCIF	MC overflow error interrupt flag	]	interrupt		errupt not	0	R/W	
		D2	ESENBIF	Sensor B oscillation completion		occurred	occi	urred	0	R/W	
				interrupt flag							
		D1	ESENAIF	Sensor A oscillation completion					0	R/W	
				interrupt flag							
		D0	EREFIF	Reference oscillation completion					0	R/W	
				interrupt flag							

### D[15:5] Reserved

### D4 OVTCIF: TC Overflow Error Interrupt Flag Bit

Indicates the time base counter overflow error interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

OVTCIF is set to 1 when a reference oscillation is terminated abnormally due to time base counter overflow. OVTCIF is reset to 0 by writing 1.

### D3 OVMCIF: MC Overflow Error Interrupt Flag Bit

Indicates the measurement counter overflow error interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

OVMCIF is set to 1 when a sensor oscillation is terminated abnormally due to measurement counter overflow. OVMCIF is reset to 0 by writing 1.

### D2 ESENBIF: Sensor B Oscillation Completion Interrupt Flag Bit

Indicates the sensor B oscillation completion interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

ESENBIF is set to 1 when the time base counter reaches 0x0 and a sensor B oscillation is completed normally. ESENBIF is reset to 0 by writing 1.

### D1 ESENAIF: Sensor A Oscillation Completion Interrupt Flag Bit

Indicates the sensor A oscillation completion interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

ESENAIF is set to 1 when the time base counter reaches 0x0 and a sensor A oscillation is completed normally. ESENAIF is reset to 0 by writing 1.

### D0 EREFIF: Reference Oscillation Completion Interrupt Flag Bit

Indicates the reference oscillation completion interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

EREFIF is set to 1 when the measurement counter overflows and a reference oscillation is completed normally. EREFIF is reset to 0 by writing 1.

# 22 Supply Voltage Detector (SVD)

## 22.1 SVD Module Overview

The S1C17705/703 includes an SVD (supply voltage detector) circuit to monitor the power voltage supplied to the VDD pin. It generates an interrupt when the power supply voltage drops below the detection level set with software. The detection results can also be read via software.

The following shows the features of the SVD module:

- Power supply voltage to be detected: VDD
- Detection voltage levels: 15 levels (1.8 V to 3.2 V)
- Interrupt supported: 1 system (power supply voltage drop detection interrupt)

Figure 22.1.1 shows the SVD configuration.




Figure 22.1.1 SVD Configuration

## 22.2 Operating Clock

The SVD module includes a clock source selector, dividers, and a gate circuit for controlling the operation clock.

### **Clock selection**

Use CLKSRC[1:0]/SVD\_CLK register to select the clock source from IOSC, OSC3, and OSC1.

CLKSRC[1:0]	Clock source						
0x3	Reserved						
0x2	OSC3/512						
0x1	OSC1						
0x0	IOSC/128						

Table 22.2.1 Clock Source Selection

(Default: 0x1)

When OSC1 is selected as the clock source, the OSC1 clock (typ. 32.768 kHz) is directly used as SVDCLK. When IOSC is selected as the clock source, SVDCLK is generated by dividing the IOSC clock by 128. When OSC3 is selected as the clock source, SVDCLK is generated by dividing the OSC3 clock by 512.

### **Clock enable**

The clock supply is enabled with CLKEN/SVD\_CLK register. The CLKEN default setting is 0, which stops the clock. Setting CLKEN to 1 feeds the clock selected to the SVD circuit. If no SVD operation is required, stop the clock to reduce current consumption.

If SVDCLK is not supplied, the SVD circuit cannot detect voltage levels. However, the SVD control registers can be accessed even if SVDCLK is stopped.

## 22.3 Comparison Voltage Setting

The SVD circuit compares the power supply voltage (VDD) against the comparison voltage set by software and outputs results indicating whether the power supply voltage exceeds this comparison voltage. The comparison voltage can be selected from among the 15 levels listed in Table 22.3.1 with the SVDC[3:0]/SVD\_CMP register.

SVDC[3:0]	Comparison voltage
Oxf	3.2 V
0xe	3.1 V
Oxd	3.0 V
0xc	2.9 V
0xb	2.8 V
0xa	2.7 V
0x9	2.6 V
0x8	2.5 V
0x7	2.4 V
0x6	2.3 V
0x5	2.2 V
0x4	2.1 V
0x3	2.0 V
0x2	1.9 V
0x1	1.8 V
0x0	Reserved
<u> </u>	(Defeuilt: 0x0)

Table 22.3.1 Comparison Voltage Settings

(Default: 0x0)

## 22.4 SVD Control

Power supply voltage detection using the SVD circuit is initiated by writing 1 to SVDEN/SVD\_EN register and is stopped by writing 0.

The results can be read out from the SVDDT/SVD\_RSLT register.

The detection results and SVDDT readings are as follows.

- When power supply voltage (VDD)  $\geq$  comparison voltage: SVDDT = 0
- When power supply voltage (VDD) < comparison voltage: SVDDT = 1

When SVD interrupts are enabled and SVDEN is set to 1, an interrupt occurs as soon as the power supply voltage drops below the comparison voltage, and the detection result becomes 1. This interrupt can be used to indicate battery depletion and to initiate the heavy load protection function. See the following section for more information on interrupt control.

Note that if a temporary voltage drop causes an interrupt, the interrupt will not be cleared even when the voltage subsequently returns to a value exceeding the comparison voltage. The SVDDT should be checked in the interrupt handler routine.

- **Notes:** An SVD circuit-enable response time is required to obtain stable detection results after SVDEN is altered from 0 to 1. Also when SVDC[3:0] is altered, an SVD circuit response time is required to obtain stable detection results. For these response times, see "Electrical Characteristics."
  - Operating the SVD circuit increases current consumption. If power supply voltage detection is not required, stop SVD operations by setting SVDEN to 0.

## 22.5 SVD Interrupt

The SVD module includes a function for generating interrupts when power supply voltage drops are detected.

### Power supply voltage drop detection interrupt

This cause of interrupt is generated when the power supply voltage (VDD) detected value drops below the comparison voltage while SVD is operating (SVDEN = 1). It sets the interrupt flag SVDIF/SVD\_IFLG register in the SVD module to 1. Once set, SVDIF is not reset even if the power supply voltage subsequently returns to a value exceeding the comparison voltage. SVDIF is reset to 0 by writing 1. To use this interrupt, set SVDIE/SVD\_IMSK register to 1. When SVDIE is set to 0 (default), interrupt requests for this cause will not be sent to the interrupt controller (ITC).

If SVDIF is set to 1 while SVDIE is set to 1 (interrupt enabled), the SVD module outputs an interrupt request to the ITC. An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** To prevent interrupt recurrences, the SVD module interrupt flag SVDIF must be reset in the interrupt handler routine after an SVD interrupt has occurred.
  - To prevent unwanted interrupts, SVDIF should be reset before enabling SVD interrupts with SVDIE.

## 22.6 Control Register Details

	Register name	Function								
SVD_CLK	SVD Clock Control Register	Selects the operating clock.								
SVD_EN	SVD Enable Register	Enables/disables the SVD operation.								
SVD_CMP	SVD Comparison Voltage Register	Sets the comparison voltage.								
SVD_RSLT	SVD Detection Result Register	Voltage detection results								
SVD_IMSK	SVD Interrupt Mask Register	Enables/disables interrupts.								
SVD_IFLG	SVD Interrupt Flag Register	Indicates/resets interrupt occurrence status.								
	SVD_EN SVD_CMP SVD_RSLT SVD_IMSK	Register name           SVD_CLK         SVD Clock Control Register           SVD_EN         SVD Enable Register           SVD_CMP         SVD Comparison Voltage Register           SVD_RSLT         SVD Detection Result Register           SVD_IMSK         SVD Interrupt Mask Register								

Table 22.6.1 List of SVD Registers

The SVD module registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### SVD Clock Control Register (SVD\_CLK)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
SVD Clock	0x5066	D7–4	-	reserved	-			-	0 when being read.
Control Register	(8 bits)	D3–2	CLKSRC	SVD clock source select	CLKSRC[1:0]	Clock source	0x1	R/W	
(SVD_CLK)			[1:0]		0x3	reserved			
					0x2	OSC3/512			
					0x1	OSC1			
					0x0	IOSC/128			
		D1	-	reserved	-		-	-	0 when being read.
		D0	CLKEN	SVD clock enable	1 Enable	0 Disable	0	R/W	

### D[7:4] Reserved

### D[3:2] CLKSRC[1:0]: SVD Clock Source Select Bits

Selects the clock source for the SVD circuit.

CLKSRC[1:0]	Clock source
0x3	Reserved
0x2	OSC3/512
0x1	OSC1
0x0	IOSC/128

(Default: 0x1)

When OSC1 is selected as the clock source, the OSC1 clock (typ. 32.768 kHz) is directly used as SVD-CLK. When IOSC is selected as the clock source, SVDCLK is generated by dividing the IOSC clock by 128. When OSC3 is selected as the clock source, SVDCLK is generated by dividing the OSC3 clock by 512.

#### D1 Reserved

#### 22 SUPPLY VOLTAGE DETECTOR (SVD)

### D0 CLKEN: SVD Clock Enable Bit

Enables or disables the operation clock supply to the SVD circuit. 1 (R/W): Enabled (on) 0 (R/W): Disabled (off) (default)

The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 feeds the clock selected to the SVD circuit.

### SVD Enable Register (SVD\_EN)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks
SVD Enable	0x5100	D7–1	-	reserved		-		-	-	0 when being read.
Register	(8 bits)	D0	SVDEN	SVD enable	1 Enable	0	Disable	0	R/W	
(SVD_EN)										

### D[7:1] Reserved

### D0 SVDEN: SVD Enable Bit

Enables or disables SVD operations.

1 (R/W): Enabled

0 (R/W): Disabled(default)

Setting SVDEN to 1 initiates power supply voltage detection; setting to 0 stops detection.

- **Notes:** An SVD circuit-enable response time is required to obtain stable detection results after SVDEN is altered from 0 to 1. Also when SVDC[3:0] is altered, an SVD circuit response time is required to obtain stable detection results. For these response times, see "Electrical Characteristics."
  - Operating the SVD circuit increases current consumption. If power supply voltage detection is not required, stop SVD operations by setting SVDEN to 0.

### SVD Comparison Voltage Register (SVD\_CMP)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
SVD	0x5101	D7–4	-	reserved	-	_	-	-	0 when being read.
Comparison	(8 bits)	D3–0	SVDC[3:0]	SVD comparison voltage select	SVDC[3:0]	Voltage	0x0	R/W	
Voltage Register					0xf	3.2 V	1		
(SVD_CMP)					0xe	3.1 V			
					0xd	3.0 V			
					0xc	2.9 V			
					0xb	2.8 V			
					0xa	2.7 V			
					0x9	2.6 V			
					0x8	2.5 V			
					0x7	2.4 V			
					0x6	2.3 V			
					0x5	2.2 V			
					0x4	2.1 V			
					0x3	2.0 V			
					0x2	1.9 V			
					0x1	1.8 V			
					0x0	reserved			

### D[7:4] Reserved

### D[3:0] SVDC[3:0]: SVD Comparison Voltage Select Bits

Selects one of 15 comparison voltages for detecting voltage drops.

SVDC[3:0]	Comparison voltage
Oxf	3.2 V
0xe	3.1 V
0xd	3.0 V
0xc	2.9 V
0xb	2.8 V
0xa	2.7 V
0x9	2.6 V
0x8	2.5 V
0x7	2.4 V
0x6	2.3 V
0x5	2.2 V
0x4	2.1 V
0x3	2.0 V
0x2	1.9 V
0x1	1.8 V
0x0	Reserved

Table 22.6.3	Comparison	Voltage Settings	;
--------------	------------	------------------	---

(Default: 0x0)

The SVD circuit compares the power supply voltage (VDD) against the comparison voltage set by SVDC[3:0], and outputs results indicating whether the power supply voltage exceeds this comparison voltage.

### SVD Detection Result Register (SVD\_RSLT)

Register name	Address	Bit	Name	Function	Set	ing	Init.	R/W	Remarks
SVD Detection	0x5102	D7–1	-	reserved	-	-	-	-	0 when being read.
Result Register	(8 bits)	D0	SVDDT	SVD detection result	1 Low	0 Normal	×	R	
(SVD_RSLT)									

### D[7:1] Reserved

### D0 SVDDT: SVD Detection Result Bit

Indicates the power supply voltage detection results.

1 (R): Power supply voltage (VDD) < comparison voltage

0 (R): Power supply voltage (VDD)  $\geq$  comparison voltage

The SVD circuit compares the power supply voltage (VDD) against the voltage set in SVDC[3:0]/SVD\_ CMP register while SVDEN/SVD\_EN register = 1. The current power supply voltage status can be checked by reading SVDDT.

### SVD Interrupt Mask Register (SVD\_IMSK)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
SVD Interrupt	0x5103	D7–1	-	reserved			-		-	-	0 when being read.
Mask Register (SVD_IMSK)	(8 bits)	D0	SVDIE	SVD interrupt enable	1 Enable 0 Disable		0	R/W			

### D[7:1] Reserved

### D0 SVDIE: SVD Interrupt Enable Bit

Enables or disables interrupts when a power supply voltage drop is detected.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting SVDIE to 1 enables SVD interrupt requests to the ITC; setting to 0 disables interrupts.

### SVD Interrupt Flag Register (SVD\_IFLG)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
SVD Interrupt	0x5104	D7–1	-	reserved		-	_		-	-	0 when being read.
Flag Register	(8 bits)	D0	SVDIF	SVD interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
(SVD_IFLG)						interrupt		interrupt not			
						occurred		occurred			

### D[7:1] Reserved

### D0 SVDIF: SVD Interrupt Flag Bit

Indicates the power supply voltage drop detection interrupt cause occurrence status.

1 (R): Cause of interrupt has occurred

- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

SVDIF is set to 1 when a power supply voltage drop is detected. SVDIF is reset to 0 by writing 1.

# 23 On-chip Debugger (DBG)

## 23.1 Resource Requirements and Debugging Tools

### Debugging work area

Debugging requires a 64-byte debugging work area. For more information on the work area location, see the "Memory Map, Bus Control" chapter.

The start address for this debugging work area can be read from the DBRAM register (0xffff90).

### **Debugging tools**

Debugging involves connecting ICDmini (S5U1C17001H) to the S1C17705/703 debug pins and inputting the debug instruction from the debugger on the personal computer.

The following tools are required:

• S1C17 Family In-Circuit Debugger ICDmini (S5U1C17001H)

• S1C17 Family C compiler package (e.g., S5U1C17001C)

### **Debug pins**

The following debug pins are used to connect ICDmini (S5U1C17001H).

Table 23.1.1	List of Debug Pins

Pin name	I/O	Qty	Function
DCLK	0	1	On-chip debugger clock output pin
			Outputs a clock to the ICDmini (S5U1C17001H).
DSIO	I/O	1	On-chip debugger data input/output pin
			Used to input/output debugging data and input the break signal.
DST2	0	1	On-chip debugger status signal output pin
			Outputs the processor status during debugging.

The on-chip debugger input/output pins (DCLK, DST2, DSIO) are shared with I/O ports and are initially set as the debug pins. If the debugging function is not used, these pins can be switched using the port function select bits to enable use as general-purpose I/O port pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

## 23.2 Debug Break Operation Status

The S1C17 Core enters debug mode when the brk instruction is executed or a debug interrupt is generated by a break signal (Low) input to the DSIO pin. This state persists until the retd instruction is executed. During this time, hardware interrupts and NMIs are disabled.

The default setting halts peripheral circuit operations. This setting can be modified even when debugging is underway.

The peripheral circuits that operate with PCLK will continue running in debug mode by setting DBRUN1/MISC\_ DMODE1 register to 1. Setting DBRUN1 to 0 (default) will stop these peripheral circuits in debug mode.

The peripheral circuits that operate with a clock other than PCLK will continue running in debug mode by setting DBRUN2/MISC\_DMODE2 register to 1. Setting DBRUN2 to 0 (default) will stop these peripheral circuits in debug mode.

Some peripheral circuits, such as SPI, I2CS, and T16A, that run with an external input clock will not stop operating even if the C17 Core enters debug mode.

The LCD driver continues the operating status at occurrence of the debug interrupt.

## 23.3 Additional Debugging Function

The S1C17705/703 expands the following on-chip debugging functions of the S1C17 Core.

### Branching destination in debug mode

When a debug interrupt is generated, the S1C17 Core enters debug mode and branches to the debug processing routine. In this process, the S1C17 Core is designed to branch to address 0xfffc00. In addition to this branching destination, the S1C17705/703 also allows designation of address 0x0 (beginning address of the internal RAM) as the branching destination when debug mode is activated. The branching destination address is selected using DBADR/MISC\_IRAMSZ register. When the DBADR is set to 0 (default), the branching destination is set to 0xfffc00. When it is set to 1, the branching destination is set to 0x0.

### Adding instruction breaks

The S1C17 Core supports two instruction breaks (hardware PC breaks). The S1C17705/703 increased this number to five, adding the control bits and registers given below.

- IBE2/DCR register: Enables instruction breaks #2.
- IBE3/DCR register: Enables instruction breaks #3.
- IBE4/DCR register: Enables instruction breaks #4.
- IBAR2[23:0]/IBAR2 register: Set instruction break address #2.
- IBAR3[23:0]/IBAR3 register: Set instruction break address #3.
- IBAR4[23:0]/IBAR4 register: Set instruction break address #4.

Note that the debugger included in the S5U1C17001C (Ver. 1.2.1) or later is required to use five hardware PC breaks.

## 23.4 Control Register Details

Address		Register name	Function						
0x4020	MISC_DMODE1	Debug Mode Control Register 1	Enables peripheral operations in debug mode (PCLK).						
0x5322	MISC_DMODE2	Debug Mode Control Register 2	Enables peripheral operations in debug mode (except PCLK).						
0x5326	MISC_IRAMSZ	IRAM Size Select Register	Selects the IRAM size.						
0xffff90	DBRAM	Debug RAM Base Register	Indicates the debug RAM base address.						
0xffffa0	DCR	Debug Control Register	Controls debugging.						
0xffffb8	IBAR2	Instruction Break Address Register 2	Sets Instruction break address #2.						
0xffffbc	IBAR3	Instruction Break Address Register 3	Sets Instruction break address #3.						
0xffffd0	IBAR4	Instruction Break Address Register 4	Sets Instruction break address #4.						

Table 23.4.1 List of Debug Registers

The debug registers are described in detail below.

- Notes: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.
  - For debug registers not described here, refer to the S1C17 Core Manual.

### Debug Mode Control Register 1 (MISC\_DMODE1)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks	
Debug Mode	0x4020	D7–2	-	reserved		-		-	-	0 when being read.
Control	(8 bits)									-
Register 1		D1	DBRUN1	Run/stop select in debug mode	1 R	un 0	Stop	0	R/W	
(MISC_DMODE1)		D0	-	reserved		-		-	-	0 when being read.

### D[7:2] Reserved

### D1 DBRUN1: Run/Stop Select Bit in Debug Mode

Selects the operating status of the peripheral circuits that operate with PCLK in debug mode.

1 (R/W): Run

0 (R/W): Stop (default)

Setting DBRUN1 to 1 enables the peripheral circuits that operate with PCLK to run even in debug mode. Setting it to 0 will stop them when the S1C17 Core enters debug mode. Set DBRUN1 to 1 to maintain running status for these peripheral circuits in debug mode.

### D0 Reserved

### Debug Mode Control Register 2 (MISC\_DMODE2)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks
Debug Mode	0x5322	D15–1	-	reserved	Γ	_		-	-	0 when being read.
Control	(16 bits)									-
Register 2		D0	DBRUN2	Run/stop select in debug mode	1	Run C	Stop	0	R/W	
(MISC_DMODE2)				(except PCLK peripheral circuits)						

### D[15:1] Reserved

### D0 DBRUN2: Run/Stop Select Bit in Debug Mode (except PCLK peripheral circuits)

Selects the operating status of the peripheral circuits that operate with a clock other than PCLK in debug mode.

1 (R/W): Run

0 (R/W): Stop (default)

Setting DBRUN2 to 1 enables the peripheral circuits that operate with a clock other than PCLK to run even in debug mode. Setting it to 0 will stop them when the S1C17 Core enters debug mode. Set DB-RUN2 to 1 to maintain running status for these peripheral circuits in debug mode.

Some peripheral circuits, such as SPI, I2CS, and T16A, that run with an external input clock will not stop operating even if the C17 Core enters debug mode.

The LCD driver continues the operating status at occurrence of the debug interrupt.

### IRAM Size Select Register (MISC\_IRAMSZ)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
IRAM Size	0x5326	D15–9	-	reserved	_		-	-	
Select Register	(16 bits)	D8	DBADR	Debug base address select	1 0x0	0 0xfffc00	0	R/W	
(MISC_IRAMSZ)		D7–2	-	reserved		_	-	-	
		D1–0	IRAMSZ[1:0]	IRAM size select	IRAMSZ[1:0]	Size	0x0	R/W	
					0x3	2KB			
					0x2	4KB			
					0x1	8KB			
					0x0	12KB			

### D[15:9] Reserved

### D8 DBADR: Debug Base Address Select Bit

Selects the branching destination address when a debug interrupt occurs. 1(R/W): 0x0 0(R/W): 0xfffc00 (default)

### D[7:2] Reserved

### D[1:0] IRAMSZ[1:0]: IRAM Size Select Bits

Selects the size of the internal RAM to be used.

Table 23.4.2 Interna	Table 23.4.2 Internal RAM Size Selection									
IRAMSZ[1:0]	Internal RAM size									
0x3	2KB									
0x2	4KB									
0x1	8KB									
0x0	12KB									

(Default: 0x0)

**Note**: The MISC\_IRAMSZ register is write-protected. To alter this register settings, you must override this write-protection by writing 0x96 to the MISC\_PROT register. Normally, the MISC\_PROT register should be set to a value other than 0x96, except when altering the MISC\_IRAMSZ register. Unnecessary rewriting of the MISC\_IRAMSZ register may result in system malfunctions.

### **Debug RAM Base Register (DBRAM)**

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Debug RAM	0xffff90	D31–24	-	Unused (fixed at 0)	0x0	0x0	R	
Base Register	(32 bits)	D23–0	DBRAM[23:0]	Debug RAM base address	C17705 : 0x2fc0	C17705	R	
(DBRAM)					C17703 : 0x3fc0	: 0x2fc0		
						C17703		
						: 0x3fc0		

### D[31:24] Not used (Fixed at 0)

### D[23:0] DBRAM[23:0]: Debug RAM Base Address Bits

Read-only register containing the beginning address of the debugging work area (64 bytes).

### **Debug Control Register (DCR)**

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
Debug Control	0xffffa0	D7	IBE4	Instruction break #4 enable	1	Enable	0	Disable	0	R/W	
Register	(8 bits)	D6	IBE3	Instruction break #3 enable	1	Enable	0	Disable	0	R/W	
(DCR)		D5	IBE2	Instruction break #2 enable	1	Enable	0	Disable	0	R/W	
		D4	DR	Debug request flag	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
		D3	IBE1	Instruction break #1 enable	1	Enable	0	Disable	0	R/W	
		D2	IBE0	Instruction break #0 enable	1	Enable	0	Disable	0	R/W	
		D1	SE	Single step enable	1	Enable	0	Disable	0	R/W	
		D0	DM	Debug mode	1	Debug mode	0	User mode	0	R	

### D7 IBE4: Instruction Break #4 Enable Bit

Enables or disables instruction break #4.

1 (R/W): Enabled

0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR4 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

### D6 IBE3: Instruction Break #3 Enable Bit

Enables or disables instruction break #3.

1 (R/W): Enabled

0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR3 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

### D5 IBE2: Instruction Break #2 Enable Bit

Enables or disables instruction break #2.

1 (R/W): Enabled

0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR2 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

### D4 DR: Debug Request Flag Bit

Indicates the presence or absence of an external debug request.

- 1 (R): Request generated
- 0 (R): Request not generated (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

This flag is cleared (reset to 0) when 1 is written. It must be cleared before the debug processing routine is terminated by the retd instruction.

### D3 IBE1: Instruction Break #1 Enable Bit

Enables or disables instruction break #1. 1 (R/W): Enabled 0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR1 register are compared.

If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

### D2 IBE0: Instruction Break #0 Enable Bit

Enables or disables instruction break #0. 1 (R/W): Enabled 0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR0 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

### D1 SE: Single Step Enable Bit

Enables or disables single-step operations. 1 (R/W): Enabled 0 (R/W): Disabled (default)

### D0 DM: Debug Mode Bit

Indicates the processor operating mode (debug mode or user mode).

- 1 (R): Debug mode
- 0 (R): User mode (default)

### Instruction Break Address Register 2 (IBAR2)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Instruction	0xffffb8	D31-24	-	reserved	-	-	-	0 when being read.
Break Address	(32 bits)	D23-0	IBAR2[23:0]	Instruction break address #2	0x0 to 0xffffff	0x0	R/W	
Register 2				IBAR223 = MSB				
(IBAR2)				IBAR20 = LSB				

### D[31:24] Reserved

### D[23:0] IBAR2[23:0]: Instruction Break Address #2 Bits

Sets instruction break address #2. (Default: 0x000000)

### Instruction Break Address Register 3 (IBAR3)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Instruction	0xffffbc	D31-24	-	reserved	-	-	-	0 when being read.
Break Address	(32 bits)	D23–0	IBAR3[23:0]	Instruction break address #3	0x0 to 0xffffff	0x0	R/W	
Register 3				IBAR323 = MSB				
(IBAR3)				IBAR30 = LSB				

### D[31:24] Reserved

### D[23:0] IBAR3[23:0]: Instruction Break Address #3 Bits

Sets instruction break address #3. (Default: 0x000000)

### Instruction Break Address Register 4 (IBAR4)

Register name	egister name Address Bit Name		Function	Setting	Init.	R/W	Remarks	
Instruction	0xffffd0	D31–24	-	reserved	_	-	-	0 when being read.
Break Address	(32 bits)	D23–0	IBAR4[23:0]	Instruction break address #4	0x0 to 0xffffff	0x0	R/W	
Register 4				IBAR423 = MSB				
(IBAR4)				IBAR40 = LSB				

### D[31:24] Reserved

### D[23:0] IBAR4[23:0]: Instruction Break Address #4 Bits

Sets instruction break address #4. (Default: 0x000000)

# 24 Multiplier/Divider (COPRO)

## 24.1 Overview

The S1C17705/703 has an embedded coprocessor that provides multiplier/divider functions. The following shows the features of the multiplier/divider:

• Multiplication:

Supports signed/unsigned multiplications. (16 bits  $\times$  16 bits = 32 bits) Can be executed in 1 cycle.

• <u>Multiplication and ac</u>cumulation (MAC): Supports signed MAC operations with overflow detection function  $(16 \text{ bits} \times 16 \text{ bits} + 32 \text{ bits} = 32 \text{ bits})$ 

Can be executed in 1 cycle.

• Division:

Supports signed/unsigned divisions. (16 bits + 16 bits = 16 bits with 16-bit residue) Can be executed in 17 to 20 cycles.




Figure 24.1.1 Multiplier/Divider Block Diagram

## 24.2 Operation Mode and Output Mode

The Multiplier/divider operates according to the operation mode specified by the application program. As listed in Table 24.2.1, the multiplier/divider supports nine operations.

The multiplication, division and MAC results are 32-bit data, therefore, the S1C17 Core cannot read them in one access cycle. The output mode is provided to specify the high-order 16 bits or low-order 16 bits of the operation results to be read from the multiplier/divider.

The operation and output modes can be specified with a 7-bit data by writing it to the mode setting register in the multiplier/divider. Use a "ld.cw" instruction for this writing.

ld.cw%rd, %rs%rs[6:0] is written to the mode setting register. (%rd: not used)ld.cw%rd, imm7imm7[6:0] is written to the mode setting register. (%rd: not used)

6		4	3		0
	Output mode setting value	,		Operation mode setting value	

Figure 24.2.1 Mode Setting Register

Setting value (D[6:4])	Output mode	Setting value (D[3:0])	Operation mode
0x0	16 low-order bits output mode	0x0	Initialize mode 0
	The low-order 16-bits of operation results		Clears the operation result register to 0x0.
	can be read as the coprocessor output.		
0x1	16 high-order bits output mode	0x1	Initialize mode 1
	The high-order 16-bits of operation results		Loads the 16-bit augend into the low-order
	can be read as the coprocessor output.		16 bits of the operation result register.
0x2–0x7	Reserved	0x2	Initialize mode 2
			Loads the 32-bit augend into the operation
			result register.
		0x3	Operation result read mode
			Outputs the data in the operation result reg-
			ister without computation.
		0x4	Unsigned multiplication mode
			Performs unsigned multiplication.
		0x5	Signed multiplication mode
			Performs signed multiplication.
		0x6	Reserved
		0x7	Signed MAC mode
			Performs signed MAC operation.
		0x8	Unsigned division mode
			Performs unsigned division.
		0x9	Signed division mode
			Performs signed division.
		0xa–0xf	Reserved

Table 24.2.1 Mode Settings

## 24.3 Multiplication

The multiplication function performs "A (32 bits) = B (16 bits)  $\times$  C (16 bits)."

To perform a multiplication, set the operation mode to 0x4 (unsigned multiplication) or 0x5 (signed multiplication). Then send the 16-bit multiplicand (B) and 16-bit multiplier (C) to the multiplier/divider using a "ld.ca" instruction. The one-half (16 bits according to the output mode) result (A[15:0] or A[31:16]) and the flag status will be returned to the CPU registers. Another one-half should be read by setting the multiplier/divider into operation result read mode.




Figure 24.3.1 Data Path in Multiplication Mode

res: operation result register

Mode setting value	Instruction		Operations	Flags	Remarks
0x04	ld.ca	%rd,%rs	$res[31:0] \leftarrow \%rd \times \%rs$	psr (CVZN) $\leftarrow$ 0b0000	The operation result register
or 0x05			%rd ← res[15:0]		keeps the operation result until
	(ext	imm9)	$res[31:0] \leftarrow \%rd \times imm7/16$		it is rewritten by other opera-
	ld.ca	%rd, <i>imm7</i>	%rd ← res[15:0]		tion.
0x14	ld.ca	%rd,%rs	res[31:0] ← %rd × %rs		
or 0x15			%rd ← res[31:16]		
	(ext	imm9)	res[31:0] $\leftarrow$ %rd $\times$ <i>imm7/16</i>		
	ld.ca	%rd, <i>imm</i> 7	%rd ← res[31:16]		

Table 2/ 3 1	Operation in Multiplication Mode
Table 24.3.1	Operation in Multiplication Mode

Example:

r			
ld.cw	%r0,0x4	;	Sets the modes (unsigned multiplication mode and 16 low-order bits output mode).
ld.ca	%r0,%r1	;	Performs "res = $\%r0 \times \%r1$ " and loads the 16 low-order bits of the result to $\%r0$ .
ld.cw	%r0,0x13	;	Sets the modes (operation result read mode and 16 high-order bits output mode).
ld.ca	%r1,%r0	;	Loads the 16 high-order bits of the result to %r1.

## 24.4 Division

The division function performs "B (16 bits) ÷ C (16 bits) = A (16 bits), residue D (16 bits)."

To perform a division, set the operation mode to 0x8 (unsigned division) or 0x9 (signed division). Then send the 16-bit dividend (B) and 16-bit divisor (C) to the multiplier/divider using a "ld.ca" instruction. The quotient and the residue will be stored in the low-order 16 bits and the high-order 16 bits of the operation result register, respectively. The 16-bit quotient or residue according to the output mode specification and the flag status will be returned to the CPU registers. Another 16-bit result should be read by setting the multiplier/divider into operation result read mode.




Figure 24.4.1 Data Path in Division Mode

Table 24.4.1	Operation	in	Division	Mode
14016 24.4.1	Operation		DIVISION	Mode

Mode setting value	Instruction		Operations	Flags	Remarks
0x08	ld.ca	%rd,%rs	res[31:0] ← %rd ÷ %rs	psr (CVZN) $\leftarrow$ 0b0000	The operation result register
or 0x09			%rd $\leftarrow$ res[15:0] (quotient)		keeps the operation result until
	(ext	imm9)	res[31:0] ← %rd ÷ <i>imm7/16</i>		it is rewritten by other opera-
	ld.ca	%rd, <i>imm7</i>	%rd $\leftarrow$ res[15:0] (quotient)		tion.
0x018	ld.ca	%rd,%rs	res[31:0] ← %rd ÷ %rs		
or 0x19			%rd $\leftarrow$ res[31:16] (residue)		
	(ext	imm9)	res[31:0] ← %rd ÷ <i>imm7/16</i>		
	ld.ca	%rd,imm7	$\%$ rd $\leftarrow$ res[31:16] (residue)		

res: operation result register

### 24 MULTIPLIER/DIVIDER (COPRO)

Example:

ld.cw	%r0,0x8	;	Sets the modes (unsigned division mode and 16 low-order bits output mode).
ld.ca	%r0,%r1	;	Performs "res = $\%r0 \div \%r1$ " and loads the 16 low-order bits of the result (quotient) to $\%r0$ .
ld.cw	%r0,0x13	;	Sets the modes (operation result read mode and 16 high-order bits output mode).
ld.ca	%r1,%r0	;	Loads the 16 high-order bits of the result (residue) to %r1.

## 24.5 MAC

The MAC (multiplication and accumulation) function performs "A (32 bits) = B (16 bits)  $\times$  C (16 bits) + A (32 bits)."

Before performing a MAC operation, the initial value (A) must be set to the operation result register.

To clear the operation result register (A = 0), just set the operation mode to 0x0. It is not necessary to send 0x0 to the multiplier/divider with another instruction.

To load a 16-bit value or a 32-bit value to the operation result register, set the operation mode to 0x1 (16 bits) or 0x2 (32 bits), respectively. Then send the initial value to the multiplier/divider using a "ld.cf" instruction.




Figure 24.5.1 Data Path in Initialize Mode

Table 24.5.1	Initializing the	Operation	<b>Result Register</b>
--------------	------------------	-----------	------------------------

Mode setting value	Instruction		Operations	Remarks
0x0	_		res[31:0] ← 0x0	Setting the operating mode executes the initialization without sending data.
0x1	1 ld.cf %rd,%rs		res[31:16] ← 0x0 res[15:0] ← %rs	
	(ext ld.cf	<i>imm9</i> ) %rd, <i>imm</i> 7	res[31:16] ← 0x0 res[15:0] ← <i>imm7/16</i>	
0x2	ld.cf	%rd,%rs	res[31:16] ← %rd res[15:0] ← %rs	
	(ext ld.cf	<i>imm9</i> ) %rd, <i>im</i> m7	res[31:16] ← %rd res[15:0] ← <i>imm7/16</i>	

res: operation result register

To perform a MAC operation, set the operation mode to 0x7 (signed MAC). Then send the 16-bit multiplicand (B) and 16-bit multiplier (C) to the multiplier/divider using a "ld.ca" instruction. The one-half (16 bits according to the output mode) result (A[15:0] or A[31:16]) and the flag status will be returned to the CPU registers. Another one-half should be read by setting the multiplier/divider into operation result read mode.

The overflow (V) flag in the PSR may be set to 1 according to the result. Other flags are set to 0.

When repeating the MAC operation without operation result read mode inserted, send multiplicand and multiplier data for number of required times. In this case it is not necessary to set the MAC mode every time.




Figure 24.5.2 Data Path in MAC Mode

Table 24.5.2	Operation	in	MAC	Mode
--------------	-----------	----	-----	------

Mode setting value	Ins	truction	Operations	Flags	Remarks
0x07	ld.ca	%rd,%rs	$res[31:0] \leftarrow \%rd \times \%rs + res[31:0]$	psr (CVZN) ← 0b0100	The operation result
			%rd ← res[15:0]	if an overflow has oc-	register keeps the
	(ext	imm9)	$res[31:0] \leftarrow \%rd \times imm7/16 + res[31:0]$	curred	operation result un-
	ld.ca	%rd, <i>imm</i> 7	%rd ← res[15:0]		til it is rewritten by
0x17	ld.ca	%rd,%rs	$res[31:0] \leftarrow \%rd \times \%rs + res[31:0]$	Otherwise	other operation.
			%rd ← res[31:16]	$psr(CVZN) \leftarrow 0b0000$	
	(ext	imm9)	$res[31:0] \leftarrow \%rd \times imm7/16 + res[31:0]$		
	ld.ca	%rd, <i>imm7</i>	%rd ← res[31:16]		

res: operation result register

#### Example:

ld.cw	%r0,0x7	;	Sets the modes (signed MAC mode and 16 low-order bits output mode).
ld.ca	%r0,%r1	;	Performs "res = $\%r0 \times \%r1$ + res" and loads the 16 low-order bits of the result to $\%r0$ .
ld.cw	%r0,0x13	;	Sets the modes (operation result read mode and 16 high-order bits output mode).
ld.ca	%r1,%r0	;	Loads the 16 high-order bits of the result to %r1.

### Conditions to set the overflow (V) flag

An overflow occurs in a MAC operation and the overflow flag is set to 1 when the signs of the multiplication result, operation result register value, and multiplication & accumulation result match the following conditions:

Mode setting value	Sign of multiplication result	Sign of operation result register value	Sign of multiplication & ac- cumulation result		
0x07	0 (positive)	0 (positive)	1 (negative)		
0x07	1 (negative)	1 (negative)	0 (positive)		

Table 24.5.3 Conditions to Set the Overflow (V) Flag

An overflow occurs when a MAC operation performs addition of positive values and a negative value results, or it performs addition of negative values and a positive value results. The coprocessor holds the operation result when the overflow (V) flag is cleared.

### Conditions to clear the overflow (V) flag

The overflow (V) flag that has been set will be cleared when an overflow has not been occurred during execution of the "ld.ca" instruction for MAC operation or when the "ld.ca" or "ld.cf" instruction is executed in an operation mode other than operation result read mode.

## 24.6 Reading Results

The "ld.ca" instruction cannot load a 32-bit operation result to a CPU register, so a multiplication or MAC operation returns the one-half (16 bits according to the output mode) result (A[15:0] or A[31:16]) and the flag status to the CPU registers. Another one-half should be read by setting the multiplier/divider into operation result read mode. The operation result register keeps the loaded operation result until it is rewritten by other operation.




Figure 24.6.1 Data Path in Operation Result Read Mode

Mode setting value	Instruction	Operations	Flags	Remarks		
0x03	ld.ca %rd,%rs	%rd ← res[15:0]	$psr(CVZN) \leftarrow 0b0000$	This operation mode does not		
	ld.ca %rd, <i>imm</i> 7	%rd ← res[15:0]		affect the operation result reg-		
0x13	ld.ca %rd,%rs	%rd ← res[31:16]		ister.		
	ld.ca %rd, <i>imm7</i>	%rd ← res[31:16]				

res: operation result register

# **25 Electrical Characteristics**

## 25.1 Absolute Maximum Ratings

				(Vss = 0V)
Item	Symbol	Condition	Rated value	Unit
Power supply voltage	VDD		-0.3 to 4.0	V
Analog power supply voltage	AVDD	AVDD = VDD	-0.3 to 4.0	V
LCD power supply voltage	Vc5		-0.3 to 6.0	V
Input voltage	VI		-0.3 to VDD + 0.3	V
Output voltage	Vo		-0.3 to VDD + 0.3	V
High level output current	Іон	1 pin	-5	mA
		Total of all pins	-20	mA
Low level output current	IOL	1 pin	5	mA
		Total of all pins	20	mA
Permissible loss *1	Vo		200	mW
Operating temperature	Та		-25 to 70	°C
Storage temperature	Tstg		-65 to 150	°C
Soldering temperature/time	Tsol		260°C, 10 seconds (lead section)	-

\*1 In case of plastic package

## 25.2 Recommended Operating Conditions

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Operating power supply voltage	Vdd	Normal operation mode	1.8		3.6	V
		Flash programming mode 1	2.7		3.6	V
		Flash programming mode 2	2.5		2.7	V
Analog power supply voltage	AVDD	AVDD = VDD	1.8		3.6	V
Operating frequency	fosc3	Crystal/ceramic oscillation	0.2		8.2	MHz
	fosc1	Crystal oscillation		32.768		kHz
Capacitor between Vss and Vp1 *1	C1			0.1		μF
Capacitor between Vss and Vc1 *1	C2			0.1		μF
Capacitor between Vss and Vc2 *1	C3			0.1		μF
Capacitor between Vss and Vc3 *1	C4			0.1		μF
Capacitor between Vss and Vc4 *1	C5			0.1		μF
Capacitor between Vss and Vcs *1	C <sub>6</sub>			0.1		μF
Capacitor between CA and CB *1	C7			0.1		μF
Capacitor between CA and CC *1	C8			0.1		μF
Capacitor between CD and CE *1	C9			0.1		μF
Capacitor between Vss and VD2 *1	C10			0.1		μF
Capacitor between CF and CG *1	C11			0.1		μF

\*1 The capacitors are not required when LCD driver is not used. In this case, leave the Vc1 to Vc5 and CA to CG pins open.

## **25.3 Current Consumption**

### S1C17705 current consumption

Unless otherwise specified:  $V_{DD} = 1.8$  to 3.6V,  $V_{SS} = 0V$ ,  $Ta = 25^{\circ}C$ ,  $C_1 = 0.1\mu$ F, No LCD panel load, PCKEN[1:0] = 0x3 (ON), VD1MD = 0, FLCYC[2:0] = 0x4 (1 cycle), CCLKGR[1:0] = 0x0 (gear ratio 1/1)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Current consumption in SLEEP mode	ISLP	OSC1 = OFF, IOSC = OFF, OSC3 = OFF		1.2	3.0	μA
Current consumption in HALT mode	HALT1	OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, PCKEN[1:0] = 0x0 (OFF)		2.7	5.0	μA
		OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF		4.5	9	μA
	HALT2	OSC1 = 32kHz, IOSC = OFF, OSC3 = 8MHz (ceramic)		700	900	μA
	<b>HALT3</b>	OSC1 = 32kHz, IOSC = ON, OSC3 = OFF		270	400	μA
Current consumption during execution *1	IEXE1	OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, CPU = OSC1		18	25	μA
		OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, CCLKGR[1:0] = 0x2 (gear ratio 1/4), CPU = OSC1		10	14	μA
	IEXE2	OSC1 = 32kHz, IOSC = OFF, OSC3 = 1MHz (ceramic), CPU = OSC3		2.7         5.0           4.5         9           700         900           270         400           18         25	μA	
		OSC1 = 32kHz, IOSC = OFF, OSC3 = 8MHz (ceramic), CPU = OSC3			μA	
		OSC1 = 32kHz, IOSC = OFF, OSC3 = 8MHz (ceramic), CCLKGR[1:0] = 0x2 (gear ratio 1/4), CPU = OSC3		2100	3000	μA
	IEXE3	OSC1 = 32kHz, IOSC = ON, OSC3 = OFF, CPU = IOSC		1300	1800	μA
	IEXE11	OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, VD1MD = 1, CPU = OSC1		36	50	μA
	IEXE21	OSC1 = 32kHz, IOSC = OFF, OSC3 = 1MHz (ceramic), VD1MD = 1, CPU = OSC3		900	1200	μA
		OSC1 = 32kHz, IOSC = OFF, OSC3 = 8MHz (ceramic), VD1MD = 1, CPU = OSC3		6600	8000	μA
	IEXE31	OSC1 = 32kHz, IOSC = ON, OSC3 = OFF, VD1MD = 1, CPU = IOSC		2200	2900	μA
Current consumption during execution in heavy load protection mode *1	IEXE1H	OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, CPU = OSC1, HVLD = 1		24	35	μA

\*1 The values of current consumption during execution were measured when a test program consisting of 60.5% ALU instructions, 17% branch instructions, 12% memory read instructions, and 10.5% memory write instructions was executed continuously in the Flash memory.

### S1C17703 current consumption


Unless otherwise specified: VDD = 1.8 to 3.6V, VSS = 0V, Ta = 25°C, C1 = 0.1µF, No LCD panel load, PCKEN[1:0] = 0x3 (ON), VD1MD = 0, FLCYC[2:0] = 0x4 (1 cycle), CCLKGR[1:0] = 0x0 (gear ratio 1/1)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Current consumption in SLEEP mode	ISLP	OSC1 = OFF, IOSC = OFF, OSC3 = OFF		1.0	3.0	μΑ
Current consumption in SLEEP mode Current consumption in HALT mode	HALT1	OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, PCKEN = 0x0 (OFF)		2.5	4.5	μΑ
		OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF		3.5	7.0	μA
	HALT2	OSC1 = 32kHz, IOSC = OFF, OSC3 = 8MHz (ceramic)		450	600	μA
	IHALT3	OSC1 = 32kHz, IOSC = ON, OSC3 = OFF		200	7.0           600           300           25           13           650           4000           2400           1600           45           1100	μA
	IEXE1	OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, CPU = OSC1		15	25	μΑ
		OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, CCKGR = 0x2 (gear ratio 1/4), CPU = OSC1		9	13	μΑ
	IEXE2	OSC1 = 32kHz, IOSC = OFF, OSC3 = 1MHz (ceramic), CPU = OSC3		2.5       4.5         3.5       7.0         450       600         200       300         15       25         9       13         450       650         3200       4000         1600       2400         1100       1600         32       45	μA	
		OSC1 = 32kHz, IOSC = OFF, OSC3 = 8MHz (ceramic), CPU = OSC3		3200	4000	μΑ
		OSC1 = 32kHz, IOSC = OFF, OSC3 = 8MHz (ceramic), CCKGR = 0x2 (gear ratio 1/4), CPU = OSC3		1.0         3.0           2.5         4.5           3.5         7.0           450         600           200         300           15         25           9         13           450         650           3200         4000           1600         2400           1100         1600           32         45           780         1100           5200         6500           1900         2500	2400	μA
	Іехез	OSC1 = 32kHz, IOSC = ON, OSC3 = OFF, CPU = IOSC			1600	μA
	IEXE11	OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, VD1MD = 0x1, CPU = OSC1			45	μA
	IEXE21	OSC1 = 32kHz, IOSC = OFF, OSC3 = 1MHz (ceramic), VD1MD = 0x1, CPU=OSC3		780	1100	μA
		OSC1 = 32kHz, IOSC = OFF, OSC3 = 8MHz (ceramic), VD1MD = 0x1, CPU = OSC3		5200	6500	μA
	IEXE31	OSC1 = 32kHz, IOSC = ON, OSC3 = OFF, VD1MD = 0x1, CPU = IOSC		1900	2500	μA
Current consumption during execution in heavy load protection mode *1	Iexe1h	OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, CPU = OSC1, HVLD = 0x1		24	35	μA

\*1 The values of current consumption during execution were measured when a test program consisting of 60.5% ALU instructions, 17% branch instructions, 12% memory read instructions, and 10.5% memory write instructions was executed continuously in the Flash memory.

### Current consumption-temperature characteristic in HALT mode (OSC1 operation)


OSC1 = 32.768 kHz crystal, IOSC = OFF, OSC3 = OFF, PCKEN[1:0] = 0x0, VD1MD = 0, CCLKGR[1:0] = 0x0, Typ. value




#### Current consumption-temperature characteristic during execution with OSC1


OSC1 = 32.768 kHz crystal, IOSC = OFF, OSC3 = OFF, PCKEN[1:0] = 0x3, CCLKGR[1:0] = 0x0, Typ. value 50 50  $VD_{1}MD = 1$ 45 45 VD1MD = 40 40 35 35  $VD_{1}MD = 0$ VD1MD = 015 15 10 10 5 5 0 0 -50 -25 0 25 50 75 100 -50 -25 0 25 50 75 100 Ta [°C] Ta [°C] <S1C17705> <S1C17703>


Current consumption-temperature characteristic during execution with OSC1 + clock gear OSC1 = 32.768 kHz crystal, IOSC = OFF, OSC3 = OFF, PCKEN[1:0] = 0x3, VD1MD = 0, Typ. value





OSC3 = crystal/ceramic, IOSC = OFF, OSC1 = OFF, PCKEN[1:0] = 0x3, CCLKGR[1:0] = 0x0, Ta = 25°C, Typ. value






Current consumption-frequency characteristic during execution with OSC3 + clock gear

OSC3 = crystal/ceramic, IOSC = OFF, OSC1 = OFF, PCKEN[1:0] = 0x3, VD1MD = 0, Ta = 25°C, Typ. value

Current consumption-temperature characteristic during execution with IOSC + clock gear



## **25.4 Oscillation Characteristics**

Oscillation characteristics change depending on conditions (board pattern, components used, etc.). Use the following characteristics as reference values.

### **OSC1** crystal oscillation

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = 25°C, CG1 = 25pF external, CD1 = built-in, Rf1 = built-in

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time*1	tsta				3	s
Built-in drain capacitance	CD1	In case of the chip		10		pF
Built-in feedback resistor	Rf1			10		MΩ

\*1 Crystal resonator = MC-146: manufactured by EPSON TOYOCOM (R1 = 65kΩ Max., CL = 12.5pF)

### **OSC3** crystal oscillation

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = 25°C, Rf3 = 1MΩ, CG3 = CD3 = 15pF

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time *1	tsta				20	ms

\*1 Crystal resonator = MA-406: manufactured by EPSON TOYOCOM (R<sub>1</sub> =  $150\Omega$ , CL = 10pF)

### 25 ELECTRICAL CHARACTERISTICS

#### **OSC3 ceramic oscillation**

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = 25°C, Rf3 = 1M\Omega

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time *1	<b>t</b> sta				1	ms

\*1 Ceramic resonator = CSTR4M00G53095-R0: manufactured by Murata Manufacturing Co., Ltd (CG3 = CD3 = 15pF built-in)


#### **IOSC** oscillation

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = -25 to 70°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	tsta				5	μs
Oscillation frequency	fiosc	Normal operation mode	2.16	2.70	3.24	MHz

### IOSC oscillation frequency-temperature characteristic

Typ. value



## 25.5 External Clock Input Characteristics




Figure 25.5.1 External Clock Input Timing

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, VIH = 0.8VDD, VIL = 0.2VDD, Ta = -25 to 70°C

Item	Symbol	Min.	Тур.	Max.	Unit
EXCLx input High pulse width	tесн	60			ns
EXCLx input Low pulse width	<b>t</b> ECL	60			ns
UART transfer rate	Rυ			460800	bps
UART transfer rate (IrDA mode)	RUIrDA			115200	bps
Input rise time	tcr			80	ns
Input fall time	tcF			80	ns
EXOSC3 external clock cycle time	texosc3	125			ns
EXOSC3 external clock duty	texosc3D	46		54	%


## 25.6 Input/Output Pin Characteristics

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = -25 to 70°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
High level input voltage	Vін	Pxx	0.8VDD		Vdd	V
Low level input voltage	Vi∟	Pxx	0		0.2VDD	V
High level Schmitt input threshold voltage	VT1+	#RESET	0.5Vdd		0.9VDD	V
Low level Schmitt input threshold voltage	VT1-	#RESET	0.1Vdd		0.5VDD	V
High level Schmitt input threshold voltage *1	VT2+	Pxx	0.5Vdd		0.9VDD	V
Low level Schmitt input threshold voltage *1	VT2-	Pxx	0.1VDD		0.5VDD	V
Hysteresis voltage	ΔVτ	Pxx, #RESET	0.1			V
High level output current	Іон	Pxx, Voh = 0.9Vdd			-0.5	mA
Low level output current	Iol	Pxx, Vol = 0.1VDD	0.5			mA
Leakage current	ILEAK	Pxx, #RESET	-100		100	nA
Input pull-up resistance	RIN	Pxx, #RESET	100		500	kΩ
Pin capacitance	CIN	$Pxx$ , $VIN = 0V$ , $f = 1MHz$ , $Ta = 25^{\circ}C$			15	pF
Reset low pulse width	tsr	$V_{IH} = 0.8V_{DD}, V_{IL} = 0.2V_{DD}$	100			μs
Operating power voltage	Vsr		1.8			V
Power-on reset time	tpsr		1.0			ms


\*1 When Schmitt input is enabled

### Schmitt input threshold voltage




### High-level output current characteristic

Ta = 70°C, Max. value




Low-level output current characteristic

Ta = 70°C, Min. value



### **Reset pulse**




#### Power-on reset timing



**Note:** Be sure to set the #RESET pin to 0.1 VDD or less when performing a power-on reset after the power is turned off.

## 25.7 SPI Characteristics



#### Master mode

Unless otherwise specified:  $V_{DD} = 1.8$  to 3.6V,  $V_{SS} = 0V$ , Ta = -25 to 70°C


Item	Symbol	Min.	Тур.	Max.	Unit
SPICLKx cycle time	<b>t</b> SPCK	500			ns
SDIx setup time	tsps	70			ns
SDIx hold time	tsdн	10			ns
SDOx output delay time	tsdo			20	ns

#### Slave mode

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = -25 to 70°C

Item	Symbol	Min.	Тур.	Max.	Unit
SPICLKx cycle time	<b>t</b> SPCK	500			ns
SDIx setup time	tsps	10			ns
SDIx hold time	<b>t</b> SDH	10			ns
SDOx output delay time	tspo			80	ns

## 25.8 I<sup>2</sup>C Characteristics



Unless otherwise specified:  $V_{DD} = 1.8$  to 3.6V,  $V_{SS} = 0V$ , Ta = -25 to 70°C

Item	Symbol	Min.	Тур.	Max.	Unit
SCL cycle time	tsc∟	2500			ns
Start condition hold time	tsтн	1/fsys			ns
Data output delay time	tsdd	1/fsys			ns
Stop condition hold time	tspн	1/fsys			ns

\* fsys: System operating clock frequency

## 25.9 LCD Driver Characteristics

The typical values in the following LCD driver characteristics varies depending on the panel load (panel size, drive duty, number of display pixels and display contents), so evaluate them by connecting to the actually used LCD panel.


### LCD drive voltage

Unless otherwise specified: Vob = 2.0 to 3.6V, Vss = 0V, Ta = 25°C, C1-C11 = 0.1µF, Checker pattern displayed, No panel load

Item	Symbol	Condition	1	Min.	Тур.	Max.	Unit
LCD drive voltage	Vc1	Connect $1M\Omega$ load resistor betwee	een Vss and Vc1	0.18Vc5		0.22Vc5	V
	VC2	Connect $1M\Omega$ load resistor betwee	en Vss and Vc2	0.39Vc5		0.43Vc5	V
	Vсз	Connect 1MΩ load resistor betwee	een Vss and Vc3	0.59Vc5		0.63Vc5	V
	VC4	Connect $1M\Omega$ load resistor betwee	een Vss and Vc4	0.79Vc5		0.83Vc5	V
	Vc5	Connect 1M $\Omega$ load resistor	LC[3:0] = 0x0		4.20		V
		between Vss and Vcs	LC[3:0] = 0x1		4.30		V
			LC[3:0] = 0x2		4.40	]	V
			LC[3:0] = 0x3	]	4.50	]	V
			LC[3:0] = 0x4	] [	4.60	]	V
			LC[3:0] = 0x5	]	4.70	]	V
			LC[3:0] = 0x6		4.80	1	V
			LC[3:0] = 0x7	Тур. ×	4.90	Тур. ×	V
			LC[3:0] = 0x8	0.94	5.00	1.06	V
			LC[3:0] = 0x9	]	5.10	]	V
			LC[3:0] = 0xa		5.20	]	V
			LC[3:0] = 0xb		5.30	1	V
			LC[3:0] = 0xc		5.40	1	V
			LC[3:0] = 0xd	]	5.50	]	V
			LC[3:0] = 0xe		5.60	]	V
			LC[3:0] = 0xf		5.70		V


## LCD drive voltage-supply voltage characteristic (with no power voltage booster used)

When a 1  $M\Omega$  load resistor is connected between Vss and Vcs (no panel load), Ta = 25°C, Typ. value




## LCD drive voltage-supply voltage characteristic (with power voltage booster used)

When a 1  $M\Omega$  load resistor is connected between Vss and Vcs (no panel load), Ta = 25°C, Typ. value




#### **25 ELECTRICAL CHARACTERISTICS**

### LCD drive voltage-temperature characteristic



### LCD drive voltage-load characteristic

When a load is connected to the Vcs pin only, LCx = 0xf, Ta = 25°C, Typ. value



### **SEG/COM output characteristics**

Unless otherwise specified:  $V_{DD} = 1.8$  to 3.6V,  $V_{SS} = 0V$ , Ta = -25 to 70°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Segment/Common output current	ISEGH	SEGxx, COMxx, VSEGH = VC5 - 0.1V			-5	μA
	ISEGL	SEGxx, COMxx, VSEGL = 0.1V	5			μA

### S1C17705 LCD driver circuit current consumption

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = 25°C, C1–C11 = 0.1µF, No LCD panel load, PCKEN[1:0] = 0x0 (OFF), FLCYC[2:0] = 0x4 (1 cycle), CCLKGR[1:0] = 0x0 (gear ratio 1/1)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
LCD circuit current *1	ILCD1	DSPC[1:0] = 0x2 (all on), LC[3:0] = 0xf, OSC1 = 32kHz, V <sub>DD</sub> = 2.5 to 3.6V		7	14	μA
		DSPC[1:0] = 0x1 (checker pattern), LC[3:0] = 0xf, OSC1 = 32kHz, VDD = 2.5 to 3.6V		20	25	μA
LCD circuit current in heavy load protection mode *2	ILCD1H	DSPC[1:0] = 0x2 (all on), LC[3:0] = 0xf, OSC1 = 32kHz, V <sub>DD</sub> = 2.5 to 3.6V, LHVLD = 1		20	25	μA
		DSPC[1:0] = 0x1 (checker pattern), LC[3:0] = 0xf, OSC1 = 32kHz, VDD = 2.5 to 3.6V, LHVLD = 1		30	35	μA
LCD circuit current when the power voltage booster is active *3	ILCD2	DSPC[1:0] = 0x2 (all on), LC[3:0] = 0xf, OSC1 = 32kHz, PBON = 1, VDD = 1.8 to 2.5V		10	15	μA
		DSPC[1:0] = 0x1 (checker pattern), LC[3:0] = 0xf, OSC1 = 32kHz, PBON = 1, VDD = 1.8 to 2.5V		40	45	μΑ
LCD circuit current in heavy load protection mode when the power voltage booster is active *4	Ilcd2h	DSPC[1:0] = 0x2 (all on), LC[3:0] = 0xf, OSC1 = 32kHz, PBON = 1, VDD = 1.8 to 2.5V, LHVLD = 1		35	45	μA
		DSPC[1:0] = 0x1 (checker pattern), LC[3:0] = 0xf, OSC1 = 32kHz, PBON = 1, V <sub>DD</sub> = 1.8 to 2.5V, LHVLD = 1		65	70	μA

\*1 This value is added to the current consumption in HALT mode or current consumption during execution when the LCD circuit is active. Current consumption increases according to the display contents and panel load.

\*2 This value is added to the current consumption during execution in heavy load protection mode when the LCD circuit is active. Current consumption increases according to the display contents and panel load.

\*3 This value is added to the current consumption in HALT mode or current consumption during execution when the power voltage booster and the LCD circuit are active. Current consumption increases according to the display contents and panel load.

\*4 This value is added to the current consumption during execution in heavy load protection mode when the power voltage booster and the LCD circuit are active. Current consumption increases according to the display contents and panel load.

### S1C17703 LCD driver circuit current consumption

Unless otherwise specified:  $V_{DD} = 1.8$  to 3.6V,  $V_{SS} = 0V$ ,  $Ta = 25^{\circ}C$ ,  $C_1-C_5 = 0.1 \mu$ F, No LCD panel load, PCKEN = 0x0 (OFF), FLCYC[2:0] = 0x4 (1 cycle), CCLKGR[1:0] = 0x0 (gear ratio 1/1)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
LCD circuit current *1	ILCD1	DSPC[1:0] = 1 (all on), LC[3:0] = 0xf, OSC1 = 32kHz, V <sub>DD</sub> = 2.5 to 3.6V,		7	14	μA
		DSPC[1:0] = 1 (checker pattern), LC[3:0] = 0xf, OSC1 = 32kHz, VDD = 2.5 to 3.6V,		18	23	μA
LCD circuit current ILCC in heavy load protection mode *2	ILCD1H	DSPC[1:0] = 1 (all on), LC[3:0] = 0xf, OSC1 = 32kHz, VDD = 2.5 to 3.6V, LHVLD = 1,		20	25	μA
		DSPC[1:0] = 1 (checker pattern), LC[3:0] = 0xf, OSC1 = 32kHz, V <sub>DD</sub> = 2.5 to 3.6V, LHVLD = 1,		30	35	μA
LCD circuit current when the power voltage booster is active *3	ILCD2	DSPC[1:0] = 1 (all on), LC[3:0] = 0xf, OSC1 = 32kHz, VDD = 1.8 to 2.5V, PBON = 1		10	15	μA
		DSPC[1:0] = 1 (checker pattern), LC[3:0] = 0xf, OSC1 = 32kHz, V <sub>DD</sub> = 1.8 to 2.5V, PBON = 1		35	40	μA
LCD circuit current in heavy load protection mode when the power volt- age booster is active *4	ILCD2H	DSPC[1:0] = 1 (all on), LC[3:0] = 0xf, OSC1 = 32kHz, V <sub>DD</sub> = 1.8~2.5V, LHVLD = 1, PBON = 1		35	45	μA
		DSPC[1:0] = 1 (checker pattern), LC[3:0] = 0xf, OSC1 = 32kHz, Vod = 1.8 to 2.5V, LHVLD = 1, PBON = 1		60	65	μA

\*1 This value is added to the current consumption in HALT mode or current consumption during execution when the LCD circuit is active. Current consumption increases according to the display contents and panel load.

\*2 This value is added to the current consumption during execution in heavy load protection mode when the LCD circuit is active. Current consumption increases according to the display contents and panel load.

\*3 This value is added to the current consumption in HALT mode or current consumption during execution when the power voltage booster and the LCD circuit are active. Current consumption increases according to the display contents and panel load.

\*4 This value is added to the current consumption during execution in heavy load protection mode when the power voltage booster and the LCD circuit are active. Current consumption increases according to the display contents and panel load.

# 25.10 A/D Converter Characteristics

## Analog characteristics

Unless otherwise specified: VDD = AVDD = 1.8 to 3.6V, Vss = 0V, Ta = -25 to 70°C, ADST[2:0] = 0x7 (9 cycles)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Resolution	-			10		bits
A/D conversion clock	<b>f</b> adclk		16		2000	kHz
Sampling rate *1	<b>f</b> SMP		0.8		100	ksps
Zero-scale error	Ezs				±3	LSB
Full-scale error	EFS				±3	LSB
Integral linearity error *2	EINL	AVDD = 2.7 to 3.6 V			±1.5	LSB
		AVDD = 1.8 to 3.6 V			±2.0	LSB
Differential linearity error	Ednl				±1.0	LSB
Analog input resistance	RAIN				11	kΩ
Analog input capacitance	CAIN				20	pF

\*1 Condition for Max. value: A/D converter clock frequency fADCLK = 2MHz. Condition for Min. value: A/D converter clock frequency fADCLK = 16kHz.

\*2 Integral linearity error is measured at the end point line.

#### A/D converter current consumption


Unless otherwise specified:  $V_{DD} = AV_{DD} = 1.8$  to 3.6V,  $V_{SS} = 0V$ ,  $Ta = 25^{\circ}C$ , ADST[2:0] = 0x7 (9 cycles), PCKEN[1:0] = 0x3 (ON),  $A_{IN} = AV_{DD}/2V$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
A/D converter operating current *1	IADC	$V_{DD} = AV_{DD} = 3.6V,$		200	350	μA
		fsmp = 100ksps				

\*1 This value is added to the current consumption in HALT mode (only when PCKEN[1:0] = 0x3 (ON)) or current consumption during execution when the A/D converter is active.

### A/D converter current consumption-voltage characteristic

AIN = AVDD/2V, Ta = 25°C, Typ. value



# 25.11 R/F Converter Characteristics

#### **Analog characteristics**

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = -25 to 70°C


Item	Symbol	Condition		Min.	Тур.	Max.	Unit
Reference and sensor oscillation frequency *1	<b>f</b> RFCLK			1		4000	kHz
Reference and sensor oscillation	$\Delta freclk/\Delta IC$	Resistive sensor DC/AC	VDD = 3.6V	-25		25	%
frequency IC deviation *2		oscillation mode	VDD = 1.8V	-50		50	%
		Capacitive sensor DC	VDD = 3.6V	-25		25	%
		oscillation mode	VDD = 1.8V	-50		50	%
Reference resistor and resistive sensor RREF, RS resistance *3		Resistive sensor DC/Capac DC oscillation mode	citive sensor	1			kΩ
		Resistive sensor AC oscilla	tion mode	10			kΩ
Reference capacitor and capacitive	CREF, CSEN	Resistive sensor DC/AC osc	illation mode	100			pF
sensor capacitance *3		Capacitive sensor DC oscil	lation mode	100		2000	pF
Time base counter clock frequency	fтcclk					8.2	MHz
RFIN pin high level Schmitt input voltage	VT+			0.5•Vdd		0.9•Vdd	V
RFIN pin low level Schmitt input voltage	VT-			0.1•VDD		0.5•Vdd	V

- \*1 The oscillation frequency/IC deviation characteristic value may increase due to variations in oscillation frequency caused by leakage if the oscillation frequency is 1 kHz or lower.
- \*2 In these characteristics, unevenness between production lots, and variations in board, resistances and capacitances used in the measurement environment are taken into account (variations in temperature are not included).
- \*3 The CR oscillation can be performed if the resistance or capacitance is out of the range shown in the table (see characteristic curves), note, however, that the oscillation frequency/IC deviation characteristic value may increase due to parasitic elements on the board and those in the IC.

## RFC reference/sensor oscillation frequencyresistance characteristic

## (Resistive sensor DC/AC oscillation mode)


CREF/CSEN = 1000pF, Ta = 25°C, Typ. value



## RFC reference/sensor oscillation frequencytemperature characteristic

(Resistive sensor DC/AC oscillation mode)


RREF/RSEN = 100kΩ, CREF/CSEN = 1000pF, Typ. value



## RFC reference/sensor oscillation frequencycapacitance characteristic

(Capacitive sensor DC oscillation mode)


 $R_{REF}/R_{SEN} = 100k\Omega$ ,  $Ta = 25^{\circ}C$ , Typ. value



# RFC reference/sensor oscillation frequencytemperature characteristic

## (Capacitive sensor DC oscillation mode)

 $R_{REF}/R_{SEN} = 100k\Omega$ ,  $C_{REF}/C_{SEN} = 1000pF$ , Typ. value



## S1C17705 R/F converter current consumption

Unless otherwise specified: Vdb = 3.6V, Vss = 0V, Ta = 25°C, PCKEN[1:0] = 0x3 (ON), CREF/CSEN = 1000pF, RREF/RSEN = 100kΩ

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
R/F converter operating current *1	IRFC	Resistive sensor DC/AC oscillation mode		270	330	μA
		Capacitive sensor DC oscillation mode		250	320	μA

\*1 This value is added to the current consumption in HALT mode or current consumption during execution when the R/F converter is active. Current consumption depends on the Vod voltage, reference capacitance/sensor capacitance, and reference/sensor oscillation frequency.

## 25 ELECTRICAL CHARACTERISTICS

### S1C17703 R/F converter current consumption


Unless otherwise specified: VDD = 3.6V, VSS = 0V, Ta = 25°C, PCKEN = 0x0 (OFF), CREF/CSEN = 1000pF, RREF/RSEN = 100kΩ

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
R/F converter operating current *1	IRFC	Resistive sensor DC/AC oscillation mode		100	150	μA
		Capacitive sensor DC oscillation mode		110	170	μA


\*1 This value is added to the current consumption in HALT mode or current consumption during execution when the R/F converter is active. Current consumption depends on the Vod voltage, reference capacitance/sensor capacitance, and reference/sensor oscillation frequency.


# RFC reference/sensor oscillation current consumption-frequency characteristic (Resistive sensor DC/AC oscillation mode)

CREF = 1000pF, Typ. value



RFC reference/sensor oscillation current consumption-frequency characteristic (Capacitive sensor DC oscillation mode)





# 25.12 SVD Circuit Characteristics

## Analog characteristics

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = 25°C


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
SVD voltage	Vsvd	SVDC[3:0] = 0x0		-		V
		SVDC[3:0] = 0x1		1.8		V
		SVDC[3:0] = 0x2		1.9		V
		SVDC[3:0] = 0x3		2.0		V
		SVDC[3:0] = 0x4		2.1		V
		SVDC[3:0] = 0x5		2.2		V
		SVDC[3:0] = 0x6		2.3		V
		SVDC[3:0] = 0x7		2.4	Turney	V
		SVDC[3:0] = 0x8	− Typ. × − 0.96	2.5	Typ. × 1.04	V
		SVDC[3:0] = 0x9	0.90	2.6	1.04	V
		SVDC[3:0] = 0xa	1	2.7		V
		SVDC[3:0] = 0xb		2.8		V
		SVDC[3:0] = 0xc	]	2.9		V
		SVDC[3:0] = 0xd	1	3.0		V
		SVDC[3:0] = 0xe	1	3.1		V
		SVDC[3:0] = 0xf	1	3.2		V
SVD circuit-enable response time *1	<b>t</b> SVDEN				500	μs
SVD circuit response time *2	tsvp				60	μs

\*1 This time is required to obtain stable detection results after SVDEN is altered from 0 to 1.

\*2 This time is required to obtain stable detection results after SVDC[3:0] is altered.

### SVD voltage-ambient temperature characteristic

SVDC[3:0] = 0xf, Typ. value



## SVD circuit current consumption

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = 25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
SVD circuit current *1	Isvd	V <sub>DD</sub> = 3.6V, SVDC[3:0] = 0x1		8	15	μA

\*1 This value is added to the current consumption during execution or current consumption during execution in heavy load protection mode when the SVD circuit is active.

# 25.13 Flash Memory Characteristics

#### Analog characteristics

Unless otherwise specified:  $V_{DD} = 2.7$  to 3.6V (VD1MD = 1), Vss = 0V, Ta = -25 to  $70^{\circ}C$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Erase time *1	tse	Erase 4K bytes			25	ms
Programming time *1	tвр	Program 16 bits			20	μs
Erase/program count *2	CFEP	Data retention guaranteed 10 years	1000			times

\*1 Data transfer and data verification are included and erase/program start control time is not included.

\*2 The erase/program count assumes that "erasing + programming" or "overwrite programming" is one count and the programmed data is guaranteed to be retained for 10 years.

## 25 ELECTRICAL CHARACTERISTICS


## Flash memory current consumption

Unless otherwise specified: VDD = 2.7 to 3.6V (VD1MD = 1), Vss = 0V, Ta = 25°C, FLCYC[2:0] = 0x4 (1 cycle),

CCLKGR[1:0] = 0x0 (gear ratio 1/1) Unit Item Symbol Condition Min. Тур. Max. When CPU runs with 8MHz, VD1MD = 1 Flash memory erasing current \*1 IFERS 7 14 mΑ Flash memory programming current \*2 When CPU runs with 8MHz, VD1MD = 1 7 14 IFPRG mΑ

\*1 This value is added to the current consumption during execution when the Flash memory is being erased in self-programming mode.
\*2 This value is added to the current consumption during execution when the Flash memory is being programmed in self-programming mode.

# 26 Basic External Connection Diagram




# 27 Package


## QFP23-240pin package

(Unit: mm)


(Unit: mm)



QFP21-216pin package



# VFBGA10H-240 package



Symbol	Dimens	ion in Mill	imeters
Symbol	Min	Min Nom	
D	-	10	-
E	-	10	-
Α	-	-	1.0
A1	-	0.23	-
е	-	0.5	-
b	0.26	-	0.36
х	Ι	-	0.08
у	-	-	0.1
ZD	-	0.5	-
Ze	-	0.5	-

# **Appendix A** List of I/O Registers

# Internal peripheral circuit area 1 (0x4000-0x43ff)

Peripheral	Address		Register name	Function
MISC registers (8-bit device)	0x4020	MISC_PSC	Prescaler Control Register	Enables the prescaler in debug mode.
UART	0x4100	UART_ST0	UART Ch.0 Status Register	Indicates transfer, buffer and error statuses.
(with IrDA)	0x4101	UART_TXD0	UART Ch.0 Transmit Data Register	Transmit data
Ch.0	0x4102	UART_RXD0	UART Ch.0 Receive Data Register	Receive data
(8-bit device)	0x4103	UART MOD0	UART Ch.0 Mode Register	Sets transfer data format.
	0x4104	UART_CTL0	UART Ch.0 Control Register	Controls data transfer.
	0x4105	UART_EXP0	UART Ch.0 Expansion Register	Sets IrDA mode.
	0x4106	UART_BR0	UART Ch.0 Baud Rate Register	Sets baud rate.
	0x4107	UART_FMD0	UART Ch.0 Fine Mode Register	Sets fine mode.
UART	0x4120	UART ST1	UART Ch.1 Status Register	Indicates transfer, buffer and error statuses.
(with IrDA)	0x4121	UART_TXD1	UART Ch.1 Transmit Data Register	Transmit data
Ch.1	0x4122	UART RXD1	UART Ch.1 Receive Data Register	Receive data
(8-bit device)	0x4123	UART_MOD1	UART Ch.1 Mode Register	Sets transfer data format.
	0x4124	UART_CTL1	UART Ch.1 Control Register	Controls data transfer.
	0x4125	UART_EXP1	UART Ch.1 Expansion Register	Sets IrDA mode.
	0x4126	UART_BR1	UART Ch.1 Baud Rate Register	Sets baud rate.
	0x4120	UART_FMD1	UART Ch.1 Fine Mode Register	Sets fine mode.
16-bit timer	0x4127 0x4200	T16_CLK0	T16 Ch.0 Count Clock Select Register	Selects a count clock.
Ch. 0	0x4200 0x4202	T16_CLK0	T16 Ch.0 Reload Data Register	Sets reload data.
(16-bit device)	0x4202 0x4204	T16 TC0	T16 Ch.0 Counter Data Register	Counter data
,	0x4204 0x4206		°	Sets the timer mode and starts/stops the time
		T16_CTL0	T16 Ch.0 Control Register	Controls the interrupt.
	0x4208	T16_INT0	T16 Ch.0 Interrupt Control Register	
16-bit timer Ch. 1	0x4220	T16_CLK1	T16 Ch.1 Count Clock Select Register	Selects a count clock.
(16-bit device)	0x4222	T16_TR1	T16 Ch.1 Reload Data Register	Sets reload data.
(	0x4224	T16_TC1	T16 Ch.1 Counter Data Register	Counter data
	0x4226	T16_CTL1	T16 Ch.1 Control Register	Sets the timer mode and starts/stops the time
10 1-11 1-1-1	0x4228	T16_INT1	T16 Ch.1 Interrupt Control Register	Controls the interrupt.
16-bit timer Ch. 2	0x4240	T16_CLK2	T16 Ch.2 Count Clock Select Register	Selects a count clock.
(16-bit device)	0x4242	T16_TR2	T16 Ch.2 Reload Data Register	Sets reload data.
(10 bit device)	0x4244	T16_TC2	T16 Ch.2 Counter Data Register	Counter data
	0x4246	T16_CTL2	T16 Ch.2 Control Register	Sets the timer mode and starts/stops the time
	0x4248	T16_INT2	T16 Ch.2 Interrupt Control Register	Controls the interrupt.
16-bit timer	0x4260	T16_CLK3	T16 Ch.3 Count Clock Select Register	Selects a count clock.
Ch. 3 (16-bit device)	0x4262	T16_TR3	T16 Ch.3 Reload Data Register	Sets reload data.
	0x4264	T16_TC3	T16 Ch.3 Counter Data Register	Counter data
	0x4266	T16_CTL3	T16 Ch.3 Control Register	Sets the timer mode and starts/stops the time
	0x4268	T16_INT3	T16 Ch.3 Interrupt Control Register	Controls the interrupt.
16-bit timer	0x4280	T16_CLK4	T16 Ch.4 Count Clock Select Register	Selects a count clock.
Ch. 4	0x4282	T16_TR4	T16 Ch.4 Reload Data Register	Sets reload data.
(16-bit device)	0x4284	T16_TC4	T16 Ch.4 Counter Data Register	Counter data
	0x4286	T16_CTL4	T16 Ch.4 Control Register	Sets the timer mode and starts/stops the time
	0x4288	T16_INT4	T16 Ch.4 Interrupt Control Register	Controls the interrupt.
Interrupt	0x4306	ITC_LV0	Interrupt Level Setup Register 0	Sets the P0 and P1 interrupt levels.
controller	0x4308	ITC_LV1	Interrupt Level Setup Register 1	Sets the SWT and CT interrupt levels.
(16-bit device)	0x430a	ITC_LV2	Interrupt Level Setup Register 2	Sets the T16A Ch.2 and SVD interrupt level
	0x430c	ITC_LV3	Interrupt Level Setup Register 3	Sets the LCD/SPI Ch.2 and T16A Ch.0 inte rupt levels.
	0x430e	ITC_LV4	Interrupt Level Setup Register 4	Sets the T16 Ch.0/4 and Ch.1 interrupt leve
	0x4310	ITC_LV5	Interrupt Level Setup Register 5	Sets the T16 Ch.2 and T16 Ch.3/T16A Ch.3 interrupt levels.
	0x4312	ITC_LV6	Interrupt Level Setup Register 6	Sets the UART Ch.0 and Ch.1 interrupt levels.
	0x4314	ITC_LV7	Interrupt Level Setup Register 7	Sets the SPI Ch.0 and I2CM interrupt levels
	0x4316	ITC_LV8	Interrupt Level Setup Register 8	Sets the REMC/SPI Ch.1 and T16A Ch.1 interrupt levels.
	0x4318	ITC_LV9	Interrupt Level Setup Register 9	Sets the ADC10 and RFC interrupt levels.
	0x431a	ITC_LV10	Interrupt Level Setup Register 10	Sets the P2 and P3 interrupt levels.
	0x431c	ITC_LV11	Interrupt Level Setup Register 11	Sets the I2CS interrupt level.

Peripheral	Address		Register name	Function
SPI Ch.0	0x4320	SPI_ST0	SPI Ch.0 Status Register	Indicates transfer and buffer statuses.
(16-bit device)	0x4322	SPI_TXD0	SPI Ch.0 Transmit Data Register	Transmit data
	0x4324	SPI_RXD0	SPI Ch.0 Receive Data Register	Receive data
	0x4326	SPI_CTL0	SPI Ch.0 Control Register	Sets the SPI mode and enables data transfer.
I <sup>2</sup> C master	0x4340	I2CM_EN	I <sup>2</sup> C Master Enable Register	Enables the I <sup>2</sup> C master module.
(16-bit device)	0x4342	I2CM_CTL	I <sup>2</sup> C Master Control Register	Controls the I <sup>2</sup> C master operation and
				indicates transfer status.
	0x4344	I2CM_DAT	I <sup>2</sup> C Master Data Register	Transmit/receive data
	0x4346	I2CM_ICTL	I <sup>2</sup> C Master Interrupt Control Register	Controls the I <sup>2</sup> C master interrupt.
I <sup>2</sup> C slave	0x4360	I2CS_TRNS	I <sup>2</sup> C Slave Transmit Data Register	I <sup>2</sup> C slave transmit data
(16-bit device)	0x4362	I2CS_RECV	I <sup>2</sup> C Slave Receive Data Register	I <sup>2</sup> C slave receive data
	0x4364	I2CS_SADRS	I <sup>2</sup> C Slave Address Setup Register	Sets the I <sup>2</sup> C slave address.
	0x4366	I2CS_CTL	I <sup>2</sup> C Slave Control Register	Controls the I <sup>2</sup> C slave module.
	0x4368	I2CS_STAT	I <sup>2</sup> C Slave Status Register	Indicates the I <sup>2</sup> C bus status.
	0x436a	I2CS_ASTAT	I <sup>2</sup> C Slave Access Status Register	Indicates the I <sup>2</sup> C slave access status.
	0x436c	I2CS_ICTL	I <sup>2</sup> C Slave Interrupt Control Register	Controls the I <sup>2</sup> C slave interrupt.
SPI Ch.1	0x4380	SPI_ST1	SPI Ch.1 Status Register	Indicates transfer and buffer statuses.
(16-bit device)	0x4382	SPI_TXD1	SPI Ch.1 Transmit Data Register	Transmit data
	0x4384	SPI_RXD1	SPI Ch.1 Receive Data Register	Receive data
	0x4386	SPI_CTL1	SPI Ch.1 Control Register	Sets the SPI mode and enables data transfer.
SPI Ch.2	0x43a0	SPI_ST2	SPI Ch.2 Status Register	Indicates transfer and buffer statuses.
(16-bit device)	0x43a2	SPI_TXD2	SPI Ch.2 Transmit Data Register	Transmit data
	0x43a4	SPI_RXD2	SPI Ch.2 Receive Data Register	Receive data
	0x43a6	SPI_CTL2	SPI Ch.2 Control Register	Sets the SPI mode and enables data transfer.

# Internal Peripheral Circuit Area 2 (0x5000-0x5fff)

Peripheral	Address		Register name	Function
Clock timer	0x5000	CT_CTL	Clock Timer Control Register	Resets and starts/stops the timer.
(8-bit device)	0x5001	CT_CNT	Clock Timer Counter Register	Counter data
	0x5002	CT_IMSK	Clock Timer Interrupt Mask Register	Enables/disables interrupt.
	0x5003	CT_IFLG	Clock Timer Interrupt Flag Register	Indicates/resets interrupt occurrence status.
Stopwatch	0x5020	SWT_CTL	Stopwatch Timer Control Register	Resets and starts/stops the timer.
timer	0x5021	SWT_BCNT	Stopwatch Timer BCD Counter Register	BCD counter data
(8-bit device)	0x5022	SWT_IMSK	Stopwatch Timer Interrupt Mask Register	Enables/disables interrupt.
	0x5023	SWT_IFLG	Stopwatch Timer Interrupt Flag Register	Indicates/resets interrupt occurrence status.
Watchdog timer	0x5040	WDT_CTL	Watchdog Timer Control Register	Resets and starts/stops the timer.
(8-bit device)	0x5041	WDT_ST	Watchdog Timer Status Register	Sets the timer mode and indicates NMI status.
Clock generator	0x5060	CLG_SRC	Clock Source Select Register	Selects the clock source.
(8-bit device)	0x5061	CLG_CTL	Oscillation Control Register	Controls oscillation.
	0x5063	LCD_CLK	LCD Clock Select Register	Selects the LCD clock.
(LCD, SVD,	0x5064	CLG_FOUTA	FOUTA Control Register	Controls FOUTA clock output.
T16A, UART)	0x5065	CLG_FOUTB	FOUTB Control Register	Controls FOUTB clock output.
	0x5066	SVD_CLK	SVD Clock Control Register	Selects the SVD operating clock.
	0x5067	RFC_CLK	RFC Clock Control Register	Selects the RFC operating clock.
	0x5068	T16A_CLK0	T16A Clock Control Register Ch.0	Controls the T16A Ch.0 clock.
	0x5069	T16A_CLK1	T16A Clock Control Register Ch.1	Controls the T16A Ch.1 clock.
	0x506a	T16A_CLK2	T16A Clock Control Register Ch.2	Controls the T16A Ch.2 clock.
	0x506b	T16A_CLK3	T16A Clock Control Register Ch.3	Controls the T16A Ch.3 clock.
	0x506c	UART_CLK0	UART Ch.0 Clock Control Register	Selects the baud rate generator clock.
	0x506d	UART_CLK1	UART Ch.1 Clock Control Register	Selects the baud rate generator clock.
	0x5080	CLG_PCLK	PCLK Control Register	Controls the PCLK supply.
	0x5081	CLG_CCLK	CCLK Control Register	Configures the CCLK division ratio.
LCD driver	0x50a0	LCD_DCTL	LCD Display Control Register	Controls the LCD display.
(8-bit device)	0x50a1	LCD_CADJ	LCD Contrast Adjustment Register	Controls the contrast.
	0x50a2	LCD_CCTL	LCD Clock Control Register	Controls the LCD drive duty.
	0x50a3	LCD_VREG	LCD Voltage Regulator Control Register	Controls the LCD drive voltage regulator.
	0x50a4	LCD_PWR	LCD Power Voltage Booster Control Register	Controls the LCD voltage booster.
	0x50a5	LCD_IMSK	LCD Interrupt Mask Register	Enables/disables interrupts.
	0x50a6	LCD_IFLG	LCD Interrupt Flag Register	Indicates/resets interrupt occurrence status.
SVD circuit	0x5100	SVD_EN	SVD Enable Register	Enables/disables the SVD operation.
(8-bit device)	0x5101	SVD_CMP	SVD Comparison Voltage Register	Sets the comparison voltage.
	0x5102	SVD_RSLT	SVD Detection Result Register	Voltage detection results
	0x5103	SVD_IMSK	SVD Interrupt Mask Register	Enables/disables interrupts.
	0x5104	SVD_IFLG	SVD Interrupt Flag Register	Indicates/resets interrupt occurrence status.
Power generator	0x5120	VD1_CTL	VD1 Control Register	Controls the VD1 voltage and heavy load protection mode.
(8-bit device)	0x5122	VD1_SEL	VD1 Select Register	Selects the VD1 regulator output level.

Peripheral	Address		Register name	Function					
P port &	0x5200	P0_IN	P0 Port Input Data Register	P0 port input data					
ort MUX	0x5201	P0_OUT	P0 Port Output Data Register	P0 port output data					
8-bit device)	0x5202	P0_OEN	P0 Port Output Enable Register	Enables P0 port outputs.					
	0x5203	P0_PU	P0 Port Pull-up Control Register	Controls the P0 port pull-up resistor.					
	0x5204	P0_SM	P0 Port Schmitt Trigger Control Register	Controls the P0 port Schmitt trigger input.					
	0x5205	P0_IMSK	P0 Port Interrupt Mask Register	Enables P0 port interrupts.					
	0x5206	P0_EDGE	P0 Port Interrupt Edge Select Register	Selects the signal edge for generating P0 port interrupts.					
	0x5207	P0_IFLG	P0 Port Interrupt Flag Register	Indicates/resets the P0 port interrupt occur- rence status.					
	0x5208	P0_CHAT	P0 Port Chattering Filter Control Register	Controls the P0 port chattering filter.					
	0x5209	P0_KRST	P0 Port Key-Entry Reset Configuration Register	Configures the P0 port key-entry reset function					
	0x520a	P0_IEN	P0 Port Input Enable Register	Enables P0 port inputs.					
	0x5210	P1_IN	P1 Port Input Data Register	P1 port input data					
	0x5211	P1_OUT	P1 Port Output Data Register	P1 port output data					
	0x5212	P1_OEN	P1 Port Output Enable Register	Enables P1 port outputs.					
	0x5213	P1_PU	P1 Port Pull-up Control Register	Controls the P1 port pull-up resistor.					
	0x5214	P1_SM	P1 Port Schmitt Trigger Control Register	Controls the P1 port Schmitt trigger input.					
	0x5215	P1_IMSK	P1 Port Interrupt Mask Register	Enables P1 port interrupts.					
	0x5216	P1_EDGE	P1 Port Interrupt Edge Select Register	Selects the signal edge for generating P1 port interrupts.					
	0x5217	P1_IFLG	P1 Port Interrupt Flag Register	Indicates/resets the P1 port interrupt occur- rence status.					
	0x5218	P1_CHAT	P1 Port Chattering Filter Control Register	Controls the P1 port chattering filter.					
	0x521a	P1_IEN	P1 Port Input Enable Register	Enables P1 port inputs.					
	0x5220	P2 IN	P2 Port Input Data Register	P2 port input data					
	0x5220	P2 OUT	P2 Port Output Data Register	P2 port output data					
			· · ·						
	0x5222	P2_OEN	P2 Output Enable Register	Enables P2 port outputs.					
	0x5223	P2_PU	P2 Port Pull-up Control Register	Controls the P2 port pull-up resistor.					
	0x5224	P2_SM	P2 Port Schmitt Trigger Control Register	Controls the P2 port Schmitt trigger input.					
	0x5225	P2_IMSK	P2 Port Interrupt Mask Register	Enables P2 port interrupts.					
	0x5226	P2_EDGE	P2 Port Interrupt Edge Select Register	Selects the signal edge for generating P2 port interrupts.					
	0x5227	P2_IFLG	P2 Port Interrupt Flag Register	Indicates/resets the P2 port interrupt occ rence status.					
	0x5228	P2_CHAT	P2 Port Chattering Filter Control Register	Controls the P2 port chattering filter.					
	0x522a	P2 IEN	P2 Port Input Enable Register	Enables P2 port inputs.					
	0x5230	P3_IN	P3 Port Input Data Register	P3 port input data					
	0x5231	P3_OUT	P3 Port Output Data Register	P3 port output data					
	0x5232	P3_OEN	P3 Port Output Enable Register	Enables P3 port outputs.					
	0x5233	P3_PU	P3 Port Pull-up Control Register	Controls the P3 port pull-up resistor.					
	0x5234	P3_SM	P3 Port Schmitt Trigger Control Register	Controls the P3 port Schmitt trigger input.					
	0x5235	P3_IMSK	P3 Port Interrupt Mask Register	Enables P3 port interrupts.					
	0x5236	P3_EDGE	P3 Port Interrupt Edge Select Register	Selects the signal edge for generating P3 port interrupts.					
	0x5237	P3_IFLG	P3 Port Interrupt Flag Register	Indicates/resets the P3 port interrupt occur- rence status.					
	0x5238	P3_CHAT	P3 Port Chattering Filter Control Register	Controls the P3 port chattering filter.					
	0x523a	P3_IEN	P3 Port Input Enable Register	Enables P3 port inputs.					
	0x5240	P4_IN	P4 Port Input Data Register	P4 port input data					
	0x5241	P4 OUT	P4 Port Output Data Register	P4 port output data					
	0x5242	P4 OEN	P4 Port Output Enable Register	Enables P4 port outputs.					
	0x5243	P4_PU	P4 Port Pull-up Control Register						
				Controls the P4 port pull-up resistor.					
	0x5244	P4_SM	P4 Port Schmitt Trigger Control Register	Controls the P4 port Schmitt trigger input.					
	0x524a	P4_IEN	P4 Port Input Enable Register	Enables P4 port inputs.					
	0x52a0	P00_03PMUX	P0[3:0] Port Function Select Register	Selects the P0[3:0] port functions.					
	0x52a1	P04_07PMUX	P0[7:4] Port Function Select Register	Selects the P0[7:4] port functions.					
	0x52a2	P10_13PMUX	P1[3:0] Port Function Select Register	Selects the P1[3:0] port functions.					
	0x52a3	P14_17PMUX	P1[7:4] Port Function Select Register	Selects the P1[7:4] port functions.					
C	0x52a4	P20_23PMUX	P2[3:0] Port Function Select Register	Selects the P2[3:0] port functions.					
			P2[7:4] Port Function Select Register	Selects the P2[7:4] port functions.					
	0x52a5	P24 2/PIVIUX							
	0x52a5 0x52a6	P24_27PMUX P30_33PMUX							
	0x52a5 0x52a6 0x52a7	P24_27PMUX P30_33PMUX P34_37PMUX	P3[3:0] Port Function Select Register P3[7:4] Port Function Select Register	Selects the P3[3:0] port functions. Selects the P3[7:4] port functions.					

Peripheral	Address		Register name	Function		
MISC registers	0x5320	MISC_FL	FLASHC/SRAMC Control Register	Sets FLASHC/SRAMC access condition.		
(16-bit device)	0x5322	MISC_OSC1	OSC1 Peripheral Control Register	Selects the OSC1 peripheral operation in debug mode.		
	0x5324	MISC_PROT	MISC Protect Register	Enables writing to the MISC registers.		
	0x5326	MISC_IRAMSZ	IRAM Size Select Register	Selects the IRAM size.		
	0x5328	MISC_TTBRL	Vector Table Address Low Register	Sets vector table address.		
	0x532a	MISC_TTBRH	Vector Table Address High Register			
	0x532c	MISC_PSR	PSR Register	Indicates the S1C17 Core PSR values.		
R remote	0x5340	REMC_CFG	REMC Configuration Register	Controls the clock and data transfer.		
controller	0x5342	REMC_CAR	REMC Carrier Length Setup Register	Sets the carrier H/L section lengths.		
(16-bit device)	0x5344	REMC_LCNT	REMC Length Counter Register	Sets the transmit/receive data length.		
· · · ·	0x5344 0x5346	REMC_INT	REMC Interrupt Control Register	Controls interrupts.		
A/D converter	0x5340			A/D converted data		
(16-bit device)		ADC10_ADD	A/D Conversion Result Register	Sets start/end channels and conversion mod		
	0x5382 0x5384	ADC10_TRG ADC10_CTL	A/D Trigger/Channel Select Register A/D Control/Status Register	Controls A/D converter and indicates conversion modes sign status.		
	0x5386	ADC10_CLK	A/D Clock Control Register	Controls A/D converter clock.		
R/F converter	0x53a0	RFC_CTL	RFC Control Register	Controls R/F converter.		
(16-bit device)	0x53a0 0x53a2	RFC_TRG		Controls oscillations.		
			RFC Oscillation Trigger Register RFC Measurement Counter Low Register			
	0x53a4	RFC_MCL	,	Measurement counter data		
	0x53a6	RFC_MCH	RFC Measurement Counter High Register			
	0x53a8	RFC_TCL	RFC Time Base Counter Low Register	Time base counter data		
	0x53aa	RFC_TCH	RFC Time Base Counter High Register			
	0x53ac	RFC_IMSK	RFC Interrupt Mask Register	Enables/disables interrupts.		
	0x53ae	RFC_IFLG	RFC Interrupt Flag Register	Indicates/resets interrupt occurrence status		
16-bit PWM	0x5400	T16A_CTL0	T16A Counter Ch.0 Control Register	Controls the counter.		
imer Ch.0	0x5402	T16A_TC0	T16A Counter Ch.0 Data Register	Counter data		
(16-bit device)	0x5404	T16A_CCCTL0	T16A Comparator/Capture Ch.0 Control Register	Controls the comparator/capture block and TOUT.		
	0x5406	T16A_CCA0	T16A Compare/Capture Ch.0 A Data Register	Compare A/capture A data		
	0x5408	T16A_CCB0	T16A Compare/Capture Ch.0 B Data Register	Compare B/capture B data		
	0x540a	T16A_IEN0	T16A Compare/Capture Ch.0 Interrupt Enable Register	Enables/disables interrupts.		
	0x540c	T16A_IFLG0	T16A Compare/Capture Ch.0 Interrupt Flag Register	Displays/sets interrupt occurrence status.		
16-bit PWM	0x5420	T16A_CTL1	T16A Counter Ch.1 Control Register	Controls the counter.		
timer Ch.1	0x5422	T16A_TC1	T16A Counter Ch.1 Data Register	Counter data		
(16-bit device)	0x5424	T16A_CCCTL1	T16A Comparator/Capture Ch.1 Control Register	Controls the comparator/capture block and TOUT.		
	0x5426	T16A_CCA1	T16A Compare/Capture Ch.1 A Data Register	Compare A/capture A data		
	0x5428	T16A_CCB1	T16A Compare/Capture Ch.1 B Data Register	Compare B/capture B data		
	0x542a	T16A_IEN1	T16A Compare/Capture Ch.1 Interrupt Enable Register	Enables/disables interrupts.		
	0x542c	T16A_IFLG1	T16A Compare/Capture Ch.1 Interrupt Flag Register	Displays/sets interrupt occurrence status.		
16-bit PWM	0x5440	T16A_CTL2	T16A Counter Ch.2 Control Register	Controls the counter.		
timer Ch.2	0x5442	T16A_TC2	T16A Counter Ch.2 Data Register	Counter data		
(16-bit device)	0x5444	T16A_CCCTL2	T16A Comparator/Capture Ch.2 Control Register	Controls the comparator/capture block and TOUT.		
	0x5446	T16A_CCA2	T16A Compare/Capture Ch.2 A Data Register	Compare A/capture A data		
	0x5448	T16A_CCB2	T16A Compare/Capture Ch.2 B Data Register	Compare B/capture B data		
	0x544a	T16A_IEN2	T16A Compare/Capture Ch.2 Interrupt Enable Register	Enables/disables interrupts.		
	0x544c	T16A_IFLG2	T16A Compare/Capture Ch.2 Interrupt Flag Register	Displays/sets interrupt occurrence status.		
16-bit PWM	0x5460	T16A_CTL3	T16A Counter Ch.3 Control Register	Controls the counter.		
timer Ch.3	0x5462	T16A_TC3	T16A Counter Ch.3 Data Register	Counter data		
(16-bit device)	0x5464	T16A_CCCTL3	T16A Comparator/Capture Ch.3 Control Register	Controls the comparator/capture block and TOUT.		
	0x5466	T16A_CCA3	T16A Compare/Capture Ch.3 A Data Register	Compare A/capture A data		
	0x5468	T16A_CCB3	T16A Compare/Capture Ch.3 B Data Register	Compare B/capture B data		
	0x546a	T16A_IEN3	T16A Compare/Capture Ch.3 Interrupt Enable Register	Enables/disables interrupts.		
	0x546c	T16A_IFLG3	T16A Compare/Capture Ch.3 Interrupt Flag Register	Displays/sets interrupt occurrence status.		

## Core I/O Reserved Area (0xffff84–0xffffd0)

Peripheral	Address		Register name	Function
S1C17 Core I/O	0xffff84	IDIR	Processor ID Register	Indicates the processor ID.
	0xffff90	DBRAM	Debug RAM Base Register	Indicates the debug RAM base address.
	0xffffa0	DCR	Debug Control Register	Controls debugging.
	0xfffb4	IBAR1	Instruction Break Address Register 1	Sets Instruction break address #1.
	0xfffb8	IBAR2	Instruction Break Address Register 2	Sets Instruction break address #2.
	0xfffbc	IBAR3	Instruction Break Address Register 3	Sets Instruction break address #3.
	0xffffd0	IBAR4	Instruction Break Address Register 4	Sets Instruction break address #4.

**Note**: Addresses marked as "Reserved" or unused peripheral circuit areas not marked in the table must not be accessed by application programs.

# 0x4100-0x4107, 0x506c

# UART (with IrDA) Ch.0

Register name	Address	Bit	Name	Function		Set	tin	n	Init.	R/W	Remarks
								<u> </u>			
UART Ch.0	0x4100	D7	TRED	End of transmission flag		Completed		Not completed			Reset by writing 1.
Status Register (UART ST0)	(8 bits)	D6	FER	Framing error flag		Error		Normal	0	R/W	
(UARI_510)		D5	PER	Parity error flag	<u> </u>	Error	0	Normal	0	R/W	
		D4	OER	Overrun error flag		Error	0	Normal	0	R/W	
		D3	RD2B	Second byte receive flag		Ready	0	Empty	0	R	0.16
		D2	TRBS RDRY	Transmit busy flag	_	Busy	-	Idle	0	R	Shift register status
		D1		Receive data ready flag		Ready	0	Empty	0	R	
		D0	TDBE	Transmit data buffer empty flag	1	Empty	_	Not empty	1	R	
UART Ch.0	0x4101	D7–0	TXD[7:0]	Transmit data		0x0 to 0	xff	(0x7f)	0x0	R/W	
Transmit Data	(8 bits)			TXD7(6) = MSB							
Register (UART_TXD0)				TXD0 = LSB							
								(a = 0			
UART Ch.0	0x4102	D7–0	RXD[7:0]	Receive data in the receive data		0x0 to 0	xtt	(0x7t)	0x0	R	Older data in the buf-
Receive Data	(8 bits)			buffer							fer is read out first.
Register (UART RXD0)				RXD7(6) = MSB RXD0 = LSB							
	04100	<b>D7 5</b>	<u> </u>								
UART Ch.0	0x4103	D7-5	- CHLN	reserved		- 0 hite	-	7 hite	-	- DA4	0 when being read.
Mode Register (UART_MOD0)	(8 bits)	D4	PREN	Character length select		8 bits		7 bits No parity	0	R/W R/W	
		D3 D2	PREN	Parity enable	_	With parity	-		0	R/W	
		D2 D1	STPB	Parity mode select		Odd 2 bits		Even 1 bit	0	R/W	
			SIPB	Stop bit select	-	2 DIts	0	I DIT		R/W	
		D0	-	reserved		-	-		_	-	0 when being read.
UART Ch.0	0x4104	D7	TEIEN	End of transmission int. enable	_	Enable		Disable	0	R/W	
Control Register	(8 bits)	D6	REIEN	Receive error int. enable	L	Enable	0	Disable	0	R/W	
(UART_CTL0)		D5	RIEN	Receive buffer full int. enable		Enable	0	Disable	0	R/W	
		D4	TIEN	Transmit buffer empty int. enable	1	Enable	_	Disable	0	R/W	
		D3–2	-	reserved			-		-	-	0 when being read.
		D1	RBFI	Receive buffer full int. condition setup		2 bytes		1 byte	0	R/W	
		D0	RXEN	UART enable	1	Enable	0	Disable	0	R/W	
UART Ch.0	0x4105	D7–1	-	reserved		-	-		-	-	0 when being read.
Expansion	(8 bits)	D0	IRMD	IrDA mode select	1	On	0	Off	0	R/W	
Register											
(UART_EXP0)			1								
UART Ch.0	0x4106	D7–0	BR[7:0]	Baud rate setting		0x0 t	o 0	xff	0x0	R/W	
Baud Rate	(8 bits)										
Register											
(UART_BR0)			ļ								
UART Ch.0 Fine Mode	0x4107	D7-4	-	reserved			-		-	-	0 when being read.
Register	(8 bits)	D3–0	FMD[3:0]	Fine mode setup		0x0 t	00	IXT	0x0	R/W	Set a number of times
(UART FMD0)											to insert delay into a 16-underflow period.
UART Ch.0	0x506c	D7–6	I	l reconved						   _	
Clock Control	(8 bits)	D7-6 D5-4	- Clkdiv	reserved Clock division ratio select		LKDIV[1:0]	-   г	vision ratio	- 0x0	– R/W	0 when being read. When the clock
Register	(o bits)	D0-4	[1:0]	CIOCK UNISION TALIO SEIECL	$\vdash$	0x3	⊢└	1/8	0.00		source is IOSC or
(UART_CLK0)			[1.0]			0x3 0x2		1/6			OSC3
						0x2		1/2			
						0x0		1/1			
		D3–2	CLKSRC	Clock source select	С	LKSRC[1:0]	c	lock source	0x0	R/W	
			[1:0]		Ē	0x3	-	xternal clock			
			_			0x2		OSC3			
						0x1		OSC1			
						0x0		IOSC			
	[	D1	-	reserved		-			-	-	0 when being read.
		D0	CLKEN	Count clock enable	1	Enable	0	Disable	0	R/W	

# 0x4120–0x4127, 0x506d

# UART (with IrDA) Ch.1

Register name	Address	Bit	Name	Function		Set	tin	9	Init.	R/W	Remarks
UART Ch.1	0x4120	D7	TRED	End of transmission flag	1	Completed	0	Not completed	0	R/W	Reset by writing 1.
Status Register	(8 bits)	D6	FER	Framing error flag		Error	<u> </u>	Normal	0	R/W	rieser by writing 1.
(UART ST1)	(0 510)	 D5	PER	Parity error flag		Error	· ·	Normal	0	R/W	
(0/111_011)		 D4	OER	Overrun error flag	<u> </u>	Error	-	Normal	0	R/W	
		D4 D3	RD2B	Second byte receive flag		Ready		Empty	0	R	
		D2	TRBS	Transmit busy flag		Busy	· ·	Idle	0	R	Shift register status
		D1	RDRY	Receive data ready flag		Ready	_	Empty	0	R	
		D0	TDBE	Transmit data buffer empty flag		Empty		Not empty	1	R	
UART Ch.1	04101	-		1,7,0	<u> </u>		_				
Transmit Data	0x4121	D7–0	TXD[7:0]	Transmit data		0x0 to 0	XII	(UX7f)	0x0	R/W	
Register	(8 bits)			TXD7(6) = MSB TXD0 = LSB							
(UART_TXD1)				TADU = LSB							
	04400	D7 0	DYD[7.0]	Descrive data in the second state		00.4-0		(075)	0.0		
UART Ch.1 Receive Data	0x4122 (8 bits)	D7–0	RXD[7:0]	Receive data in the receive data buffer		0x0 to 0	хп	(UX71)	0x0	R	Older data in the buf- fer is read out first.
Register	(o bits)										ier is read out first.
(UART RXD1)				RXD7(6) = MSB RXD0 = LSB							
UART Ch.1	0x4123	D7–5	1		<u> </u>				L	l	0 when being ro!
	(8 bits)	D7-5 D4	-	reserved		-	-	7 bits	-	-	0 when being read.
Mode Register (UART_MOD1)	(o uiis)			Character length select		8 bits	-		-	R/W	
(UARI_WODI)		D3	PREN	Parity enable		With parity		No parity	0	R/W	
		D2	PMD	Parity mode select	1	Odd		Even	0	R/W	
		D1	STPB	Stop bit select	1	2 bits	0	1 bit	0	R/W	
		D0	-	reserved		-	-		-	-	0 when being read.
UART Ch.1	0x4124	D7	TEIEN	End of transmission int. enable		Enable		Disable	0	R/W	
Control Register	(8 bits)	D6	REIEN	Receive error int. enable	1	Enable	0	Disable	0	R/W	
(UART_CTL1)		D5	RIEN	Receive buffer full int. enable		Enable	_	Disable	0	R/W	
		D4	TIEN	Transmit buffer empty int. enable	1	Enable	0	Disable	0	R/W	
		D3–2	-	reserved		-	-		-	-	0 when being read.
		D1	RBFI	Receive buffer full int. condition setup		2 bytes	_	1 byte	0	R/W	
		D0	RXEN	UART enable	1	Enable	0	Disable	0	R/W	
UART Ch.1	0x4125	D7–1	-	reserved		-	-		-	-	0 when being read.
Expansion	(8 bits)	D0	IRMD	IrDA mode select	1	On	0	Off	0	R/W	
Register											
(UART_EXP1)											
UART Ch.1	0x4126	D7–0	BR[7:0]	Baud rate setting		0x0 t	o 0	xff	0x0	R/W	
Baud Rate	(8 bits)										
Register											
(UART_BR1)											
UART Ch.1	0x4127	D7–4	-	reserved		-	-		-	-	0 when being read.
Fine Mode	(8 bits)	D3–0	FMD[3:0]	Fine mode setup		0x0 1	to C	)xf	0x0	R/W	Set a number of times
Register											to insert delay into a
(UART_FMD1)											16-underflow period.
UART Ch.1	0x506d	D7-6	-	reserved			-		-	-	0 when being read.
Clock Control	(8 bits)	D5–4	CLKDIV	Clock division ratio select		CLKDIV[1:0]		ivision ratio	0x0	R/W	When the clock
Register			[1:0]			0x3		1/8			source is IOSC or
(UART_CLK1)						0x2		1/4			OSC3
						0x1 0x0		1/2 1/1			
		D3-2	CLKSRC	Clock source select				1/1 lock source	0x0	R/W	
		D3-2	[1:0]	CIOCK SOURCE SELECT	۲Ľ	0x3	-	xternal clock			
			[0]			0x3 0x2		OSC3			
						0x2 0x1		OSC3 OSC1			
						0x1 0x0		IOSC			
		D1	_	reserved	-	0.00	_	1000	_	-	0 when being read.
		 D0	CLKEN	Count clock enable	1	Enable	0	Disable	0	R/W	son boing road.
		20	JUNEIN		<u>''</u>		10	Disable		11/11	1

## 0x4200-0x4208

## 16-bit Timer Ch.0

Register name	Address	Bit	Name	Function		Set	ttin	g	Init.	R/W	Remarks
T16 Ch.0 Count	0x4200	D15–4	-	reserved	Γ		-		-	-	0 when being read.
Clock Select	(16 bits)	D3–0	DF[3:0]	Count clock division ratio select		DF[3:0]	D	ivision ratio	0x0	R/W	Source clock = PCLK
Register						0xf		reserved			
(T16_CLK0)						0xe		1/16384			
						0xd		1/8192			
						0xc 0xb		1/4096			
						0xb 0xa		1/2048 1/1024			
						0xa 0x9		1/512			
						0x8		1/256			
						0x7		1/128			
						0x6		1/64			
						0x5		1/32			
						0x4		1/16			
						0x3		1/8			
						0x2		1/4			
						0x1 0x0		1/2 1/1			
T16 Ch.0	0x4202	D15 0	TDIACOL	Reload data	<u> </u>		- 0			R/W	
Reload Data	(16 bits)	D15–0	TR[15:0]	TR15 = MSB		0x0 to	0 02	XIIII	0x0	H/W	
Register	(10 bits)			TR0 = LSB							
(T16_TR0)				I RU = LSB							
T16 Ch.0	0x4204	D15_0	TC[15:0]	Counter data	┢	0x0 to	~ ^ ^	vffff	0xffff	B	
Counter Data	(16 bits)	D13-0	10[13.0]	TC15 = MSB		0.00 1	0 0.				
Register	(10 bits)			TC0 = LSB							
(T16_TC0)											
T16 Ch.0	0x4206	D15–5	-	reserved	Γ		-		-	-	Do not write 1.
Control Register	(16 bits)	D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
(T16_CTL0)		D3–2	-	reserved			-		-	-	0 when being read.
		D1	PRESER	Timer reset	1	Reset	0	Ignored	0	W	
		D0	PRUN	Timer run/stop control	1	Run	0	Stop	0	R/W	
T16 Ch.0	0x4208	D15–9	-	reserved			-		-	-	0 when being read.
Interrupt	(16 bits)	D8	T16IE	T16 interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D7–1	-	reserved			-		-	-	0 when being read.
(T16_INT0)		D0	T16IF	T16 interrupt flag	1	Cause of interrupt occurred	0	Cause of interrupt not occurred	0	R/W	Reset by writing 1.

# 0x4220-0x4228

# 16-bit Timer Ch.1

Register name	Address	Bit	Name	Function	Se	etting	Init.	R/W	Remarks
T16 Ch.1 Count	0x4220	D15–4	-	reserved		_	-	-	0 when being read.
Clock Select	(16 bits)	D3–0	DF[3:0]	Count clock division ratio select	DF[3:0]	Division ratio	0x0	R/W	Source clock = PCLK
Register					0xf	reserved			
(T16_CLK1)					0xe	1/16384			
					0xd	1/8192			
					0xc	1/4096			
					0xb	1/2048			
					0xa	1/1024			
					0x9	1/512			
					0x8	1/256			
					0x7	1/128			
					0x6 0x5	1/64 1/32			
					0x5 0x4	1/32			
					0x4 0x3	1/8			
					0x3	1/4			
					0x1	1/4			
					0x0	1/1			
T16 Ch.1	0x4222	D15–0	TR[15:0]	Reload data	0x0	to 0xffff	0x0	R/W	
Reload Data	(16 bits)			TR15 = MSB					
Register	` ´			TR0 = LSB					
(T16_TR1)									
T16 Ch.1	0x4224	D15–0	TC[15:0]	Counter data	0x0	to 0xffff	0xffff	R	
Counter Data	(16 bits)			TC15 = MSB					
Register	· /			TC0 = LSB					
(T16_TC1)									
T16 Ch.1	0x4226	D15–5	-	reserved		-	-	-	Do not write 1.
Control Register	(16 bits)	D4	TRMD	Count mode select	1 One shot	0 Repeat	0	R/W	
(T16_CTL1)		D3–2	-	reserved		-	-	-	0 when being read.
		D1	PRESER	Timer reset	1 Reset	0 Ignored	0	W	
		D0	PRUN	Timer run/stop control	1 Run	0 Stop	0	R/W	

Register name	Address	Bit	Name	Function		Setting			Init.	R/W	Remarks
T16 Ch.1	0x4228	D15–9	-	reserved	_			-	-	0 when being read.	
Interrupt	(16 bits)	D8	T16IE	T16 interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D7–1	-	reserved		-	_		-	-	0 when being read.
(T16_INT1)		D0	T16IF	T16 interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
						interrupt		interrupt not			
						occurred		occurred			

# 0x4240-0x4248

# 16-bit Timer Ch.2

Register name	Address	Bit	Name	Function		Setting	Init.	R/W	Remarks
T16 Ch.2 Count	0x4240	D15-4	-	reserved		_	-	- 1	0 when being read.
T16 Ch.2 Count Clock Select Register (T16_CLK2)	<b>0x4240</b> (16 bits)	D15-4 D3-0	– DF[3:0]	reserved Count clock division ratio select	DF[3:0] Oxf Oxc Oxd Oxc Oxb Oxa Ox8 Ox7 Ox6 Ox5 Ox4 Ox2 Ox2	- Division ratio reserved 1/16384 1/8192 1/4096 1/2048 1/1024 1/512 1/256 1/128 1/64 1/32 1/16 1/8 1/4	0x0		0 when being read. Source clock = PCLK
					0x1 0x0	1/2 1/1			
T16 Ch.2 Reload Data Register (T16_TR2)	0x4242 (16 bits)	D15–0	TR[15:0]	Reload data TR15 = MSB TR0 = LSB	0×	0 to 0xffff	0x0	R/W	
T16 Ch.2 Counter Data Register (T16_TC2)	0x4244 (16 bits)	D15–0	TC[15:0]	Counter data TC15 = MSB TC0 = LSB	0>	0 to 0xffff	0xffff	R	
T16 Ch.2	0x4246	D15–5	-	reserved		_	-	-	Do not write 1.
Control Register	(16 bits)	D4	TRMD	Count mode select	1 One shot	0 Repeat	0	R/W	
(T16_CTL2)		D3–2	-	reserved		-	-	-	0 when being read.
		D1	PRESER	Timer reset	1 Reset	0 Ignored	0	W	
		D0	PRUN	Timer run/stop control	1 Run	0 Stop	0	R/W	
T16 Ch.2	0x4248	D15–9	-	reserved		-	-	-	0 when being read.
Interrupt	(16 bits)	D8	T16IE	T16 interrupt enable	1 Enable	0 Disable	0	R/W	
Control Register		D7–1	-	reserved		-	-	-	0 when being read.
(T16_INT2)		D0	T16IF	T16 interrupt flag	1 Cause of interrupt occurred	0 Cause of interrupt not occurred	0	R/W	Reset by writing 1.

# 0x4260-0x4268

# 16-bit Timer Ch.3

Register name	Address	Bit	Name	Function	Se	etting	Init.	R/W	Remarks
T16 Ch.3 Count	0x4260	D15–4	-	reserved		-	-	-	0 when being read.
Clock Select	(16 bits)	D3–0	DF[3:0]	Count clock division ratio select	DF[3:0]	Division ratio	0x0	R/W	Source clock = PCLK
Register					0xf	reserved			
(T16_CLK3)					0xe	1/16384			
					0xd	1/8192			
					0xc	1/4096			
					0xb	1/2048			
					0xa	1/1024			
					0x9	1/512			
					0x8	1/256			
					0x7	1/128			
					0x6	1/64			
					0x5	1/32			
					0x4	1/16			
					0x3	1/8			
					0x2	1/4			
					0x1	1/2			
					0x0	1/1			
T16 Ch.3	0x4262	D15–0	TR[15:0]	Reload data	0x0	to 0xffff	0x0	R/W	
Reload Data	(16 bits)			TR15 = MSB					
Register				TR0 = LSB					
(T16_TR3)									
T16 Ch.3	0x4264	D15-0	TC[15:0]	Counter data	0x0	to 0xffff	0xffff	R	
Counter Data	(16 bits)		· ·	TC15 = MSB					
Register	, ,			TC0 = LSB					
(T16_TC3)									

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
T16 Ch.3	0x4266	D15–5	-	reserved		_				-	Do not write 1.
Control Register	(16 bits)	D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
(T16_CTL3)		D3–2	-	reserved		-	-		-	-	0 when being read.
		D1	PRESER	Timer reset	1	Reset	0	Ignored	0	W	
		D0	PRUN	Timer run/stop control	1	Run	0	Stop	0	R/W	
T16 Ch.3	0x4268	D15–9	-	reserved		-	-		-	-	0 when being read.
Interrupt	(16 bits)	D8	T16IE	T16 interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D7–1	-	reserved		-	-		-	-	0 when being read.
(T16_INT3)		D0	T16IF	T16 interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
						interrupt		interrupt not			
						occurred		occurred			

## 0x4280-0x4288

# 16-bit Timer Ch.4

Register name	Address	Bit	Name	Function		Set	ttin	g	Init.	R/W	Remarks
T16 Ch.4 Count	0x4280	D15–4	-	reserved			-		-	-	0 when being read.
Clock Select	(16 bits)	D3–0	DF[3:0]	Count clock division ratio select		DF[3:0]	D	ivision ratio	0x0	R/W	Source clock = PCLK
Register						0xf		reserved			
(T16_CLK4)						0xe		1/16384			
						0xd		1/8192			
						0xc		1/4096			
						0xb 0xa		1/2048 1/1024			
						0xa 0x9		1/1024			
						0x9 0x8		1/256			
						0x0 0x7		1/128			
						0x6		1/64			
						0x5		1/32			
						0x4		1/16			
						0x3		1/8			
						0x2		1/4			
						0x1		1/2			
						0x0		1/1			
T16 Ch.4	0x4282	D15–0	TR[15:0]	Reload data		0x0 t	o 0	xffff	0x0	R/W	
Reload Data	(16 bits)			TR15 = MSB							
Register				TR0 = LSB							
(T16_TR4)											
T16 Ch.4	0x4284	D15–0	TC[15:0]	Counter data		0x0 t	o 0	xffff	0xffff	R	
Counter Data	(16 bits)			TC15 = MSB							
Register				TC0 = LSB							
(T16_TC4)											
T16 Ch.4	0x4286	D15–5	-	reserved		r	-	1	-		Do not write 1.
Control Register	(16 bits)	D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
(T16_CTL4)		D3–2	-	reserved			-		-		0 when being read.
		D1	PRESER	Timer reset		Reset	0		0	W	
		D0	PRUN	Timer run/stop control	1	Run	0	Stop	0	R/W	
T16 Ch.4	0x4288	D15–9	-	reserved			-		-	-	0 when being read.
Interrupt	(16 bits)	D8	T16IE	T16 interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D7–1	-	reserved			-		-	-	0 when being read.
(T16_INT4)		D0	T16IF	T16 interrupt flag		Cause of interrupt occurred	0	Cause of interrupt not occurred	0	R/W	Reset by writing 1.

# 0x4306-0x431c

# Interrupt Controller

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x4306	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 0	(16 bits)	D10-8	ILV1[2:0]	P1 interrupt level	0 to 7	0x0	R/W	
(ITC_LV0)		D7–3	-	reserved	-	-	-	0 when being read.
		D20	ILV0[2:0]	P0 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x4308	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 1	(16 bits)	D10-8	ILV3[2:0]	CT interrupt level	0 to 7	0x0	R/W	
(ITC_LV1)		D7–3	-	reserved	_	-	-	0 when being read.
		D2–0	ILV2[2:0]	SWT interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x430a	D15-11	_	reserved	-	-	-	0 when being read.
Setup Register 2	(16 bits)	D10-8	ILV5[2:0]	SVD interrupt level	0 to 7	0x0	R/W	
(ITC_LV2)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV4[2:0]	T16A Ch.2 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x430c	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 3	(16 bits)	D10-8	ILV7[2:0]	T16A Ch.0 interrupt level	0 to 7	0x0	R/W	-
(ITC_LV3)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV6[2:0]	LCD/SPI Ch.2 interrupt level	0 to 7	0x0	R/W	

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x430e	D15-11	-	reserved	_	-	_	0 when being read.
Setup Register 4	(16 bits)	D10-8	ILV9[2:0]	T16 Ch.1 interrupt level	0 to 7	0x0	R/W	Ť
(ITC_LV4)		D7–3	-	reserved	_	-	-	0 when being read.
		D2-0	ILV8[2:0]	T16 Ch.0 & Ch.4 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x4310	D15–11	-	reserved	_	-	-	0 when being read.
Setup Register 5 (ITC_LV5)	(16 bits)	D10–8	ILV11[2:0]	T16 Ch.3/T16A Ch.3 interrupt level	0 to 7	0x0	R/W	
		D7–3	-	reserved	-	-	-	0 when being read.
		D2-0	ILV10[2:0]	T16 Ch.2 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x4312	D15-11	-	reserved	_	-	-	0 when being read.
Setup Register 6	(16 bits)	D10-8	ILV13[2:0]	UART Ch.1 interrupt level	0 to 7	0x0	R/W	-
(ITC_LV6)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV12[2:0]	UART Ch.0 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x4314	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 7	(16 bits)	D10-8	ILV15[2:0]	I2CM interrupt level	0 to 7	0x0	R/W	
(ITC_LV7)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV14[2:0]	SPI Ch.0 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x4316	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register 8	(16 bits)	D10-8	ILV17[2:0]	T16A Ch.1 interrupt level	0 to 7	0x0	R/W	
(ITC_LV8)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV16[2:0]	REMC/SPI Ch.1 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x4318	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register 9	(16 bits)	D10-8	ILV19[2:0]	RFC interrupt level	0 to 7	0x0	R/W	
(ITC_LV9)		D7–3	-	reserved	-	-		0 when being read.
		D2–0	ILV18[2:0]	ADC10 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x431a	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register	(16 bits)	D10–8	ILV21[2:0]	P3 interrupt level	0 to 7	0x0	R/W	
10		D7–3	-	reserved	_	-		0 when being read.
(ITC_LV10)		D2–0	ILV20[2:0]	P2 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x431c	D15–3	-	reserved	-	-	-	0 when being read.
Setup Register 11	(16 bits)							-
(ITC_LV11)		D2–0	ILV22[2:0]	I2CS interrupt level	0 to 7	0x0	R/W	

# 0x4320-0x4326

# SPI Ch.0

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
SPI Ch.0	0x4320	D15–3	-	reserved		-	-		-	-	0 when being read.
Status Register	(16 bits)	D2	SPBSY	Transfer busy flag (master)	1	Busy	0	Idle	0	R	
(SPI_ST0)				ss signal low flag (slave)	1	ss = L	0	ss = H			
		D1	SPRBF	Receive data buffer full flag	1	Full	0	Not full	0	R	
		D0	SPTBE	Transmit data buffer empty flag	1	Empty	0	Not empty	1	R	
SPI Ch.0	0x4322	D15-8	-	reserved		-	-		-	-	0 when being read.
Transmit Data	(16 bits)	D7–0	SPTDB[7:0]	SPI transmit data buffer		0x0 t	o 0	xff	0x0	R/W	
Register				SPTDB7 = MSB							
(SPI_TXD0)				SPTDB0 = LSB							
SPI Ch.0	0x4324	D15–8	-	reserved		-	-		-	-	0 when being read.
Receive Data	(16 bits)	D7–0	SPRDB[7:0]	SPI receive data buffer		0x0 t	o 0	xff	0x0	R	
Register				SPRDB7 = MSB							
(SPI_RXD0)				SPRDB0 = LSB							
SPI Ch.0	0x4326	D15–10	-	reserved		-	-		-	-	0 when being read.
Control Register	(16 bits)	D9	MCLK	SPI clock source select	1	T16 Ch.2	0	PCLK/4	0	R/W	
(SPI_CTL0)		D8	MLSB	LSB/MSB first mode select	1	LSB	0	MSB	0	R/W	
		D7–6	-	reserved		-	-		-	-	0 when being read.
		D5	SPRIE	Receive data buffer full int. enable	1	Enable	0	Disable	0	R/W	
		D4	SPTIE	Transmit data buffer empty int. enable	1	Enable	0	Disable	0	R/W	
		D3	СРНА	Clock phase select	1	Data out	_	Data in	0	R/W	These bits must be
		D2	CPOL	Clock polarity select	1	Active L	0	Active H	0		set before setting
		D1	MSSL	Master/slave mode select	1	Master	0	Slave	0	R/W	SPEN to 1.
		D0	SPEN	SPI enable	1	Enable	0	Disable	0	R/W	

# 0x4340-0x4346

# I<sup>2</sup>C Master

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I <sup>2</sup> C Master	0x4340	D15–1	-	reserved	-	-	-	0 when being read.
Enable Register	(16 bits)							
(I2CM_EN)		D0	I2CMEN	I <sup>2</sup> C master enable	1 Enable 0 Disable	0	R/W	

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
I <sup>2</sup> C Master	0x4342	D15-10	-	reserved		-	-		-	-	0 when being read.
Control Register	(16 bits)	D9	RBUSY	Receive busy flag	1	Busy	0	Idle	0	R	
(I2CM_CTL)		D8	TBUSY	Transmit busy flag	1	Busy	0	Idle	0	R	
		D7–5	-	reserved		-	-		-	-	0 when being read.
		D4	NSERM	Noise remove on/off	1	On	0	Off	0	R/W	
		D3–2	-	reserved		-	-		-	-	0 when being read.
		D1	STP	Stop control	1	Stop	0	Ignored	0	R/W	
		D0	STRT	Start control	1	Start	0	Ignored	0	R/W	
I <sup>2</sup> C Master	0x4344	D15-12	-	reserved		-	-		-	-	0 when being read.
Data Register	(16 bits)	D11	RBRDY	Receive buffer ready flag	1	Ready	0	Empty	0	R	
(I2CM_DAT)		D10	RXE	Receive execution	1	Receive	0	Ignored	0	R/W	
		D9	ТХЕ	Transmit execution	1	Transmit	0	Ignored	0	R/W	
		D8	RTACK	Receive/transmit ACK	1	Error	0	ACK	0	R/W	
		D7–0	RTDT[7:0]	Receive/transmit data RTDT7 = MSB RTDT0 = LSB		0x0 t	0 0	xff	0x0	R/W	
I <sup>2</sup> C Master	0x4346	D15–2	-	reserved		-	-		-	-	0 when being read.
Interrupt	(16 bits)	D1	RINTE	Receive interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register (I2CM_ICTL)		D0	TINTE	Transmit interrupt enable	1	Enable	0	Disable	0	R/W	

# 0x4360-0x436c

# I<sup>2</sup>C Slave

Register name	Address	Bit	Name	Function		Set	tin	9	Init.	R/W	Remarks
I <sup>2</sup> C Slave	0x4360	D15–8	-	reserved		-	_		_	- 1	0 when being read.
Transmit Data	(16 bits)	D7–0	SDATA[7:0]	I <sup>2</sup> C slave transmit data		0-	0xfl		0x0	R/W	
Register											
(I2CS_TRNS)											
I <sup>2</sup> C Slave	0x4362	D15–8	-	reserved		-	_		-	-	0 when being read.
Receive Data	(16 bits)	D7–0	RDATA[7:0]	I <sup>2</sup> C slave receive data		0-	0xfl		0x0	R	
Register											
(I2CS_RECV)											
I <sup>2</sup> C Slave	0x4364	D15–7	-	reserved		-	-		-	-	0 when being read.
Address Setup	(16 bits)	D6–0	SADRS[6:0]	I <sup>2</sup> C slave address		0-0	)x7	f	0x0	R/W	
Register											
(I2CS_SADRS)											
I <sup>2</sup> C Slave	0x4366	D15–9	-	reserved		-	-		-	-	0 when being read.
Control Register	(16 bits)	D8	TBUF_CLR	I2CS_TRNS register clear	1	Clear state	· ·	Normal	0	R/W	
(I2CS_CTL)		D7	I2CSEN	I <sup>2</sup> C slave enable	1	Enable	0	Disable	0	R/W	
		D6	SOFTRESET	Software reset	1	Reset	0	Cancel	0	R/W	
				NAK answer	1	NAK	0	ACK	0	R/W	
		D4	BFREQ_EN	Bus free request enable	1	Enable	0	Disable	0	R/W	
		D3		Clock stretch On/Off	1	On	0	Off	0	R/W	
			NF_EN	Noise filter On/Off	1	On	0	Off	0	R/W	
		D1		Async.address detection On/Off	1	On	0	Off	0	R/W	
		D0	COM_MODE	I <sup>2</sup> C slave communication mode	1	Active	0	Standby	0	R/W	
I <sup>2</sup> C Slave	0x4368	D15–8	-	reserved		-	-		-	-	0 when being read.
Status Register	(16 bits)	D7	BSTAT	Bus status transition	1	Changed	0	Unchanged	0	R	
(I2CS_STAT)		D6	-	reserved			-		_		0 when being read.
		D5	TXUDF	Transmit data underflow	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
			RXOVF	Receive data overflow							
		D4	BFREQ	Bus free request	_	Occurred		Not occurred	0	R/W	
		-	DMS	Output data mismatch	_	Error		Normal	0	R/W	
		D2	ASDET	Async. address detection status	1	Detected	0	Not detected	0	R/W	
		D1	DA_NAK	NAK receive status	1	NAK	0	ACK	0	R/W	
		D0	DA_STOP	STOP condition detect	1	Detected	0	Not detected	0	R/W	
I <sup>2</sup> C Slave	0x436a	D15–5	-	reserved	1		-		-	-	0 when being read.
Access Status	(16 bits)		RXRDY	Receive data ready	_	Ready		Not ready	0	R	
Register		D3	TXEMP	Transmit data empty	-	Empty		Not empty	0	R	
(I2CS_ASTAT)			BUSY	I <sup>2</sup> C bus status		Busy	0	Free	0	R	
		D1		I <sup>2</sup> C slave select status		Selected		Not selected	0	R	
		D0	R/W	Read/write direction	1	Output	0	Input	0	R	
I <sup>2</sup> C Slave	0x436c	D15–3	-	reserved	$\bot$	-	-		-	-	0 when being read.
Interrupt Control	(16 bits)			Bus status interrupt enable	_	Enable	<u> </u>	Disable	0	R/W	
Register		D1	_	Receive interrupt enable	_	Enable	0	Disable	0	R/W	
(I2CS_ICTL)		D0	TXEMP_IEN	Transmit interrupt enable	1	Enable	0	Disable	0	R/W	

# 0x4380-0x4386

## SPI Ch.1

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
SPI Ch.1	0x4380	D15–3	-	reserved		-	-		-	-	0 when being read.
Status Register	(16 bits)	D2	SPBSY	Transfer busy flag (master)	1	Busy	0	Idle	0	R	
(SPI_ST1)				ss signal low flag (slave)	1	ss = L	0	ss = H			
		D1	SPRBF	Receive data buffer full flag	1	Full	0	Not full	0	R	
		D0	SPTBE	Transmit data buffer empty flag	1	Empty	0	Not empty	1	R	
SPI Ch.1	0x4382	D15-8	-	reserved		-	-		-	-	0 when being read.
Transmit Data	(16 bits)	D7–0	SPTDB[7:0]	SPI transmit data buffer		0x0 t	o 0	xff	0x0	R/W	
Register				SPTDB7 = MSB							
(SPI_TXD1)				SPTDB0 = LSB							
SPI Ch.1	0x4384	D15–8	-	reserved		-	-		-	-	0 when being read.
Receive Data	(16 bits)	D7–0	SPRDB[7:0]	SPI receive data buffer		0x0 t	o 0	xff	0x0	R	
Register				SPRDB7 = MSB							
(SPI_RXD1)				SPRDB0 = LSB							
SPI Ch.1	0x4386	D15–10	-	reserved		-	-		-	-	0 when being read.
Control Register	(16 bits)	D9	MCLK	SPI clock source select	1	T16 Ch.2	0	PCLK/4	0	R/W	
(SPI_CTL1)		D8	MLSB	LSB/MSB first mode select	1	LSB	0	MSB	0	R/W	
		D7–6	-	reserved		-	-		-	-	0 when being read.
		D5	SPRIE	Receive data buffer full int. enable	1	Enable	0	Disable	0	R/W	
		D4	SPTIE	Transmit data buffer empty int. enable	1	Enable	0	Disable	0	R/W	
		D3	СРНА	Clock phase select	1	Data out	0	Data in	0	R/W	These bits must be
		D2	CPOL	Clock polarity select	<u> </u>	Active L	<u> </u>	Active H	0		set before setting
		D1	MSSL	Master/slave mode select	· ·	Master	0	Slave	0	R/W	SPEN to 1.
		D0	SPEN	SPI enable	1	Enable	0	Disable	0	R/W	

# 0x43a0-0x43a6

# SPI Ch.2

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
SPI Ch.2 Status	0x43a0	D15–3	-	reserved		_	-		-	-	0 when being read.
Register	(16 bits)	D2	SPBSY	Transfer busy flag (master)	1	Busy	0	Idle	0	R	
(SPI_ST2)				ss signal low flag (slave)	1	ss = L	0	ss = H			
		D1	SPRBF	Receive data buffer full flag	1	Full	0	Not full	0	R	
		D0	SPTBE	Transmit data buffer empty flag	1	Empty	0	Not empty	1	R	
SPI Ch.2	0x43a2	D15-8	-	reserved		-	-		-	-	0 when being read.
Transmit Data	(16 bits)	D7–0	SPTDB[7:0]	SPI transmit data buffer		0x0 te	o 0	xff	0x0	R/W	
Register				SPTDB7 = MSB							
(SPI_TXD2)				SPTDB0 = LSB							
SPI Ch.2	0x43a4	D15–8	-	reserved		-	-		-	-	0 when being read.
Receive Data	(16 bits)	D7–0	SPRDB[7:0]	SPI receive data buffer		0x0 te	o 0	xff	0x0	R	
Register				SPRDB7 = MSB							
(SPI_RXD2)				SPRDB0 = LSB							
SPI Ch.2	0x43a6	D15–10	-	reserved		-	-		-	-	0 when being read.
Control Register	(16 bits)	D9	MCLK	SPI clock source select	1	T16 Ch.2	0	PCLK/4	0	R/W	
(SPI_CTL2)		D8	MLSB	LSB/MSB first mode select	1	LSB	0	MSB	0	R/W	
		D7–6	-	reserved		-	-		-	-	0 when being read.
		D5	SPRIE	Receive data buffer full int. enable	1	Enable	0	Disable	0	R/W	
		D4	SPTIE	Transmit data buffer empty int. enable	1	Enable	0	Disable	0	R/W	
		D3	CPHA	Clock phase select	-	Data out	-	Data in	0		These bits must be
		D2	CPOL	Clock polarity select	<u> </u>	Active L	<u> </u>	Active H	0		set before setting
		D1	MSSL	Master/slave mode select	1	Master	0	Slave	0	R/W	SPEN to 1.
		D0	SPEN	SPI enable	1	Enable	0	Disable	0	R/W	

# 0x5000-0x5003

# Clock Timer

Register name	Address	Bit	Name	Function		Set	ting	J	Init.	R/W	Remarks
Clock Timer	0x5000	D7–5	-	reserved		_	-		-	-	0 when being read.
Control Register	(8 bits)	D4	CTRST	Clock timer reset	1	Reset	0	Ignored	0	W	
(CT_CTL)		D3–1	-	reserved		-	-		-	-	
		D0	CTRUN	Clock timer run/stop control	1	Run	0	Stop	0	R/W	
Clock Timer	0x5001	D7–0	CTCNT[7:0]	Clock timer counter value		0x0 te	o 0;	xff	0	R	
Counter Register	(8 bits)										
(CT_CNT)											
Clock Timer	0x5002	D7–4	-	reserved		_	-		-	-	0 when being read.
Interrupt Mask	(8 bits)	D3	CTIE32	32 Hz interrupt enable	1	Enable	0	Disable	0	R/W	-
Register		D2	CTIE8	8 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
(CT_IMSK)		D1	CTIE2	2 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	CTIE1	1 Hz interrupt enable	1	Enable	0	Disable	0	R/W	

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
Clock Timer	0x5003	D7–4	-	reserved	Γ	-	_		-	-	0 when being read.
Interrupt Flag	(8 bits)	D3	CTIF32	32 Hz interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Register		D2	CTIF8	8 Hz interrupt flag	1	interrupt		interrupt not	0	R/W	
(CT_IFLG)		D1	CTIF2	2 Hz interrupt flag	1	occurred		occurred	0	R/W	
		D0	CTIF1	1 Hz interrupt flag	1				0	R/W	

# 0x5020-0x5023

# Stopwatch Timer

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
Stopwatch	0x5020	D7–5	-	reserved	Γ	-	_		-	-	0 when being read.
Timer Control	(8 bits)	D4	SWTRST	Stopwatch timer reset	1	Reset	0	Ignored	0	W	
Register		D3–1	-	reserved		-	_		-	-	
(SWT_CTL)		D0	SWTRUN	Stopwatch timer run/stop control	1	Run	0	Stop	0	R/W	
Stopwatch Timer BCD	0x5021 (8 bits)	D7–4	BCD10[3:0]	1/10 sec. BCD counter value		0 t	0 9	)	0	R	
Counter Register (SWT_BCNT)		D3–0	BCD100[3:0]	1/100 sec. BCD counter value		0 t	0 9	)	0	R	
Stopwatch	0x5022	D7–3	-	reserved		-	_		-	-	0 when being read.
Timer Interrupt	(8 bits)	D2	SIE1	1 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
Mask Register		D1	SIE10	10 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
(SWT_IMSK)		D0	SIE100	100 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
Stopwatch	0x5023	D7–3	-	reserved	Γ	-	_		-	_	0 when being read.
Timer Interrupt	(8 bits)	D2	SIF1	1 Hz interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Flag Register		D1	SIF10	10 Hz interrupt flag	1	interrupt		interrupt not	0	R/W	
(SWT_IFLG)		D0	SIF100	100 Hz interrupt flag	1	occurred		occurred	0	R/W	

# 0x5040-0x5041

# Watchdog Timer

Register name	Address	Bit	Name	Function	Setting			R/W	Remarks
Watchdog	0x5040	D7–5	-	reserved	-	-	-	-	0 when being read.
Timer Control	(8 bits)	D4	WDTRST	Watchdog timer reset	1 Reset	0 Ignored	0	W	1
Register		D3–0	WDTRUN[3:0]	Watchdog timer run/stop control	Other than 1010	1010	1010	R/W	
(WDT_CTL)					Run	Stop			
Watchdog	0x5041	D7–2	-	reserved	-	-	-	-	0 when being read.
Timer Status	(8 bits)								-
Register		D1	WDTMD	NMI/Reset mode select	1 Reset	0 NMI	0	R/W	
(WDT_ST)	[	D0	WDTST	NMI status	1 NMI occurred	0 Not occurred	0	R	

## 0x5060-0x5081

# Clock Generator

Register name	Address	Bit	Name	Function		Set	ting	Init.	R/W	Remarks
Clock Source	0x5060	D7–5	-	reserved		-	_	-	-	0 when being read.
Select Register	(8 bits)	D4	EXOSC3SEL	External OSC3 clock select	1	External	0 Internal	0	R/W	
(CLG_SRC)		D3–2	-	reserved		-	-	-	-	0 when being read.
		D1–0	CLKSRC[1:0]	System clock source select	CL	KSRC[1:0]	Clock source	0x0	R/W	
						0x3	reserved			
						0x2	OSC3			
						0x1	OSC1			
						0x0	IOSC			
Oscillation	0x5061	D7–6	IOSCWT[1:0]	IOSC wait cycle select	10	SCWT[1:0]	Wait cycle	0x0	R/W	
Control Register	(8 bits)					0x3	8 cycles			
(CLG_CTL)						0x2	16 cycles			
						0x1	32 cycles			
						0x0	64 cycles			
		D5–4	OSC3WT[1:0]	OSC3 wait cycle select	OS	SC3WT[1:0]	Wait cycle	0x0	R/W	
						0x3	128 cycles			
						0x2	256 cycles			
						0x1	512 cycles			
						0x0	1024 cycles			
		D3		External OSC3 enable	+ +	Enable	0 Disable	0	R/W	
		D2	IOSCEN	IOSC enable		Enable	0 Disable	1	R/W	
		D1		OSC1 enable	+	Enable	0 Disable	0	R/W	
		D0	OSC3EN	OSC3 enable	1	Enable	0 Disable	0	R/W	

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
FOUTA Control	0x5064	D7–6	-	reserved	-	_	-	_	0 when being read.
Register	(8 bits)	D5–4	FOUTAD	FOUTA clock division ratio select	FOUTAD[1:0]	Division ratio	0x0	R/W	When the clock
(CLG_FOUTA)			[1:0]		0x3	reserved	]		source is IOSC or
					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
			FOUTASRC	FOUTA clock source select	FOUTASRC[1:0]		0x0	R/W	
			[1:0]		0x3	reserved			
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved		-	-	-	0 when being read.
		D0	FOUTAE	FOUTA output enable	1 Enable	0 Disable	0	R/W	
FOUTB Control	0x5065	D7–6	-	reserved	-	-	-		0 when being read.
Register	(8 bits)		FOUTBD	FOUTB clock division ratio select	FOUTBD[1:0]	Division ratio	0x0	R/W	When the clock
(CLG_FOUTB)			[1:0]		0x3	reserved			source is IOSC or
					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
				FOUTB clock source select	FOUTBSRC[1:0]		0x0	R/W	
			[1:0]		0x3	reserved			
					0x2	OSC3 OSC1			
					0x1 0x0	IOSC			
		D1	_	reserved	UXU	1030	-	_	0 when being read.
		D0	FOUTBE	FOUTB output enable	1 Enable	0 Disable	0	R/W	o when being read.
PCLK Control	0x5080	D7-2		reserved		0 Bioabio			0 when being read.
Register	(8 bits)					-	- 0x3	_ R/W	o when being read.
(CLG PCLK)	(o bits)	D1–0	PCKEN[1:0]	PCLK enable	PCKEN[1:0]	PCLK supply	0x3	H/W	
					0x3	Enable Not allowed			
					0x2	Not allowed			
					0x1 0x0	Disable			
CCLK Control	0x5081	D7–2	1			Disable	I		0 when heing re!
				reserved		-	-	-	0 when being read.
Register	(8 bits)	D1–0	CCLKGR[1:0]	CCLK clock gear ratio select	CCLKGR[1:0]	Gear ratio	0x0	R/W	
(CLG_CCLK)					0x3	1/8 1/4			
					0x2	., .			
					0x1	1/2 1/1			
					0x0	1/1			

# 0x5063, 0x50a0-0x50a6

# LCD Driver

Register name	Address	Bit	Name	Function		Set	ting	Init.	R/W	Remarks
LCD Clock	0x5063	D7	-	reserved			_	-	-	0 when being read.
Select Register	(8 bits)	D6-4	LCKDV[2:0]	LCD clock division ratio select	L	CKDV[2:0]	Division ratio	0x0	R/W	When the clock
(LCD_CLK)						0x7–0x5	reserved			source is IOSC or
						0x4	1/512			OSC3
						0x3	1/256			
						0x2	1/128			
						0x1	1/64			
						0x0	1/32			
		D[3:2]	LCKSRC	LCD clock source select	L	CKSRC[1:0]	Clock source	0x1	R/W	
			[1:0]			0x3	reserved			
						0x2	OSC3			
						0x1	OSC1			
						0x0	IOSC			
		D1		reserved		-	-	-		0 when being read.
		D0	LCKEN	LCD clock enable	1	Enable	0 Disable	0	R/W	
LCD Display	0x50a0	D7	SEGREV	Segment output assignment control	1	Normal	0 Reverse	1	R/W	
Control Register	(8 bits)	D6	COMREV	Common output assignment control	1	Normal	0 Reverse	1	R/W	
(LCD_DCTL)		D5	DSPAR	Display memory area control	1	Area 1	0 Area 0	0	R/W	
		D4	DSPREV	Reverse display control	1	Normal	0 Reverse	1	R/W	
		D3	-	reserved		-	-	-	-	0 when being read.
		D2	COMPOS	Common pin assignment control	1	Center	0 End	0	R/W	
		D1–0	DSPC[1:0]	LCD display control		DSPC[1:0]	Display	0x0	R/W	1
						0x3	All off			
						0x2	All on			
						0x1	Normal display			
						0x0	Display off			

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
LCD Contrast	0x50a1	D7–4	-	reserved	-	_	-	-	0 when being read.
Adjustment	(8 bits)	D3–0	LC[3:0]	LCD contrast adjustment	LC[3:0]	Display	0x7	R/W	
Register					0xf	Dark			
(LCD_CADJ)					:	:			
					0x0	Light			
LCD Clock Control Register	0x50a2 (8 bits)	D7–4	FRMCNT[3:0]	Frame frequency control	FRMCNT[3:0] =	$=\frac{f_{LCLK} \times duty}{4 \times f_{LFR}} - 1$	0x3	R/W	
(LCD_CCTL)		D3	-	reserved	-	_	-	-	0 when being read.
		D2-0	LDUTY[2:0]	LCD duty select	LDUTY[2:0]	Duty	0x2	R/W	
					0x7–0x6	reserved			
					0x5	1/32 (Type B)			
					0x4	1/32 (Type A)			
					0x3	1/24			
					0x2	1/32			
					0x1	1/16			
					0x0	reserved			
LCD Voltage	0x50a3	D7–5	-	reserved	· ·	-	-	-	0 when being read.
Regulator	(8 bits)	D4	LHVLD	LCD heavy load protection mode	1 On	0 Off	0	R/W	
Control Register (LCD_VREG)		D3–0	-	reserved	-	_	-	-	0 when being read.
LCD Power	0x50a4	D7–2	-	reserved		_	-	-	0 when being read.
Voltage Booster	(8 bits)								
Control Register		D1	VDSEL	Regulator power source select	1 VD2	0 Vdd	0	R/W	
(LCD_PWR)		D0	PBON	Power voltage booster control	1 On	0 Off	0	R/W	
LCD Interrupt	0x50a5	D7–1	-	reserved	-	_	-	-	0 when being read.
Mask Register	(8 bits)								
(LCD_IMSK)		D0	FRMIE	Frame signal interrupt enable	1 Enable	0 Disable	0	R/W	
LCD Interrupt	0x50a6	D7–1	-	reserved	-	_	-	-	0 when being read.
Flag Register	(8 bits)								l ő
(LCD_IFLG)		D0	FRMIF	Frame signal interrupt flag	1 Occurred	0 Not occurred	0	R/W	Reset by writing 1.

# 0x5066, 0x5100–0x5104

# SVD Circuit

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
SVD Clock	0x5066	D7–4	-	reserved	Γ		_		-	-	0 when being read.
<b>Control Register</b>	(8 bits)	D3–2	CLKSRC	SVD clock source select	С	LKSRC[1:0]	С	lock source	0x1	R/W	Ŭ
(SVD_CLK)			[1:0]			0x3		reserved			
						0x2		OSC3/512			
						0x1		OSC1			
						0x0		IOSC/128			
		D1	-	reserved			-		-	-	0 when being read.
		D0	CLKEN	SVD clock enable	1	Enable	0	Disable	0	R/W	
SVD Enable	0x5100	D7–1	-	reserved		-	-		-	-	0 when being read.
Register	(8 bits)	D0	SVDEN	SVD enable	1	Enable	0	Disable	0	R/W	
(SVD_EN)											
SVD	0x5101	D7–4	-	reserved		-	_		-	-	0 when being read.
Comparison	(8 bits)	D3–0	SVDC[3:0]	SVD comparison voltage select		SVDC[3:0]		Voltage	0x0	R/W	
Voltage Register						0xf		3.2 V			
(SVD_CMP)						0xe		3.1 V			
						0xd		3.0 V			
						0xc		2.9 V			
						0xb		2.8 V			
						0xa		2.7 V			
						0x9		2.6 V			
						0x8		2.5 V			
						0x7		2.4 V			
						0x6		2.3 V			
						0x5		2.2 V			
						0x4		2.1 V			
						0x3		2.0 V			
						0x2		1.9 V			
						0x1 0x0		1.8 V			
	0.5400		l		╞	0x0		reserved			
SVD Detection	0x5102	D7-1	-	reserved			-		-	-	0 when being read.
Result Register (SVD_RSLT)	(8 bits)	D0	SVDDT	SVD detection result	1	Low	0	Normal	×	R	
SVD Interrupt	0x5103	D7–1	1	kan a much	+			1			O when being read
Mask Register	(8 bits)	D7-1 D0	- SVDIE	reserved SVD interrupt enable	1	Enable	_	Disable	-	– R/W	0 when being read.
(SVD_IMSK)	(0 01(3)	DU	SVDIE	SVD interrupt enable	l'	LIIADIE	0	Disable	0		
SVD Interrupt	0x5104	D7–1	-	reserved	Ť		_		_	_	0 when being read.
Flag Register	(8 bits)	D0	SVDIF	SVD interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
(SVD_IFLG)						interrupt		interrupt not			
						occurred		occurred			

# 0x5120-0x5122

## **Power Generator**

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
VD1 Control	0x5120	D7–6	-	reserved		-	-		-	-	0 when being read.
Register	(8 bits)	D5	HVLD	VD1 heavy load protection mode	1	On	0	Off	0	R/W	
(VD1_CTL)		D4–1	-	reserved		-	-		-	-	0 when being read.
		D0	VD1MD	Flash erase/programming mode	1	Flash (2.5 V)	0	Norm.(1.8 V)	0	R/W	
VD1 Select	0x5122	D7–1	-	reserved		-	-		-	-	0 when being read.
Register	(8 bits)	D0	VD1SEL	VD1 regulator output level select	1	VDD level	0	Normal level	0	R/W	
(VD1_SEL)											

# 0x5200-0x52a8

# P Port & Port MUX

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
P0 Port Input Data Register (P0_IN)	0x5200 (8 bits)	D7–0	P0IN[7:0]	P0[7:0] port input data	1	1 (H)	0	0 (L)	×	R	
P0 Port Output Data Register (P0_OUT)	0x5201 (8 bits)	D7–0	P0OUT[7:0]	P0[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
P0 Port Output Enable Register (P0_OEN)	0x5202 (8 bits)	D7–0	P0OEN[7:0]	P0[7:0] port output enable	1	Enable	0	Disable	0	R/W	
P0 Port Pull-up Control Register (P0_PU)	0x5203 (8 bits)	D7–0	P0PU[7:0]	P0[7:0] port pull-up enable	1	Enable	0	Disable	1 (0xff)	R/W	
P0 Port Schmitt Trigger Control Register (P0_SM)	0x5204 (8 bits)	D7–0	P0SM[7:0]	P0[7:0] port Schmitt trigger input enable	1	Enable (Schmitt)	0	Disable (CMOS)	1 (0xff)	R/W	
P0 Port Interrupt Mask Register (P0_IMSK)	0x5205 (8 bits)	D7–0	P0IE[7:0]	P0[7:0] port interrupt enable	1	Enable	0	Disable	0	R/W	
P0 Port Interrupt Edge Select Register (P0_EDGE)	0x5206 (8 bits)	D7–0	P0EDGE[7:0]	P0[7:0] port interrupt edge select	1	Falling edge	0	Rising edge	0	R/W	
P0 Port Interrupt Flag Register (P0_IFLG)	0x5207 (8 bits)	D7–0	P0IF[7:0]	P0[7:0] port interrupt flag	1	Cause of interrupt occurred	0	Cause of interrupt not occurred	0	R/W	Reset by writing 1.
P0 Port	0x5208	D7	-	reserved	Γ	-	-		-	-	0 when being read.
Chattering Filter Control Register (P0_CHAT)	(8 bits)	D6-4	P0CF2[2:0]	P0[7:4] chattering filter time		POCF2[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0	1	Filter time 6384/fpcLk 8192/fpcLk 4096/fpcLk 2048/fpcLk 1024/fpcLk 512/fpcLk 256/fpcLk None	0 0x0	R/W R/W	
		D3	-	reserved		-	-	Hono	-	-	0 when being read.
		D2-0	P0CF1[2:0]	P0[3:0] chattering filter time		P0CF1[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0	1	Filter time 6384/fpcLk 8192/fpcLk 4096/fpcLk 2048/fpcLk 1024/fpcLk 512/fpcLk 256/fpcLk None	0x0	R/W	
P0 Port Key-	0x5209	D7–2	-	reserved	T	_	_		-	-	0 when being read.
Entry Reset Configuration Register (P0_KRST)	(8 bits)	D1-0	P0KRST[1:0]	PO port key-entry reset configuration	P	0KRST[1:0] 0x3 0x2 0x1 0x0		ronfiguration P0[3:0] = 0 P0[2:0] = 0 P0[1:0] = 0 Disable	0x0	R/W	
P0 Port Input Enable Register (P0_IEN)	<b>0x520a</b> (8 bits)	D7–0	P0IEN[7:0]	P0[7:0] port input enable	1	Enable	0	Disable	Oxff	R/W	
P1 Port Input Data Register (P1_IN)	0x5210 (8 bits)	D7–0	P1IN[7:0]	P1[7:0] port input data	1	1 (H)	0	0 (L)	×	R	

Register name	Address	Bit	Name	Function	Γ	Set	tin	g	Init.	R/W	Remarks
P1 Port Output	0x5211	D7–0	P10UT[7:0]	P1[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
Data Register (P1_OUT)	(8 bits)							- (-)			
P1 Port Output Enable Register (P1_OEN)	0x5212 (8 bits)	D7–0	P1OEN[7:0]	P1[7:0] port output enable	1	Enable	0	Disable	0	R/W	
P1 Port Pull-up Control Register (P1_PU)	0x5213 (8 bits)	D7–0	P1PU[7:0]	P1[7:0] port pull-up enable	1	Enable	0	Disable	1 (0xff)	R/W	
P1 Port Schmitt Trigger Control Register (P1_SM)	0x5214 (8 bits)	D7–0	P1SM[7:0]	P1[7:0] port Schmitt trigger input enable	1	Enable (Schmitt)	0	Disable (CMOS)	1 (0xff)	R/W	
P1 Port Interrupt Mask Register (P1_IMSK)	0x5215 (8 bits)	D7–0	P1IE[7:0]	P1[7:0] port interrupt enable	1	Enable	0	Disable	0	R/W	
P1 Port Interrupt Edge Select Register (P1_EDGE)	0x5216 (8 bits)	D7–0	P1EDGE[7:0]	P1[7:0] port interrupt edge select	1	Falling edge	0	Rising edge	0	R/W	
P1 Port Interrupt Flag Register (P1_IFLG)	0x5217 (8 bits)	D7–0	P1IF[7:0]	P1[7:0] port interrupt flag	1	Cause of interrupt occurred	0	Cause of interrupt not occurred	0	R/W	Reset by writing 1.
P1 Port	0x5218	D7	-	reserved		-	-		-	-	0 when being read.
Chattering Filter Control Register (P1_CHAT)	(8 bits)	D6-4	P1CF2[2:0]	P1[7:4] chattering filter time		P1CF2[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0	1	Filter time 6384/fPCLK 8192/fPCLK 4096/fPCLK 2048/fPCLK 1024/fPCLK 512/fPCLK 256/fPCLK None	0 0x0	R/W R/W	
		D3	-	reserved		-	-		-	-	0 when being read.
		D2-0	P1CF1[2:0]	P1[3:0] chattering filter time		P1CF1[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0	1	Filter time 6384/fPCLK 8192/fPCLK 4096/fPCLK 2048/fPCLK 1024/fPCLK 512/fPCLK 256/fPCLK None	0x0	R/W	
P1 Port Input Enable Register (P1_IEN)	<b>0x521a</b> (8 bits)	D7–0	P1IEN[7:0]	P1[7:0] port input enable	1	Enable	0	Disable	0xff	R/W	
P2 Port Input Data Register (P2_IN)	0x5220 (8 bits)	D7–0	P2IN[7:0]	P2[7:0] port input data	1	1 (H)	0	0 (L)	×	R	
P2 Port Output Data Register (P2_OUT)	0x5221 (8 bits)	D7–0	P2OUT[7:0]	P2[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
P2 Port Output Enable Register (P2_OEN)	0x5222 (8 bits)	D7–0	P2OEN[7:0]	P2[7:0] port output enable	1	Enable	0	Disable	0	R/W	
P2 Port Pull-up Control Register (P2_PU)	0x5223 (8 bits)	D7–0		P2[7:0] port pull-up enable		Enable		Disable	1 (0xff)	R/W	
P2 Port Schmitt Trigger Control Register (P2_SM)	0x5224 (8 bits)	D7–0	P2SM[7:0]	P2[7:0] port Schmitt trigger input enable		Enable (Schmitt)		Disable (CMOS)	1 (0xff)		1 is always set in P26 and P27(S1C17703).
P2 Port Interrupt Mask Register (P2_IMSK)	0x5225 (8 bits)		P2IE[7:0]	P2[7:0] port interrupt enable		Enable		Disable	0	R/W	
P2 Port Interrupt Edge Select Register (P2_EDGE)	0x5226 (8 bits)	D7–0	P2EDGE[7:0]	P2[7:0] port interrupt edge select	1	Falling edge	0	Rising edge	0	R/W	

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
P2 Port	0x5227	D7–0	P2IF[7:0]	P2[7:0] port interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Interrupt Flag Register	(8 bits)					interrupt occurred		interrupt not occurred			
(P2_IFLG)						occurred		occurred			
P2 Port	0x5228	D7	-	reserved		-	_		_	_	0 when being read.
Chattering	(8 bits)	D6-4	P2CF2[2:0]	P2[7:4] chattering filter time	F	P2CF2[2:0]		Filter time	0	R/W	· · · · · · · · · · · · · · · · · · ·
Filter Control						0x7		6384/fpclk	0x0	R/W	
Register (P2_CHAT)						0x6 0x5		8192/fpclk 4096/fpclk			
(. 2_011/1)						0x4		2048/fpclk			
						0x3 0x2		1024/fpclk 512/fpclk			
						0x1		256/fpclk			
		D3		reserved		0x0		None	_		0 when being read.
		D3 D2–0	- P2CF1[2:0]	P2[3:0] chattering filter time	F	- P2CF1[2:0]	-	Filter time	 0x0	 R/W	o when being read.
		52 0	0[0]		F.	0x7		6384/fpclk	one.		
						0x6		8192/fpclk 4096/fpclk			
						0x5 0x4		2048/fpclk			
						0x3		1024/fpclk			
						0x2 0x1		512/fpclk 256/fpclk			
						0x0		None			
P2 Port Input	0x522a	D7–0	P2IEN[7:0]	P2[7:0] port input enable	1	Enable	0	Disable	0xff	R/W	
Enable Register (P2_IEN)	(8 bits)										
P3 Port Input	0x5230	D7–0	P3IN[7:0]	P3[7:0] port input data	1	1 (H)	0	0 (L)	×	R	
Data Register	(8 bits)	•			Ľ	,		/			
(P3_IN)											
P3 Port Output Data Register	0x5231	D7–0	P3OUT[7:0]	P3[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
(P3_OUT)	(8 bits)										
P3 Port	0x5232	D7–0	P3OEN[7:0]	P3[7:0] port output enable	1	Enable	0	Disable	0	R/W	
Output Enable	(8 bits)										
Register											
(P3_OEN) P3 Port Pull-up	0x5233	D7–0	P3PU[7:0]	P3[7:0] port pull-up enable		Enable	0	Disable	1	R/W	
Control Register	(8 bits)	D7=0	F3F0[7.0]		1		0	Disable	(0xff)	n/ vv	
(P3_PU)	. ,								` ´		
P3 Port Schmitt	0x5234	D7–0		P3[7:0] port Schmitt trigger input	1	Enable	0	Disable	1	R/W	
Trigger Control Register	(8 bits)			enable		(Schmitt)		(CMOS)	(0xff)		
(P3_SM)											
P3 Port	0x5235	D7–0	P3IE[7:0]	P3[7:0] port interrupt enable	1	Enable	0	Disable	0	R/W	
Interrupt Mask	(8 bits)										
Register (P3_IMSK)											
P3 Port	0x5236	D7–0	P3EDGE[7:0]	P3[7:0] port interrupt edge select	1	Falling edge	0	Rising edge	0	R/W	
Interrupt Edge	(8 bits)										
Select Register											
(P3_EDGE) P3 Port	0x5237	D7–0	P3IF[7:0]	P3[7:0] port interrupt flag	1	Cause of	0	Cause of	0	B/W	Reset by writing 1.
Interrupt Flag	(8 bits)	27 0	[]			interrupt	Ŭ	interrupt not	Ŭ		ricocciby writing f.
Register						occurred		occurred			
(P3_IFLG) P3 Port	0x5238	D7		reserved							0 when being read.
Chattering	(8 bits)		- P3CF2[2:0]	P3[7:4] chattering filter time	F	- P3CF2[2:0]	-	Filter time	- 0	– R/W	o when being read.
Filter Control	(,)			-, -, -,, ,	F.	0x7	1	6384/fpclk	0x0	R/W	1
Register						0x6 0x5		8192/fpclк 4096/fpclk			
(P3_CHAT)						0x5 0x4		4096/1PCLK 2048/1PCLK			
						0x3		1024/fpclк 512/fpclk			
						0x2 0x1		256/fpclk			
		D0		record	-	0x0		None			0 when he
		D3 D2–0	- P3CF1[2:0]	reserved P3[3:0] chattering filter time	F	- P3CF1[2:0]	-	Filter time	- 0x0	– R/W	0 when being read.
		22.0			F	0x7	1	6384/fpclk			
						0x6		8192/fpclk			
						0x5 0x4		4096/fpclk 2048/fpclk			
						0x3		1024/fpclk			
						0x2 0x1		512/fpclk 256/fpclk			
						0x0		None			
P3 Port Input	0x523a	D7–0	P3IEN[7:0]	P3[7:0] port input enable	1	Enable	0	Disable	0xff	R/W	
Enable Register (P3_IEN)	(8 bits)										
(· •_i=i•)			1		1	1		1			I

Register name	Address	Bit	Name	Function		Set	tinç	3	Init.	R/W	Remarks
P4 Port Input	0x5240	D7–3	-	reserved					-		0 when being read.
Data Register	(8 bits)	D2-0	P4IN[2:0]	P4[2:0] port input data	1	1 (H)	0	0 (L)	×	R	
(P4_IN)										l	
(S1C17705)	0.000	D7 0	1	I	$\vdash$	<u> </u>					0 when being and
P4 Port Input Data Register	0x5240 (8 bits)	D7-2 D1-0	- P4IN[1:0]	reserved P4[1:0] port input data	+	- 1 (H)		0 (L)		- R	0 when being read.
(P4 IN)		0-10	F 4011[1:0]	P4[1:0] port input data	$ \cdot $	1 (H)	1		×	ri	
(S1C17703)										l	
P4 Port Output	0x5241	D7–3	-	reserved	T		_		- 1	-	0 when being read.
Data Register	(8 bits)	D2-0	P4OUT[2:0]	P4[2:0] port output data	1	1 (H)	0	0 (L)	0	R/W	ÿ
(P4_OUT)										l I	
(S1C17705)											
P4 Port Output	0x5241	D7–2	-	reserved			-		-	-	0 when being read.
Data Register	(8 bits)	D1–0	P4OUT[1:0]	P4[1:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
(P4_OUT) (S1C17703)											
<u> </u>	0	D7–3	1	l Ironomiad	⊢	<u> </u>		<u> </u>		<u> </u>	
P4 Port Output Enable	0x5242 (8 bits)	D7-3 D2-0	- 040EN[2:0]	reserved P4[2:0] port output enable	+	Enable	-	Disable	- 0	- R/W	0 when being read.
Register	(0 0103)	D2-0	F40EN[2.0]	P4[2:0] port output enable	11	Enable	0	Disable		H/VV	
(P4_OEN)										l	
(S1C17705)											
P4 Port	0x5242	D7–2	-	reserved	Γ		_		-	-	0 when being read.
Output Enable	(8 bits)	D1–0	P4OEN[1:0]	P4[1:0] port output enable	1	Enable	0	Disable	0	R/W	
Register										l	
(P4_OEN)										i	
(S1C17703)			<u> </u>	1	$\vdash$	<u> </u>		<u> </u>	$\square$	<u> </u>	
P4 Port Pull-up	0x5243	D7-3	-	reserved	F	-	- 1 -	Disal	-	-	0 when being read.
Control Register (P4_PU)	(8 bits)	D2–0	P4PU[2:0]	P4[2:0] port pull-up enable	1	Enable	0	Disable	1	R/W	
(P4_P0) (S1C17705)									(0x3)	i	
P4 Port Pull-up	0x5243	D7–2	<u> </u>	reserved	╞	<u>l</u>	<u>ட</u>	<u> </u>	<u> </u>		0 when being read.
Control Register	(8 bits)	D7-2 D1-0	- P4PU[1:0]	P4[1:0] port pull-up enable	1	Enable	- []	Disable	- 1	- R/W	o when being read.
(P4_PU)	(0 510)	01-0			'	LINADIC		LIGUNE	(0x3)	10,00	
(S1C17703)									(0,0)	l	
P4 Port Schmitt	0x5244	D7–3	<u>-</u>	reserved	f	·	<u> </u>	<u> </u>	-	-	0 when being read.
Trigger Control	(8 bits)	D2-0	P4SM[2:0]	P4[2:0] port Schmitt trigger input	1	Enable	0	Disable	1	R/W	
Register				enable		(Schmitt)		(CMOS)	(0x3)	l	
(P4_SM)										l	
(S1C17705)			Ļ		⊢			<u> </u>	$\square$	<u> </u>	<u> </u>
P4 Port Schmitt	0x5244	D7-2	-	reserved	+		-		-	-	0 when being read.
Trigger Control	(8 bits)	D1–0	P4SM[1:0]	P4[1:0] port Schmitt trigger input	1	Enable		Disable	1	R/W	
Register (P4_SM)				enable		(Schmitt)		(CMOS)	(0x3)	i	
(S1C17703)										i	
P4 Port Input	0x524a	D7–3	<del> </del>	reserved	f	<u>.</u>			<u> </u>	-	0 when being read.
Enable Register	(8 bits)	D2-0	P4IEN[2:0]	P4[2:0] port input enable	1	Enable	0	Disable	0x3	R/W	
(P4_IEN)	,,				$\left  \cdot \right $						
(S1C17705)										<u> </u>	
P4 Port Input	0x524a	D7–2	-	reserved	L		_		-		0 when being read.
Enable Register	(8 bits)	D1–0	P4IEN[1:0]	P4[1:0] port input enable	1	Enable	0	Disable	0x3	R/W	
(P4_IEN)										l	
(S1C17703)		<b>D-</b> -			Ļ		닏	<u> </u>			1
P0[3:0] Port	0x52a0	D7–6	P03MUX[1:0]	P03 port function select	P	03MUX[1:0]	⊢	Function	0x0	R/W	
Function Select Register	(8 bits)				1	0x3 0x2		reserved		l	
(P00_03PMUX)						0x2 0x1		reserved #ADTRG		i	
					1	0x0		P03/EXCL0		l	
		D5–4	P02MUX[1:0]	P02 port function select	P	02MUX[1:0]	Ė	Function	0x0	R/W	1
						0x3		reserved		l	
					1	0x2		reserved		l	
						0x1	TC	DUT6/CAP6		i	
		D3–2	DO1MUV(1-01	P01 port function select	+	0x0	⊢	P02	0.0	D ^ ^ /	-
		D3-2		For port function select	P	01MUX[1:0] 0x3	+	Function reserved	0x0	R/W	
					1	0x3 0x2		SCLK1		l	
					1	0x2		REMI		l	
					1	0x0	F	P01/EXCL2		l	
		D1-0	P00MUX[1:0]	P00 port function select	P	00MUX[1:0]		Function	0x0	R/W	1
1						0x3		reserved		l	
				1					1 1		1
						0x2		SCLK0		ļ	
						0x2 0x1 0x0	_	REMO P00/EXCL1			

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P0[7:4] Port	0x52a1	D7–6	P07MUX[1:0]	P07 port function select	P07MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	reserved			
(P04_07PMUX)					0x1	#SPISS0			
					0x0	P07			
		D5–4	P06MUX[1:0]	P06 port function select	P06MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	SDI0			
					0x0	P06			
		D3–2	P05MUX[1:0]	P05 port function select	P05MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	SDO0			
		D1 0	DO 4MU V[1-0]	D04 port function colort	0x0	P05	0.0	R/W	
		D1–0	P04W0X[1:0]	P04 port function select	P04MUX[1:0] 0x3	Function	0x0		
					0x3 0x2	reserved reserved			
					0x2 0x1	SPICLK0			
					0x0	P04			
D1[2:0] Dort	075202	D7–6	D12MUV[1:0]	P12 part function calact	P13MUX[1:0]		0x0	B/W	
P1[3:0] Port Function Select	0x52a2 (8 bits)	D7-0	F 13WUX[1:0]	P13 port function select		Function	UXU		
Register	(o uits)				0x3 0x2	SDO2 AIN7			
(P10_13PMUX)					0x2 0x1				
(FIU_13FWUX)					0x0	TOUT3/CAP3 P13			
		D5–4	P12MUX[1:0]	P12 port function select	P12MUX[1:0]	Function	0x0	R/W	
		DJ-4			0x3	reserved	0.00	10.00	
					0x2	SDI1			
					0x1	SINO			
					0x0	P12			
		D3–2	P11MUX[1:0]	P11 port function select	P11MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	SDO1			
					0x1	SOUTO			
					0x0	P11			
		D1–0	P10MUX[1:0]	P10 port function select	P10MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	SPICLK1			
			<u> </u>		0x0	P10			
P1[7:4] Port	0x52a3	D7–6	P17MUX[1:0]	P17 port function select	P17MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	AIN3			
(P14_17PMUX)					0x1	TOUT1/CAP1			
					0x0	P17			
		D5–4	P16MUX[1:0]	P16 port function select	P16MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	AIN4			
					0x1	TOUT2/CAP2			
		D3-2	D15MUV(1.01	P15 port function select	0x0 P15MUX[1:0]	P16 Function	0x0	R/W	
		D3-2			0x3	FUNCTION			
					0x3 0x2	AIN5			
					0x2 0x1	TOUT5/CAP5			
					0x0	P15			
		D1-0	P14MUX[1.01	P14 port function select	P14MUX[1:0]	Function	0x0	R/W	
		2.0			0x3	SDI2			
					0x2	AIN6			
					0x2 0x1	TOUT4/CAP4			
	1								

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P2[3:0] Port	0x52a4	D7–6	P23MUX[1:0]	P23 port function select	P23MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	reserved			
(P20_23PMUX)					0x1	SENB1			
					0x0	P23/EXCL3			
		D5–4	P22MUX[1:0]	P22 port function select	P22MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	#SPISS2			
					0x1	AIN0			
					0x0	P22			
		D3–2	P21MUX[1:0]	P21 port function select	P21MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	#SPISS1			
					0x1	AIN1			
					0x0	P21			
		D1–0	P20MUX[1:0]	P20 port function select	P20MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	SPICLK2			
					0x1	AIN2			
					0x0	P20			
P2[7:4] Port	0x52a5	D7–6	P27MUX[1:0]	P27 port function select	P27MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	SOUT1			
(P24_27PMUX)					0x1	RFIN0			
					0x0	P27			
		D5–4	P26MUX[1:0]	P26 port function select	P26MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	RFIN1			
					0x0	P26			
		D3–2	P25MUX[1:0]	P25 port function select	P25MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	REF1			
					0x0	P25			
		D1–0	P24MUX[1:0]	P24 port function select	P24MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	SENA1			
			 		0x0	P24			
P3[3:0] Port	0x52a6	D7–6	P33MUX[1:0]	P33 port function select	P33MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	SCL0			
(P30_33PMUX)					0x1	SCL1			
		<b>D</b> 5 ·	Booke Director	<b>D</b> 00 17 11 1	0x0	P33			
		D5–4	P32MUX[1:0]	P32 port function select	P32MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	SDA0			
					0x1	SENB0			
		D2 0	D21MUV(1.01	P21 part function calent	0x0	P32	0.0	R/W	
		D3–2	F31WUX[1:0]	P31 port function select	P31MUX[1:0]	Function	0x0		
					0x3	reserved			
					0x2	SCL0			
					0x1	SENA0			
			D20MUV(1-01	P20 port function colort	0x0	P31	0.0	R/W	
		D1–0	PSUNUX[1:0]	P30 port function select	P30MUX[1:0]	Function	0x0		
					0x3	reserved			
					0x2	SIN1 REF0			
					0x1 0x0	P30			
		1	1		UXU	F30	1		

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P3[7:4] Port	0x52a7	D7–6	P37MUX[1:0]	P37 port function select	P37MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	reserved			
(P34_37PMUX)					0x1	TOUT0/CAP0			
					0x0	P37			
		D5–4	P36MUX[1:0]	P36 port function select	P36MUX[1:0]	Function	0x0	R/W	1
				-	0x3	reserved			
					0x2	EXOSC3			
					0x1	TOUT7/CAP7			
					0x0	P36			
		D3–2	P35MUX[1:0]	P35 port function select	P35MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	#BFR			
					0x1	FOUTB			
					0x0	P35			
		D1–0	P34MUX[1:0]	P34 port function select	P34MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	SDA0			
					0x1	SDA1			
					0x0	P34			
P4[2:0] Port	0x52a8	D7–6	-	reserved		_	-	-	0 when being read.
Function Select	(8 bits)	D5–4	P42MUX[1:0]	P42 port function select	P42MUX[1:0]	Function	0x0	R/W	
Register					0x3	reserved			
(P40_42PMUX)					0x2	reserved			
					0x1	P42(S1C17705)			
						reserved(S1C17703)			
					0x0	DCLK			
		D3–2	P41MUX[1:0]	P41 port function select	P41MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	P41			
					0x0	DST2			
		D1–0	P40MUX[1:0]	P40 port function select	P40MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	P40			
					0x0	DSIO			

# 0x4020, 0x5320–0x532c

# MISC Registers

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
Prescaler	0x4020	D7–2	-	reserved		_	-	-	0 when being read.
Control Register	(8 bits)	D1	PRUND	Prescaler run/stop in debug mode	1 Run	0 Stop	0	R/W	
(MISC_PSC)		D0	-	reserved	-	_	-	-	0 when being read.
FLASHC/	0x5320	D15–13	-	reserved	-	_	_	_	0 when being read.
SRAMC Control	(16 bits)	D12	SRRVS	SRAMC bit order reverse	1 Reverse	0 Normal	0	R/W	
Register	, í	D11-10	_	reserved		-	-	-	0 when being read.
(MISC_FL)		D9-8	SRCYC[1:0]	SRAMC access cycle	SRCYC[1:0]	Access cycle	0x3	R/W	
					0x3	5 cycles	1		
					0x2	4 cycles			
					0x1	3 cycles			
					0x0	2 cycles			
		D7–3	-	reserved	-	-	-	-	0 when being read.
		D2–0	FLCYC[2:0]	FLASHC read access cycle	FLCYC[2:0]	Read cycle	0x3	R/W	
					0x7–0x5	reserved			
					0x4	1 cycle			
					0x3	5 cycles			
					0x2	4 cycles			
					0x1 0x0	3 cycles			
	0.5000	D45.4	l		0x0	2 cycles			
OSC1 Peripheral	0x5322	D15–1	- O1DBG	reserved	- -		-	-	0 when being read.
Control Register (MISC_OSC1)	(16 bits)	D0	OIDBG	OSC1 peripheral control in debug mode	1 Run	0 Stop	0	R/W	
· _ /	0.5004		DDOTICE AL						
MISC Protect	0x5324	D15–0	PROT[15:0]	MISC register write protect	Writing 0x96 removes the write protection of the MISC regis- ters (0x5326–0x532a). Writing another value set the		0x0	R/W	
Register (MISC_PROT)	(16 bits)								
					write protection.				
IRAM Size	0x5326	D15–9	-	reserved		_	-	-	
Select Register	(16 bits)	D8	DBADR	Debug base address select	1 0x0	0 0xfffc00	0	R/W	
(MISC_IRAMSZ)		D7–2	-	reserved		-	-	-	
		D1–0	IRAMSZ[1:0]	IRAM size select	IRAMSZ[1:0]	Size	0x0	R/W	
					0x3	reserved	1		
					0x2	reserved			
					0x1	reserved			
					0x0	reserved			
Vector Table	0x5328	D15–8		Vector table base address A[15:8]		–0xff	0x80	R/W	
Address Low	(16 bits)	D7–0	TTBR[7:0]	Vector table base address A[7:0]	0:	x0	0x0	R	
Register				(fixed at 0)					
(MISC_TTBRL)	0		I				I		l Outras hai
Vector Table	0x532a	D15-8	-	reserved	-		-	-	0 when being read.
Address High Register	(16 bits)	D7–0	TTBR[23:16]	Vector table base address	0x0–0xff		0x0	R/W	
(MISC_TTBRH)				A[23:16]					
PSR Register	0x532c	D15–8	L	reserved				_	0 when being read.
(MISC PSR)	(16 bits)	D15-6	- PSRIL[2:0]	PSR interrupt level (IL) bits	0v0 t	– o 0x7	- 0x0	– R	o when being read.
(	(10 513)	D7=5 D4	PSRIE	PSR interrupt enable (IE) bit	1 1 (enable)	0 007 0 0 (disable)	0.00	R	-
		D4 D3	PSRC	PSR carry (C) flag	1 1 (set)	0 0 (cleared)	0	R	-
		D3 D2	PSRC	PSR carry (C) liag	1 1 (set)	0 0 (cleared)	0	R	1
		D2 D1	PSRZ	PSR overnow (V) hag PSR zero (Z) flag	1 1 (set)	0 0 (cleared)	0	R	
		D1 D0	PSRZ			· · · ·	0	R	
			FORN	PSR negative (N) flag	1 1 (set)	0 (cleared)	0	к	

## 0x5340-0x5346

## **IR Remote Controller**

Register name	Address	Bit	Name	Function		Set	ting		Init.	R/W	Remarks
REMC	0x5340	D15–12		Carrier generator clock division		CGCLK[3:0]	Div	vision ratio	0x0	R/W	Source clock = PCLK
Configuration	(16 bits)			ratio select	L	_CCLK[3:0]		VISION TALIO			
Register						0xf		reserved			
(REMC_CFG)						0xe		1/16384			
						0xd		1/8192			
						0xc		1/4096			
						0xb		1/2048			
						0xa 0x9		1/1024 1/512			
						0x9 0x8		1/512			
		D11–8		Length counter clock division ratio		0x8 0x7		1/230	0x0	R/W	
				select		0x7 0x6		1/64			
						0x5		1/32			
						0x4		1/16			
						0x3		1/8			
						0x2		1/4			
						0x1		1/2			
						0x0		1/1			
		D7–2	-	reserved			-		_	-	0 when being read.
				REMC mode select		Receive		Transmit	0	R/W	
				REMC enable	1	Enable	0	Disable	0	R/W	
REMC Carrier	0x5342	D15–14		reserved			-		-	_	0 when being read.
Length Setup	(16 bits)		REMCL[5:0]	Carrier L length setup		0x0 t	o 0x	3f	0x0	R/W	
Register		D7–6	-	reserved			-		-	-	0 when being read.
(REMC_CAR)		D5–0	REMCH[5:0]	Carrier H length setup		0x0 t	o 0x	3f	0x0	R/W	
REMC Length	0x5344	D15-8	REMLEN[7:0]	Transmit/receive data length count		0x0 t	to 0x	ff	0x0	R/W	
Counter Register	(16 bits)			(down counter)							
(REMC_LCNT)		D7–1	-	reserved			-		-	-	0 when being read.
		D0	REMDT	Transmit/receive data	1	1 (H)	0	) (L)	0	R/W	
REMC Interrupt	0x5346	D15-11	-	reserved			_		-	-	0 when being read.
<b>Control Register</b>	(16 bits)	D10	REMFIF	Falling edge interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
(REMC_INT)		D9	REMRIF	Rising edge interrupt flag	1	interrupt	i	nterrupt not	0	R/W	
		D8	REMUIF	Underflow interrupt flag		occurred		occurred	0	R/W	
		D7–3	-	reserved			_		-	-	0 when being read.
				Falling edge interrupt enable		Enable		Disable	0	R/W	
		D1	REMRIE	Rising edge interrupt enable		Enable	0	Disable	0	R/W	
		D0	REMUIE	Underflow interrupt enable	1	Enable	0	Disable	0	R/W	

# 0x5380-0x5386

# A/D Converter

Register name	Address	Bit	Name	Function		Set	ting	Init.	R/W	Remarks
A/D Conversion	0x5380	D15-0	ADD[15:0]	A/D converted data		0x0 to	0x3ff	0x0	R	
Result Register	(16 bits)			ADD[9:0] are effective when						
(ADC10_ADD)				STMD = 0 (ADD[15:10] = 0)						
				ADD[15:6] are effective when						
				STMD = 1 (ADD[5:0] = 0)						
A/D Trigger/	0x5382	D15–14	-	reserved		-	_	-	-	0 when being read.
Channel Select	(16 bits)	D13–11	ADCE[2:0]	End channel select		0x0 t	o 0x7	0x0	R/W	
Register		D10-8	ADCS[2:0]	Start channel select		0x0 t	o 0x7	0x0	R/W	
(ADC10_TRG)		D7	STMD	Conversion result storing mode	1	ADD[15:6]	0 ADD[9:0]	0	R/W	
		D6	ADMS	Conversion mode select	1	Continuous	0 Single	0	R/W	
		D5–4	ADTS[1:0]	Conversion trigger select		ADTS[1:0]	Trigger	0x0	R/W	
						0x3	#ADTRG pin			
						0x2	reserved			
						0x1	T16 Ch.1			
						0x0	Software			
		D3	-	reserved		-	-	-		0 when being read.
		D2–0	ADST[2:0]	Sampling time setting		ADST[2:0]	Sampling time	0x7	R/W	
						0x7	9 cycles			
						0x6	8 cycles			
						0x5	7 cycles			
						0x4	6 cycles			
						0x3	5 cycles			
						0x2	4 cycles			
						0x1	3 cycles			
						0x0	2 cycles			

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
A/D Control/	0x5384	D15	-	reserved		-	_		-	-	0 when being read.
Status Register	(16 bits)	D14–12	ADICH[2:0]	Conversion channel indicator		0x0 t	o C	x7	0x0	R	
(ADC10_CTL)		D11	-	reserved		-	-		-	-	0 when being read.
		D10	ADIBS	ADC10 status	1	Busy	0	Idle	0	R	
		D9	ADOWE	Overwrite error flag	1	Error	0	Normal	0	R/W	Reset by writing 1.
		D8	ADCF	Conversion completion flag	1	Completed	0	Run/Stand- by	0	R	Reset when ADC10_ ADD is read.
		D7–6	-	reserved		-	-		-	-	0 when being read.
		D5	ADOIE	Overwrite interrupt enable	1	Enable		Disable	0	R/W	
		D4	ADCIE	Conversion completion int. enable	1	Enable	0	Disable	0	R/W	
		D3–2	-	reserved		-	-	,	-	-	0 when being read.
		D1	ADCTL	A/D conversion control	1	Start		Stop	0	R/W	
		D0	ADEN	ADC10 enable	1	Enable	0	Disable	0	R/W	
A/D Clock	0x5386	D15–4	-	reserved		-	-		-	-	0 when being read.
Control Register	(16 bits)	D3–0	ADDF[3:0]	A/D converter clock division ratio		ADDF[3:0]	C	Division ratio	0x0	R/W	Source clock = PCLK
(ADC10_CLK)				select		Oxf		reserved			
						0xe		1/32768			
						0xd		1/16384			
						0xc		1/8192			
						0xb		1/4096			
						0xa		1/2048			
						0x9		1/1024			
						0x8		1/512			
						0x7		1/256			
						0x6		1/128			
						0x5		1/64			
						0x4		1/32			
						0x3		1/16			
						0x2		1/8			
						0x1		1/4			
						0x0		1/2			

# 0x5067, 0x53a0–0x53ae

# **R/F Converter**

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
RFC Clock	0x5067	D7–6	-	reserved		-	_		-	-	0 when being read.
Control Register (RFC_CLK)	(8 bits)	D5–4	CLKDIV [1:0]	RFC clock division ratio select	C	0x3 0x2 0x1	D	1/8 1/4 1/2	0x0	R/W	When the clock source is IOSC or OSC3
		D3–2	CLKSRC [1:0]	RFC clock source select	С	0x0 LKSRC[1:0] 0x3 0x2 0x1 0x0	С	1/1 reserved OSC3 OSC1 IOSC	0x1	R/W	
		D1	-	reserved		-	-		-	-	0 when being read.
		D0	CLKEN	RFC clock enable	1	Enable	0	Disable	0	R/W	
RFC Control	0x53a0	D15-8	-	reserved	Î	-	_	.^	-	-	0 when being read.
Register	(16 bits)	D7	CONEN	Continuous oscillation enable	1	Enable	0	Disable	0	R/W	0
(RFC_CTL)	. ,	D6	EVTEN	Event counter mode enable	1	Enable	0	Disable	0	R/W	
		D5–4	SMODE[1:0]	Sensor oscillation mode select	2	<u>SMODE[1:0]</u> 0x3 0x2 0x1 0x0	A	Sensor reserved C capacitive AC resistive DC resistive	0x0	R/W	
		D3–2	-	reserved					-	-	0 when being read.
		D1 D0		Conversion channel select RFC enable	-	Ch.1 Enable		Ch.0 Disable	0	R/W R/W	
<b>RFC Oscillation</b>	0x53a2	D15–3	-	reserved		-	-		-	-	0 when being read.
Trigger Register (RFC_TRG)	(16 bits)	D2 D1 D0	SSENA	Sensor B oscillation control/status Sensor A oscillation control/status Reference oscillation control/status	_	Start/Run Start/Run Start/Run	0	Stop Stop Stop	0 0 0	R/W R/W R/W	
RFC Measurement Counter Low Register (RFC_MCL)	<b>0x53a4</b> (16 bits)	D15–0	MC[15:0]	Measurement counter low-order 16-bit data		0x0-	0xf	fff	0x0	R/W	
RFC Measurement Counter High Register (RFC_MCH)	<b>0x53a6</b> (16 bits)	D15–8 D7–0	MC[23:16]	reserved Measurement counter high-order 8-bit data		0x0-	- -0x	ff	– 0x0	– R/W	0 when being read.

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
RFC Time Base	0x53a8	D15–0	TC[15:0]	Time base counter low-order 16-	Γ	0x0-	-0x1	ifff	0x0	R/W	
Counter Low	(16 bits)			bit data							
Register (RFC_TCL)											
<b>RFC</b> Time Base	0x53aa	D15-8	-	reserved		-	-		-	-	0 when being read.
Counter High	(16 bits)	D7–0	TC[23:16]	Time base counter high-order		0x0-	-0x	ff	0x0	R/W	
Register (RFC_TCH)				8-bit data							
RFC Interrupt	0x53ac	D15–5	-	reserved	Γ	-	_		-	-	0 when being read.
Mask Register	(16 bits)	D4	OVTCIE	TC overflow error interrupt enable	1	Enable	0	Disable	0	R/W	
(RFC_IMSK)		D3	OVMCIE	MC overflow error interrupt enable	1	Enable	0	Disable	0	R/W	
		D2	ESENBIE	Sensor B oscillation completion interrupt enable	1	Enable	0	Disable	0	R/W	
		D1	ESENAIE	Sensor A oscillation completion interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	EREFIE	Reference oscillation completion interrupt enable	1	Enable	0	Disable	0	R/W	
RFC Interrupt	0x53ae	D15–5	-	reserved		-	-		-	-	0 when being read.
Flag Register	(16 bits)	D4	OVTCIF	TC overflow error interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
(RFC_IFLG)		D3	OVMCIF	MC overflow error interrupt flag	1	interrupt		interrupt not	0	R/W	
		D2	ESENBIF	Sensor B oscillation completion interrupt flag		occurred		occurred	0	R/W	
		D1	ESENAIF	Sensor A oscillation completion interrupt flag					0	R/W	
		D0	EREFIF	Reference oscillation completion interrupt flag					0	R/W	

# 0x5068, 0x5400-0x540c

# 16-bit PWM Timer Ch.0

Register name	Address	Bit	Name	Function	Γ	Set	ting	3		Init.	R/W	Remarks
T16A Clock	0x5068	D7–4		Clock division ratio select	İ	·		ivision	ratio	0x0	R/W	
Control Register		- · ·	[3:0]			CLKDIV[3:0]		SC3 or		0,10		
Ch.0	(0 5.10)		[010]			[]		OSC				
(T16A CLK0)						0xf	<u> </u>	_	-			
(						0xe	1/-	16384	-			
						0xd	1/	8192	-			
						0xc		4096	-			
						0xb		2048	-			
						0xa		1024	-			
						0x9 0x8		/512 /256	- 1/256			
						0x7			1/128			
						0x6		1/64	1/64			
						0x5		1/32	1/32			
						0x4	-	1/16	1/16			
						0x3		1/8	1/8			
						0x2		1/4	1/4			
						0x1 0x0		1/2 1/1	1/2 1/1			
		D3-2	CLKSRC	Clock source select		LKSRC[1:0]		lock sc	., .	0x0	R/W	
			[1:0]	CIOCK SOULCE SELECT	Ľ	0x3	-	ternal		0.00	n/ v v	
			[1.0]			0x3 0x2	= '	OSC				
						0x2 0x1		OSC	-			
						0x1 0x0		IOSC				
		D1	MULTIMD	Multi-comparator/capture mode	1	Multi	0	Norm		0		T16A CLK0
			MOLIMB	select	l'	watt	0	NOTIN	ai	0	11/11	TIOA_OLINO
			_	reserved		-	_			-	-	T16A CLK1-3
												0 when being read.
		D0	CLKEN	Count clock enable	1	Enable	0	Disab	le	0	R/W	<u> </u>
T16A Counter	0x5400	D15–7	-	reserved		-	_			-	-	0 when being read.
Ch.0 Control	(16 bits)	D6	-	reserved (S1C17705)			_			-	-	
Register			нсм	Half clock mode enable (S1C17703)				Disabl	e	0	R/W	
(T16A_CTL0)		D5–4	CCABCNT	Counter select	C	CABCNT[1:0]	C	Counter	r Ch.	0x0	R/W	
			[1:0]			0x3		Ch.3	3			
						0x2		Ch.2				
						0x1		Ch.1				
						0x0		Ch.(	-			
		D3	CBUFEN	Compare buffer enable	-	Enable		Disabl		0	R/W	
		D2	TRMD	Count mode select		One-shot		Repea		0	R/W	
		D1	PRESET	Counter reset (S1C17705)		Reset		Ignore		0	W	0 when being read.
				Counter reset (S1C17703)		Reset		Ignore		0	W	
		<b>D0</b>	DDUN			Reset state		Finish	ed	0	R	
			PRUN	Counter run/stop control	11	Run	_	Stop		0	R/W	
T16A Counter	0x5402	D15–0	T16ATC	Counter data		0x0 to	х0 с	ttff		0x0	R	
Ch.0 Data	(16 bits)		[15:0]	T16ATC15 = MSB								
Register (T16A_TC0)				T16ATC0 = LSB								

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
T16A	0x5404	D15-14	CAPBTRG	Capture B trigger select	CA	PBTRG[1:0]	Т	rigger edge	0x0	R/W	
Comparator/	(16 bits)		[1:0]			0x3		1 and ↓			
Capture Ch.0						0x2		$\downarrow$			
Control Register						0x1		↑ (			
(T16A_CCCTL0)						0x0		None			
		D13–12	TOUTBMD	TOUT B mode select	ТО	UTBMD[1:0]		Mode	0x0	R/W	
			[1:0]			0x3		np B: ↑ or ↓			
						0x2		np A: ↑ or ↓			
						0x1	cn	np A: ↑, B:↓			
						0x0		Off			
		D11-10		reserved		-	_		-	-	0 when being read.
		D9	TOUTBINV	TOUT B invert		Invert		Normal	0	R/W	
		D8	CCBMD	T16A_CCB register mode select		Capture	_	Comparator	0	R/W	
		D7–6	CAPATRG	Capture A trigger select	CA	PATRG[1:0]	Г	rigger edge	0x0	R/W	
			[1:0]			0x3		↑and↓			
						0x2		$\stackrel{\downarrow}{\uparrow}$			
						0x1		·			
		D5 4	TOUTAMD	TOUT A mode select		0x0	-	None	00	B/W	
		D5–4		TOUT A mode select		UTAMD[1:0]		Mode	0x0	H/W	
			[1:0]			0x3		np B: ↑ or ↓			
						0x2 0x1		וף A: îor↓ A: î, B:↓			
						0x0	CII	iр A: ⊺, Б:↓ Off			
		D3–2	_	reserved	-	0x0		UI	_		0 when being read.
		D3-2 D1	TOUTAINV	TOUT A invert	1	Invert	_   0	Normal	0	R/W	o when being lead.
		D0	CCAMD	T16A_CCA register mode select		Capture		Comparator	0	R/W	
T16A	0x5406	-	CCA[15:0]	Compare/capture A data		0x0 to	_	· · · · · · · · · · · · · · · · · · ·	0x0	R/W	
Comparator/	(16 bits)	010 0	007[10.0]	CCA15 = MSB		0.00			0.00		
Capture Ch.0 A	(10 510)			CCA0 = LSB							
Data Register				0000 - 200							
(T16A_CCA0)											
T16A	0x5408	D15–0	CCB[15:0]	Compare/capture B data		0x0 to	5 OX	dfff	0x0	R/W	
Comparator/	(16 bits)			CCB15 = MSB							
Capture Ch.0 B	` '			CCB0 = LSB							
Data Register											
(T16A_CCB0)											
T16A	0x540a	D15–6	-	reserved			_		_	-	0 when being read.
Comparator/	(16 bits)	D5	CAPBOWIE	Capture B overwrite interrupt enable	1	Enable	0	Disable	0	R/W	U U U
Capture Ch.0		D4	CAPAOWIE	Capture A overwrite interrupt enable		Enable	0	Disable	0	R/W	1
Interrupt Enable		D3	CAPBIE	Capture B interrupt enable		Enable	0	Disable	0	R/W	1
Register		D2	CAPAIE	Capture A interrupt enable		Enable		Disable	0	R/W	]
(T16A_IEN0)		D1	CBIE	Compare B interrupt enable	1	Enable		Disable	0	R/W	
		D0	CAIE	Compare A interrupt enable	1	Enable	0	Disable	0	R/W	
T16A	0x540c	D15–6	-	reserved			_		-	-	0 when being read.
Comparator/	(16 bits)	D5	CAPBOWIF	Capture B overwrite interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Capture Ch.0		D4	CAPAOWIF	Capture A overwrite interrupt flag	1	interrupt		interrupt not	0	R/W	
Interrupt Flag		D3	CAPBIF	Capture B interrupt flag	]	occurred		occurred	0	R/W	]
Register		D2	CAPAIF	Capture A interrupt flag					0	R/W	
(T16A_IFLG0)		D1	CBIF	Compare B interrupt flag	1		1		0	R/W	
(TIDA_ILEGO)		D0	CAIF	Compare A interrupt flag					0	R/W	

# 0x5069, 0x5420–0x542c

## 16-bit PWM Timer Ch.1

Register name	Address	Bit	Name	Function		Set	ting			Init.	R/W	Remarks
T16A Clock	0x5069	D7–4	CLKDIV	Clock division ratio select			Di	vision	ratio	0x0	R/W	
Control Register Ch.1	(8 bits)		[3:0]		C	LKDIV[3:0]	OS	C3 or SC				
(T16A_CLK1)					-	0xf		_	-			
· · _ · /						0xe		6384	-			
						0xd		192	_			
						0xc 0xb		096	_			
						0xa		024	_			
						0x9	1/	512	-			
						0x8			1/256			
						0x7 0x6		128 /64	1/128 1/64			
						0x5		/32	1/32			
						0x4		/16	1/16			
						0x3 0x2		/8 /4	1/8 1/4			
						0x1 0x0	1	/2 /1	1/2 1/1			
		D3–2	CLKSRC	Clock source select	CL	.KSRC[1:0]		ock so		0x0	R/W	
			[1:0]			0x3	-	ernal				
						0x2		OSC	3			
						0x1		OSC				
						0x0		IOSC			<b>D</b> 44	
		D1	MULTIMD	Multi-comparator/capture mode select		Multi	0	Norma	ai	0	R/W	T16A_CLK0
			-	reserved		-	-			-	_	T16A_CLK1-3 0 when being read.
		D0	CLKEN	Count clock enable	1	Enable	0	Disab	le	0	R/W	
T16A Counter	0x5420	D15–7	-	reserved		-				-	_	0 when being read.
Ch.1 Control	(16 bits)	D6	-	reserved (S1C17705)				<u>.</u>		-	-	
Register (T16A_CTL1)		D5-4	HCM CCABCNT	Half clock mode enable (S1C17703) Counter select		Enable ABCNT[1:0]		Disable Dunter		0 0x0	R/W R/W	
(ITOA_CIEI)		05-4	[1:0]		00	0x3		Ch.3		0.00		
			[]			0x2		Ch.2				
						0x1		Ch.1				
						0x0		Ch.0	)			
		D3	CBUFEN	Compare buffer enable		Enable		Disabl		0	R/W	
		D2	TRMD	Count mode select		One-shot		Repea		0	R/W	
		D1	PRESET	Counter reset (S1C17705) Counter reset (S1C17703)		Reset Reset		gnore anore		0	W	0 when being read.
					$\vdash$	Reset state		Finishe		0	R	
		D0	PRUN	Counter run/stop control		Run		Stop		0	R/W	
T16A Counter	0x5422	D15-0	T16ATC	Counter data		0x0 to	o Oxf	fff		0x0	R	
Ch.1 Data	(16 bits)		[15:0]	T16ATC15 = MSB								
Register				T16ATC0 = LSB								
(T16A_TC1)		D 45 44	0400700				<b>Γ</b> . τ.				DAM	
T16A Comparator/	0x5424	D15-14	CAPBTRG	Capture B trigger select	CA	PBTRG[1:0] 0x3	Iri	gger e ↑ and		0x0	R/W	
Capture Ch.1	(16 bits)		[1:0]			0x3 0x2		∣anu	¥			
Control Register						0x1		Ť				
(T16A_CCCTL1)						0x0		None	e			
		D13–12	TOUTBMD	TOUT B mode select	TO	UTBMD[1:0]		Mod		0x0	R/W	
			[1:0]			0x3		b B:↑				
								A:↑				
						0x1 0x0	Cmb	o A: ↑, Off				
		D11–10	-	reserved	-		_	UI		_	_	0 when being read.
		D11 10	TOUTBINV	TOUT B invert	11	nvert	0	Norma	al	0	R/W	
		D8	CCBMD	T16A_CCB register mode select	1 (	Capture	0	Compa	arator	0	R/W	
		D7–6	CAPATRG	Capture A trigger select	CA	PATRG[1:0]	Tri	gger e		0x0	R/W	
			[1:0]			0x3		1 and	$\downarrow$			
						0x2 0x1		↓ ↑				
						0x1 0x0		None	e			
		D5–4	TOUTAMD	TOUT A mode select	то	UTAMD[1:0]		Mod	е	0x0	R/W	
			[1:0]			0x3	cmp	b B: ↑	or ↓			
						0x2		• A: ↑				
						0x1 0x0	cmp	o A: ↑, Off				
		D3–2	-	reserved		-	-			-	_	0 when being read.
		D1	TOUTAINV	TOUT A invert		nvert		Norma		0	R/W	
		D0	CCAMD	T16A_CCA register mode select	110	Capture		Compa //	arator	0 0x0	R/W	
T16A	0.400	D45 2	00000000									
T16A Comparator/	0x5426 (16 bits)	D15–0	CCA[15:0]	Compare/capture A data		0x0 to				0.00	R/W	
T16A Comparator/ Capture Ch.1 A	<b>0x5426</b> (16 bits)	D15–0	CCA[15:0]	Compare/capture A data CCA15 = MSB CCA0 = LSB		0x0 tc	D UXI			0.00	n/ vv	
Comparator/		D15–0	CCA[15:0]	CCA15 = MSB		0x0 to	o Uxi			0.00	n/ vv	
Comparator/ Capture Ch.1 A		D15–0	CCA[15:0]	CCA15 = MSB		0x0 to	o Uxi			0.00	n/ v v	

#### APPENDIX A LIST OF I/O REGISTERS

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
T16A	0x5428	D15–0	CCB[15:0]	Compare/capture B data		0x0 to	0	dfff	0x0	R/W	
Comparator/	(16 bits)			CCB15 = MSB							
Capture Ch.1 B				CCB0 = LSB							
Data Register											
(T16A_CCB1)											
T16A	0x542a	D15–6	-	reserved		-	-		-	-	0 when being read.
Comparator/	(16 bits)	D5	CAPBOWIE	Capture B overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Capture Ch.1		D4	CAPAOWIE	Capture A overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Interrupt Enable		D3	CAPBIE	Capture B interrupt enable	1	Enable	0	Disable	0	R/W	
Register		D2	CAPAIE	Capture A interrupt enable	1	Enable	0	Disable	0	R/W	
(T16A_IEN1)		D1	CBIE	Compare B interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	CAIE	Compare A interrupt enable	1	Enable	0	Disable	0	R/W	
T16A	0x542c	D15–6	-	reserved		-	-		-	-	0 when being read.
Comparator/	(16 bits)	D5	CAPBOWIF	Capture B overwrite interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Capture Ch.1		D4	CAPAOWIF	Capture A overwrite interrupt flag		interrupt		interrupt not	0	R/W	
Interrupt Flag		D3	CAPBIF	Capture B interrupt flag		occurred		occurred	0	R/W	
Register		D2	CAPAIF	Capture A interrupt flag					0	R/W	
(T16A_IFLG1)		D1	CBIF	Compare B interrupt flag					0	R/W	
		D0	CAIF	Compare A interrupt flag					0	R/W	

# 0x506a, 0x5440–0x544c

# 16-bit PWM Timer Ch.2

Register name	Address	Bit	Name	Function	Se	tting	Init.	R/W	Remarks
T16A Clock	0x506a	D7–4	CLKDIV	Clock division ratio select		Division ratio	0x0	R/W	
Control Register	(8 bits)		[3:0]		CLKDIV[3:0]	OSC3 or OSC	ī		
Ch.2	. ,					IOSC			
(T16A_CLK2)					0xf		1		
,					0xe	1/16384 –			
					0xd	1/8192 –			
					0xc	1/4096 -			
					0xb	1/2048 -			
					0xa 0x9	1/1024 – 1/512 –			
					0x8	1/256 1/256	5		
					0x7	1/128 1/128			
					0x6	1/64 1/64			
					0x5	1/32 1/32			
					0x4	1/16 1/16			
					0x3	1/8 1/8			
					0x2	1/4 1/4 1/2 1/2			
					0x1 0x0				
		D3–2	CLKSRC	Clock source select	CLKSRC[1:0]	Clock source	0x0	R/W	1
			[1:0]		0x3	External clock			
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			
		D1	MULTIMD	Multi-comparator/capture mode select	1 Multi	0 Normal	0	R/W	T16A_CLK0
			-	reserved		-	-	-	T16A_CLK1-3
									0 when being read.
		D0	CLKEN	Count clock enable	1 Enable	0 Disable	0	R/W	
T16A Counter	0x5440	D15–7	-	reserved		-	-	-	0 when being read.
Ch.2 Control	(16 bits)	D6	-	reserved (S1C17705)		-	-	-	
Register			нсм	Half clock mode enable (S1C17703)		0 Disable	0	R/W	
(T16A_CTL2)		D5–4	CCABCNT	Counter select	CCABCNT[1:0		0x0	R/W	
			[1:0]		0x3	Ch.3			
					0x2	Ch.2			
					0x1	Ch.1			
					0x0	Ch.0			-
		D3	CBUFEN	Compare buffer enable	1 Enable	0 Disable	0	R/W	-
		D2	TRMD PRESET	Count mode select	1 One-shot	0 Repeat	0	R/W	
		D1	PRESEI	Counter reset (S1C17705)	1 Reset	0 Ignored	0	W	0 when being read.
				Counter reset (S1C17703)	1 Reset 1 Reset state	0 Ignored 0 Finished	0	W R	-
		D0	PRUN	Counter run/stop control	1 Run	0 Stop	0	R/W	1
T16A Counter	0x5442		T16ATC	Counter data		o 0xffff	0x0	R	
Ch.2 Data	(16 bits)	2.00	[15:0]	T16ATC15 = MSB					
Register	(		,	T16ATC0 = LSB					
(T16A_TC2)									
(110A_102)			l	1	1		1	I	1

#### APPENDIX A LIST OF I/O REGISTERS

Register name Addr	ress B	Bit	Name	Function		Setti	ng	Init.	R/W	Remarks
T16A 0x54	444 D15	5-14	CAPBTRG	Capture B trigger select	CAPBTRG	a[1:0]	Trigger edge	0x0	R/W	
Comparator/ (16 b	bits)		[1:0]	33	0x3		1 and ↓			
Capture Ch.2	,				0x2		1			
Control Register					0x1		↑			
(T16A_CCCTL2)					0x0		None			
(TIDA_CCCTL2)	D13	2 12	TOUTBMD	TOUT B mode select	TOUTBMD	10.11	Mode	0x0	R/W	
			[1:0]	TOOT Diffiode select	0x3		mp B: ↑ or ↓	0.00	10,00	
			[1.0]		0x3 0x2		mp A: ↑ or ↓			
					0x2 0x1		mp A: ↑ 0 ↓ mp A: ↑, B:↓			
					0x0		Off			
	D11	1-10		reserved	0.00		011			0 when being read.
		-	- Toutbinv	TOUT B invert	1 Invert		0 Normal	0	_ R/W	o when being read.
		-						-		
		-	CCBMD	T16A_CCB register mode select	1 Capture		0 Comparator	0	R/W	
			CAPATRG	Capture A trigger select	CAPATRG	[1:0]	Trigger edge	0x0	R/W	
			[1:0]		0x3		↑and↓			
					0x2		Ļ			
					0x1		↑			
					0x0		None			
	D5		TOUTAMD	TOUT A mode select	TOUTAMD		Mode	0x0	R/W	
			[1:0]		0x3		mp B: ↑ or ↓			
					0x2		mpA:↑or↓			
					0x1	c	mp A: ↑, B:↓			
					0x0		Off			
	-	3–2 ·	-	reserved		-		-	_	0 when being read.
			TOUTAINV	TOUT A invert	1 Invert		0 Normal	0	R/W	
		00	CCAMD	T16A_CCA register mode select	1 Capture	e (	0 Comparator	0	R/W	
T16A 0x54	446 D1	5–0	CCA[15:0]	Compare/capture A data	C	0x0 to 0	Oxffff	0x0	R/W	
Comparator/ (16 b	bits)			CCA15 = MSB						
Capture Ch.2 A	· ·			CCA0 = LSB						
Data Register										
(T16A_CCA2)										
T16A 0x54	448 D1	5_0	CCB[15:0]							
	110   0 !!			Compare/capture B data	0	) v0 to (	Oxffff	0x0	R/W	
Capture Ch.2 B	hite)		CCD[15.0]	Compare/capture B data	C	0x0 to 0	Dxffff	0x0	R/W	
Data Register	bits)		000[10.0]	CCB15 = MSB	C	0x0 to (	Dxffff	0x0	R/W	
(T16A_CCB2)	bits)		000[10.0]		C	0x0 to (	Dxffff	0x0	R/W	
	bits)		CCD[13.0]	CCB15 = MSB	C	0x0 to (	Dxffff	0x0	R/W	
	,		сов[13.0]	CCB15 = MSB CCB0 = LSB	C	0x0 to (	Dxffff			0 when being road
	44a D1	5-6	-	CCB15 = MSB CCB0 = LSB reserved					_	0 when being read.
Comparator/ (16 b	44a D1: bits) D	5-6 · 05	- CAPBOWIE	CCB15 = MSB CCB0 = LSB reserved Capture B overwrite interrupt enable	1 Enable	(	0 Disable	- 0	– R/W	0 when being read.
Comparator/ (16 t Capture Ch.2	44a D1: bits) D	5–6 05 04	- CAPBOWIE CAPAOWIE	CCB15 = MSB CCB0 = LSB reserved Capture B overwrite interrupt enable Capture A overwrite interrupt enable	1 Enable 1 Enable	-	0 Disable	- 0 0	– R/W R/W	0 when being read.
Comparator/ (16 b Capture Ch.2 Interrupt Enable	<b>44a</b> D1: bits) D D	5–6 05 04 03	- CAPBOWIE CAPAOWIE CAPBIE	CCB15 = MSB CCB0 = LSB reserved Capture B overwrite interrupt enable Capture A overwrite interrupt enable Capture B interrupt enable	1 Enable 1 Enable 1 Enable	- (	0 Disable 0 Disable 0 Disable 0 Disable	- 0 0 0	– R/W R/W R/W	0 when being read.
Comparator/ (16 b Capture Ch.2 Interrupt Enable Register	<b>44a</b> D1: bits) D D D D	5–6 05 04 03 02	- CAPBOWIE CAPAOWIE CAPBIE CAPAIE	CCB15 = MSB CCB0 = LSB reserved Capture B overwrite interrupt enable Capture B interrupt enable Capture B interrupt enable Capture A interrupt enable	1 Enable 1 Enable 1 Enable 1 Enable 1 Enable		0 Disable 0 Disable 0 Disable 0 Disable 0 Disable	- 0 0 0	– R/W R/W R/W	0 when being read.
Comparator/ (16 b Capture Ch.2 Interrupt Enable	44a D1: bits) D D D D D D	5-6 05 04 03 02 01	- CAPBOWIE CAPAOWIE CAPBIE CAPAIE CBIE	CCB15 = MSB CCB0 = LSB reserved Capture B overwrite interrupt enable Capture A overwrite interrupt enable Capture A interrupt enable Capture A interrupt enable Compare B interrupt enable	1 Enable 1 Enable 1 Enable 1 Enable 1 Enable 1 Enable		0 Disable 0 Disable 0 Disable 0 Disable 0 Disable	- 0 0 0 0 0	– R/W R/W R/W R/W	0 when being read.
Comparator/ Capture Ch.2 Interrupt Enable Register (T16A_IEN2)	44a D11 bits) D D D D D D D D D D D D D D D D D D D	5-6 05 04 03 02 01 00	- CAPBOWIE CAPAOWIE CAPBIE CAPAIE	CCB15 = MSB CCB0 = LSB reserved Capture B overwrite interrupt enable Capture A overwrite interrupt enable Capture A interrupt enable Compare B interrupt enable Compare A interrupt enable	1 Enable 1 Enable 1 Enable 1 Enable 1 Enable		0 Disable 0 Disable 0 Disable 0 Disable 0 Disable	- 0 0 0 0 0 0	– R/W R/W R/W R/W R/W	
Comparator/ Capture Ch.2 Interrupt Enable Register (T16A_IEN2)	44a D11 bits) D D D D D D D D D D D 11 0 D D 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	5-6 05 04 03 02 01 00 5-6	- CAPBOWIE CAPAOWIE CAPBIE CAPAIE CBIE CAIE -	CCB15 = MSB CCB0 = LSB reserved Capture B overwrite interrupt enable Capture A overwrite interrupt enable Capture A interrupt enable Compare B interrupt enable Compare A interrupt enable reserved	1 Enable 1 Enable 1 Enable 1 Enable 1 Enable 1 Enable 1 Enable		Disable       Disable       Disable       Disable       Disable       Disable       Disable       Disable       Disable	- 0 0 0 0 0 0 0 0 0 -	- R/W R/W R/W R/W R/W R/W	0 when being read.
Comparator/ Capture Ch.2 Interrupt Enable Register (T16A_IEN2) T16A 0x54 Comparator/ (16 t	44a D1: bits) D D D D D 44c D1: bits) D	5-6 05 04 03 02 01 00 5-6 05	- CAPBOWIE CAPAIE CAPBIE CAPBIE CBIE CAIE - CAIE	CCB15 = MSB CCB0 = LSB reserved Capture B overwrite interrupt enable Capture A overwrite interrupt enable Capture A interrupt enable Compare B interrupt enable Compare A interrupt enable reserved Capture B overwrite interrupt flag	1 Enable 1 Enable 1 Enable 1 Enable 1 Enable 1 Enable 1 Enable		Disable     Disable     Disable     Disable     Disable     Disable     Disable     Disable     Disable	- 0 0 0 0 0 0 0 0 0 0	- R/W R/W R/W R/W R/W R/W R/W	
Comparator/ Capture Ch.2 Interrupt Enable Register (T16A_IEN2) T16A Comparator/ Capture Ch.2	44a D1: bits) D D D D D D D D D D D D D D D D D D D	5-6 05 04 03 02 01 00 5-6 05 04	- CAPBOWIE CAPAIE CAPAIE CBIE CAIE - CAPBOWIF CAPAOWIF	CCB15 = MSB CCB0 = LSB reserved Capture B overwrite interrupt enable Capture B overwrite interrupt enable Capture B interrupt enable Compare B interrupt enable Compare A interrupt enable reserved Capture B overwrite interrupt flag Capture B overwrite interrupt flag	1 Enable 1 Enable 1 Enable 1 Enable 1 Enable 1 Enable 1 Enable		Disable       Disable	- 0 0 0 0 0 0 0 0 0 0	- R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Comparator/ Capture Ch.2 Interrupt Enable Register (T16A_IEN2) T16A 0x54 Comparator/ (16 t	44a         D11           bits)         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D	5-6 05 04 02 01 00 5-6 05 04 03	- CAPBOWIE CAPAIE CAPAIE CBIE CAIE - CAPBOWIF CAPBOWIF CAPBIF	CCB15 = MSB CCB0 = LSB reserved Capture B overwrite interrupt enable Capture A overwrite interrupt enable Capture A interrupt enable Compare B interrupt enable Compare B interrupt enable reserved Capture B overwrite interrupt flag Capture B overwrite interrupt flag	1 Enable 1 Enable 1 Enable 1 Enable 1 Enable 1 Enable 1 Enable		Disable     Disable     Disable     Disable     Disable     Disable     Disable     Disable     Disable	- 0 0 0 0 0 0 0 0 0 0 0	- R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Comparator/ Capture Ch.2 Interrupt Enable Register (T16A_IEN2) T16A Comparator/ Capture Ch.2	44a         D11           bits)         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D	5-6 05 04 02 01 00 5-6 05 04 03	- CAPBOWIE CAPAIE CAPAIE CBIE CAIE - CAPBOWIF CAPAOWIF	CCB15 = MSB CCB0 = LSB reserved Capture B overwrite interrupt enable Capture B overwrite interrupt enable Capture B interrupt enable Compare B interrupt enable Compare A interrupt enable reserved Capture B overwrite interrupt flag Capture B overwrite interrupt flag	1 Enable 1 Enable 1 Enable 1 Enable 1 Enable 1 Enable 1 Enable		Disable       Disable	- 0 0 0 0 0 0 0 0 0 0	- R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Comparator/ Capture Ch.2 Interrupt Enable Register (T16A_IEN2) T16A Comparator/ Capture Ch.2 Interrupt Flag	44a         D11           bits)         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D           D         D      D         D	5-6 05 04 03 02 01 00 5-6 05 05 04 03 02	- CAPBOWIE CAPAIE CAPAIE CBIE CAIE - CAPBOWIF CAPBOWIF CAPBIF	CCB15 = MSB CCB0 = LSB reserved Capture B overwrite interrupt enable Capture A overwrite interrupt enable Capture A interrupt enable Compare B interrupt enable Compare B interrupt enable reserved Capture B overwrite interrupt flag Capture B overwrite interrupt flag	1 Enable 1 Enable 1 Enable 1 Enable 1 Enable 1 Enable 1 Enable		Disable       Disable	- 0 0 0 0 0 0 0 0 0 0 0	- R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.

## 0x506b, 0x5460-0x546c

## 16-bit PWM Timer Ch.3

Register name	Address	Bit	Name	Function	Set	ting		Init.	R/W	Remarks
T16A Clock	0x506b	D7–4	CLKDIV	Clock division ratio select		Division		0x0	R/W	
Control Register	(8 bits)		[3:0]		CLKDIV[3:0]	OSC3 or	OSC1			
Ch.3						IOSC				
(T16A_CLK3)					0xf 0xe	_ 1/16384	_			
					0xd	1/8192	_			
					0xc	1/4096	-			
					0xb	1/2048	-			
					0xa 0x9	1/1024 1/512	_			
					0x8	1/256	1/256			
					0x7	1/128	1/128			
					0x6	1/64	1/64			
					0x5 0x4	1/32 1/16	1/32 1/16			
					0x4 0x3	1/8	1/8			
					0x2	1/4	1/4			
					0x1	1/2	1/2			
		D3-2	CLKSRC	Clock source select		1/1 Clock or	1/1	0x0	R/W	
		D3-2	[1:0]	Clock source select	CLKSRC[1:0] 0x3	Clock so		UXU	H/VV	
			[1.0]		0x3 0x2	External OSC				
					0x2 0x1	osc				
					0x0	1050				
		D1	MULTIMD	Multi-comparator/capture mode	1 Multi	0 Norm		0	R/W	T16A_CLK0
				select						
			-	reserved	-	-		-	-	T16A_CLK1-3
		D0	CLKEN	Count clock enable	1 Enable	0 Disab	0 Disable		R/W	0 when being read.
T16A Counter	0x5460	D15–7		reserved			10	0	- H/W	0 when being read.
Ch.3 Control	(16 bits)	D13=7	_	reserved (S1C17705)		_		_		o when being lead.
Register	(10 510)	00	нсм	Half clock mode enable (S1C17703)	1 Enable	0 Disabl	e	0	R/W	
(T16A_CTL3)		D5-4	CCABCNT	Counter select	CCABCNT[1:0]	Counter		0x0	R/W	
( · _ · · ,			[1:0]		0x3	Ch.				
					0x2	Ch.2	2			
					0x1	Ch.				
				-	0x0	Ch.(		-		
		D3	CBUFEN	Compare buffer enable	1 Enable	0 Disabl		0	R/W	
		D2 D1	TRMD PRESET	Count mode select	1 One-shot 1 Reset	0 Repea 0 Ignore		0	R/W W	0 when being read
			PRESEI	Counter reset (S1C17705) Counter reset (S1C17703)	1 Reset	0 Ignore		0	W	0 when being read.
					1 Reset state	0 Finish		0	R	
		D0	PRUN	Counter run/stop control	1 Run	0 Stop	ou	0	R/W	
T16A Counter	0x5462	D15-0	T16ATC	Counter data	0x0 to	0xffff		0x0	R	
Ch.3 Data	(16 bits)		[15:0]	T16ATC15 = MSB						
Register				T16ATC0 = LSB						
(T16A_TC3)										
T16A	0x5464	D15–14	CAPBTRG	Capture B trigger select	CAPBTRG[1:0]	Trigger		0x0	R/W	
Comparator/	(16 bits)		[1:0]		0x3	↑ and	1↓			
Capture Ch.3 Control Register					0x2 0x1	↓ ↑				
(T16A_CCCTL3)					0x0	Non	۵			
(. 104_000120)		D13-12	TOUTBMD	TOUT B mode select	TOUTBMD[1:0]	Mod		0x0	R/W	
			[1:0]		0x3	cmp B:↑		20		
			· ·			cmp A:↑				
					0x1	cmp A: ↑,	, B:↓			
					0x0	Off				
		D11-10		reserved	-	-		-	-	0 when being read.
		D9	TOUTBINV	TOUT B invert	1 Invert	0 Norma		0	R/W	
		D8 D7–6	CCBMD CAPATRG	T16A_CCB register mode select Capture A trigger select	1 Capture CAPATRG[1:0]	0 Comp Trigger		0 0x0	R/W R/W	
			[1:0]	Capture A trigger select	0x3	1rigger ( ↑ and		0.00		
			r		0x3 0x2		• •			
					0x1	Î ↑				
					0x0	Non	е			
		D5–4	TOUTAMD	TOUT A mode select	TOUTAMD[1:0]	Mod	е	0x0	R/W	
			[1:0]		0x3	cmp B:↑				
					0x2	cmp A:↑				
						cmp A: ↑,				
		D3-2	_	reserved	0x0	Off		_	-	0 when being read.
		D1	TOUTAINV	TOUT A invert	1 Invert	0 Norma		0	R/W	g
		D0	CCAMD	T16A_CCA register mode select	1 Capture	0 Comp	arator	0	R/W	
	0x5466	D15–0	CCA[15:0]	Compare/capture A data	0x0 to	0xffff		0x0	R/W	
T16A										
Comparator/	(16 bits)			CCA15 = MSB						
Comparator/ Capture Ch.3 A				CCA15 = MSB CCA0 = LSB						
Comparator/										

#### APPENDIX A LIST OF I/O REGISTERS

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
T16A	0x5468	D15–0	CCB[15:0]	Compare/capture B data		0x0 to	0>	cffff	0x0	R/W	
Comparator/	(16 bits)			CCB15 = MSB							
Capture Ch.3 B				CCB0 = LSB							
Data Register											
(T16A_CCB3)											
T16A	0x546a	D15–6	-	reserved		-	-		-	-	0 when being read.
Comparator/	(16 bits)	D5	CAPBOWIE	Capture B overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Capture Ch.3		D4	CAPAOWIE	Capture A overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Interrupt Enable		D3	CAPBIE	Capture B interrupt enable	1	Enable	0	Disable	0	R/W	
Register		D2	CAPAIE	Capture A interrupt enable	1	Enable	0	Disable	0	R/W	
(T16A_IEN3)		D1	CBIE	Compare B interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	CAIE	Compare A interrupt enable	1	Enable	0	Disable	0	R/W	
T16A	0x546c	D15–6	-	reserved		-	-		-	-	0 when being read.
Comparator/	(16 bits)	D5	CAPBOWIF	Capture B overwrite interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Capture Ch.3		D4	CAPAOWIF	Capture A overwrite interrupt flag	1	interrupt		interrupt not	0	R/W	
Interrupt Flag		D3	CAPBIF	Capture B interrupt flag	1	occurred		occurred	0	R/W	
Register		D2	CAPAIF	Capture A interrupt flag	]			[	0	R/W	
(T16A_IFLG3)		D1	CBIF	Compare B interrupt flag	]			[	0	R/W	
		D0	CAIF	Compare A interrupt flag				[	0	R/W	

# 0xffff84–0xffffd0

# S1C17 Core I/O

Register name	Address	Bit	Name	Function		Setti	ng	Init.	R/W	Remarks
Processor ID Register (IDIR)	<b>0xffff84</b> (8 bits)	D7–0		Processor ID 0x10: S1C17 Core		0x1	0	0x10	R	
Debug RAM Base Register (DBRAM)	0xffff90 (32 bits)	D31–24 D23–0		Unused (fixed at 0) Debug RAM base address		0x0 C17705 : C17703 :	0x2fc0	0x0 C17705 : 0x2fc0 C17703 : 0x3fc0	R	
Debug Control Register (DCR)	0xffffa0 (8 bits)	D6 D5	IBE4 IBE3 IBE2 DR	Instruction break #4 enable Instruction break #3 enable Instruction break #2 enable	1 1	Enable ( Enable (	D Disable D Disable D Disable	0 0 0	R/W R/W R/W	
		D3 D2 D1	IBE1 IBE0 SE	Debug request flag Instruction break #1 enable Instruction break #0 enable Single step enable Debug mode	1 1 1	Enable ( Enable (	<ul> <li>Not occurred</li> <li>Disable</li> <li>Disable</li> <li>Disable</li> <li>Usable</li> <li>User mode</li> </ul>	0 0 0 0	R/W R/W R/W R/W	Reset by writing 1.
Instruction Break Address Register 1 (IBAR1)	0xffffb4 (32 bits)	D31–24 D23–0	IBAR1[23:0]	reserved Instruction break address #1 IBAR123 = MSB IBAR10 = LSB		0x0 to 0	xfffff	- 0x0	_ R/W	0 when being read.
Instruction Break Address Register 2 (IBAR2)	0xffffb8 (32 bits)	D31–24 D23–0	IBAR2[23:0]	reserved Instruction break address #2 IBAR223 = MSB IBAR20 = LSB	– 0x0 to 0xfffff		- 0x0	_ R/W	0 when being read.	
Instruction Break Address Register 3 (IBAR3)	0xffffbc (32 bits)	D31–24 D23–0		reserved Instruction break address #3 IBAR323 = MSB IBAR30 = LSB	- 0x0 to 0xfffff		- 0x0	– R/W	0 when being read.	
Instruction Break Address Register 4 (IBAR4)	0xffffd0 (32 bits)	D31–24 D23–0	IBAR4[23:0]	reserved Instruction break address #4 IBAR423 = MSB IBAR40 = LSB		0x0 to 0	xfffff	- 0x0	_ R/W	0 when being read.

# **Appendix B Power Saving**

Current consumption will vary dramatically, depending on CPU operating mode, operation clock frequency, and the peripheral circuits being operated. Listed below are the control methods for saving power.

# **B.1 Clock Control Power Saving**




Figure B.1.1 illustrates the S1C17705/703 clock system.

Figure B.1.1 Clock System

This section describes clock systems that can be controlled via software and power-saving control details. For more information on control registers and control methods, refer to the respective module sections.

## System SLEEP (All clocks stopped)

• Execute the slp instruction

Execute the slp instruction when the entire system can be stopped. The CPU enters SLEEP mode and the system clocks stop. This also stops all peripheral circuits using clocks. Starting up the CPU from SLEEP mode is therefore limited to startup using a port (described later).

## System clocks

- Select a low-speed clock source (CLG module)
   Select a low-speed oscillator for the system clock source. You can reduce current consumption by selecting the OSC1 clock when low-speed processing is possible.
- Disable unnecessary oscillator circuits (CLG module) Operate the oscillator comprising the system clock source. Where possible, stop the other oscillators. You can reduce current consumption by using OSC1 as the system clock and disable the IOSC and OSC3 oscillators.

# **CPU clock (CCLK)**

• Execute the halt instruction

Execute the halt instruction when program execution by the CPU is not required—for example, when only the display is required or for interrupt standby. The CPU enters HALT mode and suspends operations, but the peripheral circuits maintain the status in place at the time of the halt instruction, enabling use of peripheral circuits for timers and interrupts. You can reduce power consumption even further by suspending unnecessary oscillator and peripheral circuits before executing the halt instruction. The CPU is started from HALT mode by an interrupt from a port or the peripheral circuit operating in HALT mode.

• Select a low-speed clock gear (CLG module) The CLG module can reduce CPU clock speeds to between 1/1 and 1/8 of the system clock via the clock gear settings. You can reduce current consumption by operating the CPU at the minimum speed required for the application.

# Peripheral clock (PCLK)

• Stop PCLK (CLG module)

Stop the PCLK clock supplied from the CLG to peripheral circuits if none of the following peripheral circuits is required.

Peripheral circuits that use PCLK

- UART
- 16-bit timer Ch.0 to Ch.4
- SPI Ch.0 to Ch.2
- I<sup>2</sup>C master
- I<sup>2</sup>C slave
- Power generator
- P ports and port MUX (control registers, chattering filters)
- MISC registers
- IR remote controller
- A/D converter

PCLK is not required for the peripheral modules/functions shown below.

Peripheral circuits/functions that do not use PCLK

- Clock timer
- Stopwatch timer
- Watchdog timer
- LCD driver
- SVD circuit
- R/F converter
- 16-bit PWM timer Ch.0 to Ch.3
- FOUTA/FOUTB outputs

Table B.1.1 shows a list of methods for clock control and starting/stopping the CPU.

Current consumption	OSC1	IOSC/OSC3	CPU (CCLK)	PCLK peripheral	OSC1 peripheral	CPU stop method	CPU startup method
↑ Low	Stop	Stop	Stop	Stop	Stop	Execute slp instruction	1
	Oscillation (system CLK)	Stop	Stop	Stop	Run	Execute halt instruction	1, 2
	Oscillation (system CLK)	Stop	Stop	Run	Run	Execute halt instruction	1, 2, 3
	Oscillation (system CLK)	Stop	Run (1/1)	Run	Run		
	Oscillation	Oscillation (system CLK)	Stop	Run	Run	Execute halt instruction	1, 2, 3
	Oscillation	Oscillation (system CLK)	Run (low gear)	Run	Run		
High ↓	Oscillation	Oscillation (system CLK)	Run (1/1)	Run	Run		

HALT and SLEEP mode cancelation methods (CPU startup method)

1. Startup by port

Started up by an I/O port interrupt or a debug interrupt (ICD forced break).

2. Startup by OSC1 peripheral circuit

Started up by a clock timer, stopwatch timer, or watchdog timer interrupt.

3. Startup by PCLK peripheral circuit Started up by a PCLK peripheral circuit interrupt.

# **B.2 Reducing Power Consumption via Power Supply Control**

The available power supply controls are listed below.

#### Internal voltage regulator

- Setting the internal operating voltage VD1 to 2.5 V increases current consumption. For normal operations, set VD1 to 1.8 V, and switch to 2.5 V only for Flash memory programming.
- Note that turning on internal voltage regulator heavy load protection will increase current consumption. Turn off heavy load protection for normal operations. Turn on only if operations are unstable.

## LCD voltage regulator

- Turning on the power supply voltage booster will increase current consumption. Turn off the power supply voltage booster if the power supply voltage VDD is 2.5 V or more. Use VDD to drive the LCD voltage regulator. Use the power supply voltage booster only if VDD is less than 2.5 V.
- Turning on the LCD voltage regulator heavy load protection will increase current consumption. Turn off heavy load protection for normal operations. Turn on only if the display is unstable.
- If no LCD display is being used, turn off the LCD driver and the power supply voltage booster.

## Power supply voltage detection (SVD) circuit

• Operating the SVD circuit will increase current consumption. Turn off power supply voltage detection unless it is required.

# **Appendix C** Mounting Precautions

This section describes various precautions for circuit board design and IC mounting.

#### **Oscillator circuit**


- Oscillation characteristics depend on factors such as components used (resonator, Rf, CG, CD) and circuit board patterns. In particular, with ceramic or crystal resonators, select the appropriate external resistor (Rf) and capacitors (CG, CD) only after fully evaluating components actually mounted on the circuit board.
- Oscillator clock disturbances caused by noise may cause malfunctions. To prevent such disturbances, consider the following points. The latest devices, in particular, are manufactured by microscopic processes, making them especially susceptible to noise.

Areas in which noise countermeasures are especially important include the OSC2 pin and related circuit components and wiring. OSC1 pin handling is equally important. The noise precautions required for the OSC1 and OSC2 pins are described below. We also recommend applying similar noise countermeasures to the high-speed oscillator circuit, such as the OSC3 and OSC4 pins and wiring.

- (1) Components such as a resonator, resistors, and capacitors connected to the OSC1 (OSC3) and OSC2 (OSC4) pins should have the shortest connections possible.
- (2) Wherever possible, avoid locating digital signal lines within 3 mm of the OSC1 (OSC3) and OSC2 (OSC4) pins or related circuit components and wiring. Rapidly-switching signals, in particular, should be kept at a distance from these components. Since the spacing between layers of multi-layer printed circuit boards is a mere 0.1 mm to 0.2 mm, the above precautions also apply when positioning digital signal lines on other layers.

Never place digital signal lines alongside such components or wiring, even if more than 3 mm distance or located on other layers. Avoid crossing wires.

(3) Use Vss to shield OSC1 (OSC3) and OSC2 (OSC4) pins and related wiring (including wiring for adjacent circuit board layers). Layers wired should be adequately shielded as shown to the right. Fully ground adjacent layers, where possible. At minimum, shield the area at least 5 mm around the above pins and wiring.



Even after implementing these precautions, avoid configuring digital signal lines in parallel, as described in (2) above. Avoid crossing even on discrete layers, except for lines carrying signals with low switching frequencies.

(4) After implementing these precautions, check the output clock waveform by running the actual application program within the product. Use an oscilloscope to check the FOUTA or FOUTB pin output.

You can check the quality of the OSC3 output waveform via the FOUTA/B output. Confirm that the frequency is as designed, is free of noise, and has minimal jitter.

You can check the quality of the OSC1 waveform via the FOUTA/B output. In particular, enlarge the areas before and after the clock rising and falling edges and take special care to confirm that the regions approximately 100 ns to either side are free of clock or spiking noise.

Failure to observe precautions (1) to (3) adequately may lead to jitter in the OSC3 output and noise in the OSC1 output. Jitter in the OSC3 output will reduce operating frequencies, while noise in the OSC1 output will destabilize timers operated by the OSC1 clock as well as CPU Core operations when the system clock switches to OSC1.


#### Reset circuit

- The reset signal input to the #RESET pin when power is turned on will vary, depending on various factors, such as power supply start-up time, components used, and circuit board patterns. Constants such as capacitance and resistance should be determined through testing with real-world products.
- Components such as capacitors and resistors connected to the #RESET pin should have the shortest connections possible to prevent noise-induced resets.

#### Power supply circuit


Sudden power supply fluctuations due to noise will cause malfunctions. Consider the following issues.

- (1) Connections from the power supply to the VDD and Vss pins should be implemented via the shortest, thickest patterns possible.
- (2) If a bypass capacitor is connected between VDD and Vss, connections between the VDD and Vss pins should be as short as possible.



## Signal line location

- To prevent electromagnetically-induced noise arising from mutual induction, large-current signal lines should not be positioned close to circuits susceptible to noise, such as oscillators.
- Locating signal lines in parallel over significant distances or crossing signal lines operating at high speed will cause malfunctions due to noise generated by mutual interference. Specifically, avoid positioning crossing signal lines operating at high speed close to circuits susceptible to noise, such as oscillators.



## Noise-induced malfunctions

Check the following three points if you suspect the presence of noise-induced IC malfunctions.

(1) DSIO pin

Low-level noise to this pin will cause a switch to debug mode. The switch to debug mode can be confirmed by the clock output from DCLK and a High signal from the DST2 pin.

For the product version, we recommend connecting the DSIO pin directly to VDD or pulling up the DISO pin using a resistor not exceeding 10 k $\Omega$ . The IC includes an internal pull-up resistor. The resistor has a relatively high impedance of 100 k $\Omega$  to 500 k $\Omega$  and is not noise-resistant.

(2) #RESET pin

Low-level noise to this pin will reset the IC. Depending on the input waveform, the reset may not proceed correctly. This is more likely to occur if, due to circuit design choices, the impedance is high when the reset input is High.

(3) VDD and Vss power supply

The IC will malfunction at the instant when noise falling below the rated voltage is input. Incorporate countermeasures on the circuit board, including close patterns for circuit board power supply circuits, noise-filtering decoupling capacitors, and surge/noise prevention components on the power supply line.

Perform the inspections described above using an oscilloscope capable of observing waveforms of at least 200 MHz. It may not be possible to observe high-speed noise events with a low-speed oscilloscope.

If you detect potential noise-induced malfunctions while observing the waveform with an oscilloscope, recheck with a low-impedance (less than 1 k $\Omega$ ) resistor connecting the relevant pin to GND or to the power supply. Malfunctions at that pin are likely if changes are visible, such as the malfunction disappearing, becoming less frequent, or the phenomena changing.

The DSIO and #RESET input circuits described above detect input signal edges and are susceptible to malfunctions induced by spike noise. This makes these digital signal pins the most susceptible to noise. To reduce potential noise, keep the following two points in mind when designing circuit boards:

- (A) It is important to lower the signal-driving impedance, as described above. Connect pins to the power supply or GND, with impedance of 1 k $\Omega$  or less, preferably 0  $\Omega$ . The signal lines connected should be no longer than approximately 5 mm.
- (B) Parallel routing of signal lines with other digital lines on the board is undesirable, since the noise generated when the signal changes from High to Low or vice versa may adversely affect the digital lines. The signal may be subject to the most noise when signal lines are laid between multiple signal lines whose states change simultaneously. Take corrective measures by shortening the parallel distance (to several cm) or separating signal lines (2 mm or more).

#### Handling of light (for bare chip mounting)

The characteristics of semiconductor components can vary when exposed to light. ICs may malfunction or nonvolatile memory data may be corrupted if ICs are exposed to light.

Consider the following precautions for circuit boards and products in which this IC is mounted to prevent IC malfunctions attributable to light exposure.

- (1) Design and mount the product so that the IC is shielded from light during use.
- (2) Shield the IC from light during inspection processes.
- (3) Shield the IC on the upper, underside, and side faces of the IC chip.
- (4) Mount the IC chip within one week of opening the package. If the IC chip must be stored before mounting, take measures to ensure light shielding.
- (5) Adequate evaluations are required to assess nonvolatile memory data retention characteristics before product delivery if the product is subjected to heat stress exceeding regular reflow conditions during mounting processes.

#### **Unused pins**

(1) I/O port (P) pins

Unused pins should be left open. The control registers should be fixed at the initial status (input with pullup enabled).

(2) OSC1, OSC2, OSC3, and OSC4 pins

If an oscillator circuit is not used, the oscillator pins should be left open. The control registers should be fixed at the initial status (oscillation disabled).

(3) VC1-5, CA-CE, SEGx, and COMx pins

If the LCD driver is not used, these pins should be left open. The control registers should be fixed at the initial status (display off). The unused SEG*x* and COM*x* pins that are not required to connect should be left open even if the LCD driver is used.

(4) VD2, CF, and CG pins

If the power voltage booster is not used, these pins should be left open. The control registers should be fixed at the initial status (power voltage booster disabled).

#### **Miscellaneous**

This product series is manufactured using microscopic processes.

Although it is designed to ensure basic IC reliability meeting EIAJ and MIL standards, minor variations over time may result in electrical damage arising from disturbances in the form of voltages exceeding the absolute maximum rating when mounting the product in addition to physical damage. The following factors can give rise to these variations:

- (1) Electromagnetically-induced noise from industrial power supplies used in mounting reflow, reworking after mounting, and individual characteristic evaluation (testing) processes
- (2) Electromagnetically-induced noise from a solder iron when soldering

In particular, during soldering, take care to ensure that the soldering iron GND (tip potential) has the same potential as the IC GND.

# **Appendix D** Initialization Routine

The following lists typical vector tables and initialization routines:

#### boot.s

```
.org
        0x8000
 .section .rodata
                                                                         ...(1)
 Vector table
 :
 : ______
                          ; interrupt vector interrupt
                          : number
                                       offset source
 .long BOOT
                                       0 \times 00
                         ; 0x00
                                              reset
                                                                         ...(2)
                         ; 0x01
 .long unalign_handler
                                       0x04
                                              unalign
 .long nmi_handler
                         ; 0x02
                                       0x08
                                              NMI
                         ; 0x03
 .long int03_handler
                                       0x0c
 .long p0_handler
                         ; 0x04
                                       0x10
                                               P0 port
                         ; 0x05
; 0x06
                                             P1 port
 .long p1_handler
                                       0x14
 .long swt_handler
CT

CT

CT

0x20 T16A ch2

cong t16a_0_handler ; 0x0a

long t16_0_4_handler ; 0x0b

long t16_1_handler ; 0x0c

long t16_2_handler ; 0x0c

long t16_2_handler ; 0x0c

long t16_3_t16a_3_handler ; 0x0c

long uart_0_handler ; 0x10

long uart_1_handler ; 0x10

long spi_0_handler ; 0x12

long t16a_1_handler ; 0x12

long spi_1_handler ; 0x13

long remc_spi_1_handler ; 0x13

long cd
                                      0x18 SWT
 .long adc10_handler
                         ; 0x16
                                     0x58 ADC10
                                    0x5c RFC
0x60 P2 p
0x64 P3 p
0x68 I2C
                         ; 0x17
 .long rfc_handler
 .long p2_handler
                         ; 0x18
                                              P2 port
                         ; 0x19
 .long p3_handler
                                              P3 port
                       ; 0x1a
; 0x1b
; 0x1c
 .long i2cs_handler
                                              I2C slave
 .long int1b_handler
                                       0x6c
 .long int1c_handler
                                       0x70
                                               _
 .long int1d_handler
                                       0x74
                         ; 0x1d
                                               _
                         ; 0x1e
 .long int1e_handler
                                       0x78
                                               _
 .long intlf handler
                          ; 0x1f
                                       0x7c
 Program code
 ...(3)
 .text
 .align 1
 BOOT·
         ; ----- Stack pointer ------
        Xld.a %sp, 0x1fc0 (S1C17705)
               %sp, 0x2fc0 (S1C17703)
                                                                                ...(4)
        Xld.a
         ; ----- Memory controller ------
        Xld.a %r1, 0x5320
                            ; MISC register base address
         ; FLASHC
                           ; 1 cycle access
        Xld.a %r0, 0x04
        ld.b
                [%r1], %r0
                               ; [0x5320] <= 0x04
                                                                         ...(5)
         ; SRAMC
        Xld.a %r0, 0x00
                              ; 2 cycle access
        ext
                0 \times 01
        ld.b
               [%r1], %r0
                               ; [0x5321] <= 0x01
                                                                         ...(6)
```

- (1) A ".rodata" section is declared to locate the vector table in the ".vector" section.
- (2) Interrupt handler routine addresses are defined as vectors."intXX\_handler" can be used for software interrupts.
- (3) The program code is written in the ".text" section.
- (4) Sets the stack pointer.
- (5) Sets the number of Flash controller access cycles. Can be set to 1-cycle access for S1C17705/703. (See the "Memory Map, Bus Control" chapter.)
- (6) Sets the SRAM controller access conditions.(See the "Memory Map, Bus Control" chapter.)

# **Revision History**

Code No.	Page	Contents
411706600	All	New establishment
411706601	1-3	Overview: Block diagram Modified Figure 1.2.1 and the table
	1-11	Overview: Pad configuration diagram (Chip) (S1C17703) Modified Figure 1.3.2.3
-	4-4	Power supply: Heavy load protection function
		<ul> <li>(Old) If the unstable operation occurs by programming operations as the below, Note: Release the heavy load protection function to enable during these operations.</li> <li>(New) VD1 may become unstable in the operations shown below and in other conditions</li> </ul>
_	10-1	Note: Always cancel heavy load protection mode while it repeating the processing. T16A/T16A2: T16A/T16A2 configuration
_		Modified Figure 10.1.1
	10-12	T16A/T16A2: TOUT signal polarity selection (Old) Resetting the counter sets the TOUT signal to the inactive level. (New) Deleted Modified Figure 10.6.2
-	10-13	T16A/T16A2: TOUT signal polarity selection
	10 10	(Old) Note: On the S1C17705, It keeps the signal level when the counter is reset.
		(New) Note: In the S1C17705, It keeps the signal level when the counter is reset.
		In the S1C17703, resetting the counter sets the TOUT signal to the inactive level.
	10-18	T16A/T16A2: T16A Counter Ch.x Control Registers (T16A_CTLx) Modified the register table
		T16A/T16A2: T16A Counter Ch. <i>x</i> Control Registers (T16A_CTL <i>x</i> ) - (D6) (Old) D6 HCM: Half Clock Mode Enable Bit (S1C17703: T16A2 only) (New) D6 Reserved (T16A: S1C17705)
		D6 HCM: Half Clock Mode Enable Bit (T16A2: S1C17703)
	10-19	<ul> <li>T16A/T16A2: T16A Counter Ch.x Control Registers (T16A_CTLx) - (D3) CBUFEN: Compare Buffer Enable Bit (Old) When CBUFEN is set to 0, compare data is read and written directly from/to the compare A and com pare B registers.</li> <li>(New) When CBUFEN is set to 0, compare data is written directly to the compare A and compare B registers.</li> </ul>
		<ul> <li>T16A/T16A2: T16A Counter Ch.x Control Registers (T16A_CTLx) - (D1) Counter Reset Bit (T16A2: S1C17703 (Old) 1 (R): Indicating that to be resetting <ul> <li>0 (R): Indicating that reset has completed</li> <li>Writing 1 to this bit resets the counter to 0 and clears the PRESET to 0. To reset the counter channel requires the counter clock.</li> </ul> </li> <li>(New) 1 (R): Reset state <ul> <li>0 (R): Reset completed</li> <li>Writing 1 to this bit resets the counter to 0. PRESET retains 1 during resetting and reverts to 0 after the reset operation has completed. To reset the counter channel, the counter clock is required.</li> </ul> </li> </ul>
	10-22	<ul> <li>T16A/T16A2: T16A Comparator/Capture Ch.<i>x</i> A Data Registers (T16A_CCA<i>x</i>)</li> <li>(Old) Note: After the T16A_CCA<i>x</i> and T16A_CCB<i>x</i> registers have been set on the S1C17705, wait fo one or more cycles of T16A count clocks and then run the counter.</li> <li>(New) Note: After the T16A_CCA<i>x</i> register has been set in the S1C17705, wait for one or more T16A count clock cycles and then run the counter.</li> <li>T16A/T16A2: T16A Comparator/Capture Ch.<i>x</i> B Data Registers (T16A_CCB<i>x</i>)</li> <li>(Old) Note: After the T16A_CCA<i>x</i> and T16A_CCB<i>x</i> registers have been set on the S1C17705, wait for one or more cycles of T16A count clocks and then run the counter.</li> </ul>
_		(New) Note: After the T16A_CCBx register has been set in the S1C17705, wait for one or more T16A_count clock cycles and then run the counter.
	14-1	UART: UART module overview (Old) Note: The letter 'x' in register and pin names refers to a channel number (0) Ch.0: UART_CTL0 register (New) Note: Two channels in the UART module pin names refers to a channel number (0 or 1) Ch.0: UART_CTL1 register
-	14-2	Ch.1: UART_CTL1 register UART: List of UART pins Modified Table 14.2.1
		UART: Clock source settings (Old) No description (New) Notes: • When using the UART transmit buffer empty interrupt in the S1C17705, the same clock It is not necessary to select the same clock source as the system clock in the S1C17703.

Code No.	Page	Contents
411706601	14-6	UART: Data reception control
		(Old) (3) RDRY = 1, RD2B = 1
		Even if the receive data buffer is full, the shift register can be started to receive one more 8-bit
		receive data can not be read out. For detailed information on overrun errors, refer to Section 14.6. (New) (3) RDRY = 1, RD2B = 1
		Even when the receive data buffer is full, the shift register can start receiving 8-bit data one more
		an overrun error occurs. For detailed information on overrun errors, refer to Section 14.6.
	14-7	UART: Overrun error
		(Old) However, if the receive data buffer is not emptied and generate an overrun error.
	14-16	(New) However, if the receive data buffer is not emptied sent to the buffer and an overrun error will occur. UART: UART Ch.x Clock Control Registers (UART_CLKx) - (D[3:2]) CLKSRC[1:0]: Clock Source Select Bits
	14-10	(Old) No description
		(New) Note: When using the UART transmit buffer empty interrupt in the S1C17705, the same clock
		It is not necessary to select the same clock source as the system clock in the S1C17703.
	15-4	SPI: Data transmission control
		(Old) Note: Do not set the transmit data to SPTDB when SPEN is set to 0.
		<ul> <li>(New) Notes: • Do not set transmit data to SPTDB when SPEN is set to 0.</li> <li>• When the SPI module is used in master mode with CPHA set to 0,</li> </ul>
		(Added Figure 15.5.1)
		transmit data bits and the second and following bytes during continuous transfer.
	15-5	SPI: Data transmission/receiving timing chart
		Modified Figure 15.5.2
		SPI: Disabling data transfers
		(Old) Setting SPEN to 0 empties if SPEN is set to 0 while data is being sent or received.
	15 7	(New) The data being transferred cannot be if SPEN is set to 0 while data is being sent or received. SPI: SPI Ch.x Transmit Data Register (SPI_TXDx)
	15-7	(Old) No description
		(New) Note: Make sure that SPEN is set to 1 before writing data to start data transmission/reception.
	16-2	I2CM: I <sup>2</sup> C connection example
		Added Figure 16.2.1
		I2CM: Synchronization clock (upper limit of transfer rate)
		(Old) No description
	10.0	(New) When the I2CM module is used to 50 kbps in standard mode or 200 kbps in fast mode.
	16-3	I2CM: Slave address transmission (Old) In 10-bit mode, data is sent twice under software control
		(New) In 10-bit mode, data is sent twice of three times under software control
		I2CM: Transmit data specifying slave address and transfer direction
		Modified Figure 16.5.2
	16-4	I2CM: Data reception control
		(Old) The data is loaded to the shift register in sequence at the clock rising edge, with the MSB leading.
		RXE is reset to 0 when D6 is loaded. (New) The data is shifted into the shift register from the MSB first in sync with the clock.
		RXE is reset to 0 when D7 is loaded.
-	16-5	I2CM: End of data transfers (Generating stop condition)
		(Old) When STP is set to 1, at High to generates a stop condition
		Stop condition generation can be reserved. To reserve the stop condition, check that I2CM is
		The stop condition is generated as soon as data transfer (including ACK transfer) ends.
		(New) When STP is set to 1, at High to generate a stop condition Before STP can be set to 1, confirm that TBUSY or RBUSY is reset to 0 from 1 (this indicates that
		has finished and the time for the slave device to finish clock stretching has elapsed.
		I2CM: Disabling data transfer
		(Old) After data transfer has completed if I2CMEN is set to 0 during the transfer.
		(New) After the stop condition has been generated, transfer data at that point cannot be guaranteed.
	16-5, 16-6	I2CM: Timing chart
	16-7	Modified Figures 16.5.6 to 16.5.9
	10-7	I2CM: Transmit buffer empty interrupt (Old) An interrupt occurs if other interrupt conditions are satisfied
		When TXE/I2CM_DAT is 0, the data doesn't send and the flag is only cleared.
		(New) The transmit buffer empty interrupt will only occur during data transmission.
		To clear the cause of transmit buffer empty interrupt
		The cause of transmit buffer empty interrupt cause of interrupt without sending the data written.
		I2CM: Receive buffer full interrupt
		(Old) An interrupt occurs if other interrupt conditions are met
		There're not registers to decide which interrupt occurred. (New) The receive buffer full interrupt will only occur during data reception.
		I I I I I I I I I I I I I I I I I I I
		To clear the cause of receive buffer full interrupt The cause of receive buffer full interrupt can be cleared from RTDT[7:0]/I2CM_DAT register.

Code No.	Page	Contents
411706601	16-8	I2CM: I <sup>2</sup> C Master Control Register (I2CM_CTL) - (D1) STP: Stop Control Bit (Old) STP is disabled if any of TXE, RXE, or STRT is 1. (New) Deleted
	16-9	I2CM: I <sup>2</sup> C Master Data Register (I2CM_DAT) - (D10) RXE: Receive Execution Bit
	10-9	(Old) RXE is reset to 0 as soon as D6 is loaded to the shift register.
		(New) RXE is reset to 0 as soon as D7 is loaded to the shift register.
	17-1	I2CS: I2CS Module overview
		Modified Figure 17.1.1
		I2CS: List of I2CS Pins - SCL1
		Modified Table 17.2.1
	17-2	I2CS: I <sup>2</sup> C connection example
		Added Figure 17.2.1
		I2CS: Bus free request with an input from the #BFR pin
		(Old) When this function is enabled, a Low pulse (five peripheral module clock (PCLK) cycles or more pulse width is required) input to the #BFR pin sets BFREQ/I2CS_STAT register to 1.
		(New) When this function is enabled, a low pulse (One peripheral module clock (PCLK) cycle or more pulse
		width is required. Two PCLK clock cycles or more pulse width is recommended.) input to the #BFF
		pin sets BFREQ/I2CS_STAT register to 1.
	17-3	I2CS: Clock stretch function
		(Old) No description
		(New) Note that the data setup time depending on the I2CS module operating clock (PCLK) frequency.
	17-4	I2CS: Starting data transfer
		(Old) Both BUSY and SELECTED are maintained at 1 until a stop condition is detected.
		(New) BUSY is maintained at 1 until a stop condition is detected. SELECTED is maintained at 1 until a
	17.0	stop condition or repeated start condition is detected.
	17-6	I2CS: Note on data transmission (Old) Note: If the I2CS module has sent back a NAK as the response to the address sent by the master
		1. More than one slave device is connected to the I <sup>2</sup> C bus
		4. The I2CS module is placed into transfer standby state used as the operating clock (PCLK).
		(New) Note: If the I2CS module has sent back a NAK as the response to the address sent by the master
		1. The transfer rate is set to 320 kbps or higher
		3. The I2CS module is placed into transfer standby state used as the operating clock (PCLK).
	17-7, 17-8	I2CS: Timing charts
	17.0	Modified Figures 17.5.5 to 17.5.8
	17-9	I2CS: Bus status interrupt
		(Old) 7. DA_STOP/I2CS_STAT if a stop condition is detected as the slave device. (New) 7. DA_STOP/I2CS_STAT register: This bit is set to 1 if a stop condition or a repeated start condition
		is detected while this module is selected as the slave device.
	17-10	I2CS: I2C Slave Transmit Data Register (I2CS_TRNS) - (D[7:0]) SDATA[7:0]: I2C Slave Transmit Data Bits
	_	(Old) No description
		(New) When the asynchronous address detection function is used, after TXEMP has been set to 1.
	17-15	I2CS: I <sup>2</sup> C Slave Status Register (I2CS_STAT) - (D0) DA_STOP: Stop Condition Detect Bit
		(Old) Indicates that a stop condition is detected.
		I <sup>2</sup> C communication process to enter standby state that is ready to detect the next start condition.
		(New) Indicates that a stop condition or a repeated start condition is detected.
		I2CS module sets DA_STOP to 1. At the same time, it initializes the I <sup>2</sup> C communication process. I2CS: I <sup>2</sup> C Slave Access Status Register (I2CS_ASTAT) - (D1) SELECTED: I <sup>2</sup> C Slave Select Status Bit
		(Old) After SELECTED is set to 1, it is reset to 0 when a stop condition is detected.
		(New) After SELECTED is set to 1, it is reset to 0 or a repeated start condition is detected.
	19-6	LCD: Clock enable
	-	(Old) If no LCD display is required, stop the clock to reduce current consumption.
		(New) Note: Be sure to wait at least one LCLK clock cycle before setting LCKEN to 0 to stop the LCLK
		until DSPC[1:0] is set to a value other than 0x0 after LCKEN is set to 1 to resume clock supply.
	19-13, 19-14	LCD: 64-COM emulation mode (S1C17703)
		Modified Figure 19.5.3.2 (Examples 2 and 3)
	19-14	LCD: Display memory
		(Old) Figures 19.6.1 to 19.6.5 show common/segment pins for each drive duty.
		(New) Figures 19.6.1 to 19.6.5 (S1C17705) and Figures 19.6.6 to 19.6.10 (S1C17703) show the corre spondence between display memory and common/segment pins for each drive duty.
	19-25	LCD: Display On/Off
	10-20	(Old) When DSPC[1:0] set to anything except 0x0 before the clock is sourced, the LCD voltage can't
		Note: "The clock supplied state" is and stable time through, and LCD clock set to enable.
		(New) Note: The LCD power supply may not generate the drive voltage normally if DSPC[1:0] is set
		3. The LCD clock supply is enabled and the clock is fed into the LCD driver circuit.
	19-27	LCD: LCD Clock Select Register (LCD_CLK) - (D[1:0]) LCKSRC[1:0]: LCD Clock Source Select Bits
		(Old) D[3:2] LCKSRC: LCD Clock Source Select Bit
		(New) D[3:2] LCKSRC[1:0]: LCD Clock Source Select Bits

Code No.	Page	Contents
411706601	19-27, 19-28	LCD: LCD Display Control Register (LCD_DCTL) - (D7) SEGREV: Segment Output Assignment Control Bit, (D6) COMREV: Common Output Assignment Control Bit (Old) (See Figures 19.6.1 to 19.6.5.)
		(New) (See Figures 19.6.1 to 19.6.5 (S1C17705) or Figures 19.6.6 to 19.6.10 (S1C17703).)
	19-28	LCD: LCD Display Control Register (LCD_DCTL) - (D5) DSPAR: Display Memory Area Control Bit (Old) See Figures 19.6.4 and 19.6.5 for the display areas. (New) See Figures 19.6.4 and 19.6.5 (S1C17705) or Figures 19.6.9 and 19.6.10 (S1C17703) for the dis- play areas.
		LCD: LCD Display Control Register (LCD_DCTL) - (D[1:0]) DSPC[1:0]: LCD Display Control Bits (Old) No description (New) Note: The LCD power supply may not generate the drive voltage normally if DSPC[1:0] is set 3. The LCD clock supply is enabled and the clock is fed into the LCD driver circuit.
	20-1	ADC: ADC10 module overview (Old) No description (New) Sampling rate: fADCLK/13 to fADCLK/20 [sps] (fADCLK: A/D conversion clock frequency)
	25-4	Electrical characteristics: Current consumption-temperature characteristic during execution with OSC1 Modified the graph (S1C17703)
	25-6	Electrical characteristics: External clock input characteristics Modified Figure 25.5.1 and the table
	25-9	Electrical characteristics: LCD drive voltage (Old) Unless otherwise specified: VDD = 1.8 to 3.6V, (New) Unless otherwise specified: VDD = 2.0 to 3.6V,
	25-10	Electrical characteristics: LCD drive voltage-load characteristic Modified the graph (S1C17703)
	25-14	Electrical characteristics: RFC reference/sensor oscillation current consumption-frequency characteristic (Resistive sensor DC/AC oscillation mode, Capacitive sensor DC oscillation mode) Modified the graphs(S1C17703)
	26-1	Basic external connection diagram Modified the figure and table
	AP-A-26, AP-A-28, AP-A-29, AP-A-31	List of I/O registers: T16A Counter Ch. <i>x</i> Control Registers (T16A_CTL <i>x</i> ) Modified the register tables
411706602	3-6	IRAM Size Select Register (MISC_IRAMSZ) Table 3.3.1.1 Selecting Internal RAM Size (Old) IRAMSZ[1:0] 0x3/0x2/0x1/0x0 -> 2KB/4KB/8KB/12KB (New) IRAMSZ[1:0] 0x3/0x2/0x1/0x0 -> reserved Add Notice
	AP-A-23	IRAM Size Select Register (MISC_IRAMSZ) (Old) IRAMSZ[1:0] 0x3/0x2/0x1/0x0 -> 2KB/4KB/8KB/12KB (New) IRAMSZ[1:0] 0x3/0x2/0x1/0x0 -> reserved

# **EPSON**

# **International Sales Operations**

## AMERICA

#### **EPSON ELECTRONICS AMERICA, INC.**

2580 Orchard Parkway, San Jose, CA 95131, USA Phone: +1-800-228-3964

Fax: +1-408-922-0238

#### **EUROPE**

#### EPSON EUROPE ELECTRONICS GmbH

Riesstrasse 15, 80992 Munich, GERMANY

Phone: +49-89-14005-0

Fax: +49-89-14005-110

#### ASIA

#### EPSON (CHINA) CO., LTD.

7F, Jinbao Bldg., No.89 Jinbao St., Dongcheng District, Beijing 100005, CHINA Phone: +86-10-8522-1199 Fa

Fax: +86-10-8522-1125

#### SHANGHAI BRANCH

7F, Block B, Hi-Tech Bldg., 900 Yishan Road, Shanghai 200233, CHINA Phone: +86-21-5423-5577 Fax: +86-21-5423-4677

#### SHENZHEN BRANCH

12F, Dawning Mansion, Keji South 12th Road, Hi-Tech Park, Shenzhen 518057, CHINA Phone: +86-755-2699-3828 Fax: +86-755-2699-3838

#### EPSON HONG KONG LTD.

20/F, Harbour Centre, 25 Harbour Road, Wanchai, Hong Kong Phone: +852-2585-4600 Fax: +852-2827-4346 Telex: 65542 EPSCO HX

#### EPSON TAIWAN TECHNOLOGY & TRADING LTD.

14F, No. 7, Song Ren Road, Taipei 110, TAIWAN Phone: +886-2-8786-6688 Fax: +886-2-8786-6660

#### **EPSON SINGAPORE PTE., LTD.**

 1 HarbourFront Place,

 #03-02 HarbourFront Tower One, Singapore 098633

 Phone: +65-6586-5500
 Fax: +65-6271-3182

#### SEIKO EPSON CORP. KOREA OFFICE

5F, KLI 63 Bldg., 60 Yoido-dong, Youngdeungpo-Ku, Seoul 150-763, KOREA Phone: +82-2-784-6027 Fax: +82-2-767-3677

#### SEIKO EPSON CORP. MICRODEVICES OPERATIONS DIVISION

#### Device Sales & Marketing Dept.

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-42-587-5814 Fax: +81-42-587-5117