

4-bit Single Chip Microcomputer



- Original Architecture Core CPU
- Low Current Consumption
- Wide-range Operating Voltage (2.7V to 5.5V)
- High Speed Operation in Low Voltage

■ DESCRIPTION

The S1C63256 is a microcomputer which has a high-performance 4-bit CPU S1C63000 as the core CPU, ROM (6,144 words × 13 bits), RAM (256 words × 4 bits), clock timer, watchdog timer, programmable timer, an LCD driver that can drive a maximum 20 segments × 4 commons and A/D converter built-in. It features a wide operating voltage (2.7 to 5.5 V) and operating frequency (0.5 to 4.5 MHz), and is most suitable for applications such as control units for the household electric appliances which need A/D conversion and liquid crystal display.

■ FEATURES

- Oscillation circuit 0.5 to 4.5 MHz
Crystal, ceramic, CR oscillation circuit or external clock input (*1)
- Instruction set Basic instruction: 47 types (411 instructions with all)
Addressing mode: 8 types
- Instruction execution time During operation at 2 MHz: 1 µsec 2 µsec 3 µsec
During operation at 4.194304 MHz: 0.48 µsec 0.95 µsec 1.43 µsec
- ROM capacity Code ROM: 6,144 words × 13 bits
- RAM capacity Data memory: 256 words × 4 bits
Display memory: 20 words × 4 bits
- Input port 4 bits (Pull-up resistors may be supplemented *1)
- Output port 4 bits (It is possible to switch the 2 bits to clock output *2)
- I/O port 8 bits (It is possible to switch the 4 bits to A/D converter input *2)
- LCD driver 20 segments × 4, 3 or 2 commons (*2) 1/3 or 1/2 bias drive (*1)
- Time base counter Clock timer (when 4.194304 MHz oscillation clock is used)
- Programmable timer Built-in 8 bits × 4 ch, with event counter and clock output function
Usable for 8 bits × 4 ch, 8 bits × 2 ch & 16 bits × 1 ch or 16 bits × 2 ch
- Watchdog timer Built-in
- Buzzer output Buzzer frequency: 2 kHz or 4 kHz (*2)
- A/D converter Resolution: 8 bits, analog input: 4 ch
- External interrupt Input port interrupt: 1 system
- Internal interrupt Clock timer interrupt: 1 system
Programmable timer interrupt: 4 systems
A/D converter interrupt: 1 system
- Power supply voltage 2.7 V to 5.5 V
- Operating temperature range -20°C to 85°C
- Current consumption (Typ.) During SLEEP 0.3 µA
During HALT (*3)

| | | |
|-----------------------|-------|--------|
| 4.194304 MHz: | 3.0 V | 620 µA |
| (Crystal oscillation) | 5.0 V | 660 µA |
| 4 MHz: | 3.0 V | 670 µA |
| (Ceramic oscillation) | 5.0 V | 710 µA |
| 2 MHz: | 3.0 V | 740 µA |
| (CR oscillation) | 5.0 V | 780 µA |

S1C63256

During operation (*3)


| | | |
|--|-------|--------|
| 4.194304 MHz: (Crystal oscillation) | 3.0 V | 1.5 mA |
| 4 MHz: (Ceramic oscillation) | 5.0 V | 1.5 mA |
| 2 MHz: (CR oscillation) | 3.0 V | 1.5 mA |
| 2 MHz: (CR oscillation) | 5.0 V | 1.2 mA |
| 2 MHz: (CR oscillation) | 3.0 V | 1.2 mA |

- Package QFP13-64pin (plastic) or chip

*1: Can be selected with mask option. *2: Can be selected with software.

*3: A/D converter operating current is not included.

■ BLOCK DIAGRAM



■ PIN CONFIGURATION

| QFP13-64pin | | No. | Pin name |
|-------------|-------|-----|----------|-----|----------|-----|----------|-----|----------|
| 1 | SEG13 | 17 | RESET | 33 | N.C. | 49 | COM2 | | |
| 2 | SEG14 | 18 | TEST | 34 | BZ | 50 | COM3 | | |
| 3 | SEG15 | 19 | Vss | 35 | R00 | 51 | SEG0 | | |
| 4 | SEG16 | 20 | OSC3 | 36 | R01 | 52 | SEG1 | | |
| 5 | SEG17 | 21 | OSC4 | 37 | R02 | 53 | SEG2 | | |
| 6 | SEG18 | 22 | Vd1 | 38 | R03 | 54 | SEG3 | | |
| 7 | SEG19 | 23 | Vdd | 39 | P20 | 55 | SEG4 | | |
| 8 | N.C. | 24 | AVDD | 40 | P21 | 56 | SEG5 | | |
| 9 | N.C. | 25 | AVREF | 41 | P22 | 57 | SEG6 | | |
| 10 | N.C. | 26 | AVSS | 42 | P23 | 58 | SEG7 | | |
| 11 | N.C. | 27 | N.C. | 43 | K00 | 59 | SEG8 | | |
| 12 | N.C. | 28 | N.C. | 44 | K01 | 60 | SEG9 | | |
| 13 | N.C. | 29 | P40 | 45 | K02 | 61 | SEG10 | | |
| 14 | Vc1 | 30 | P41 | 46 | K03 | 62 | SEG11 | | |
| 15 | Vc2 | 31 | P42 | 47 | COM0 | 63 | SEG12 | | |
| 16 | Vc3 | 32 | P43 | 48 | COM1 | 64 | N.C. | | |

N.C. : No Connection

■ PIN DESCRIPTION

| Pin name | Pin No. | In/Out | Function |
|---------------|------------|--------|---|
| VDD | 23 | - | Power (+) supply pin |
| Vss | 19 | - | Power (-) supply pin |
| AVDD | 24 | - | Power (+) supply pin for analog circuit system |
| AVSS | 26 | - | Power (-) supply pin for analog circuit system |
| AVREF | 25 | I | Reference voltage input pin for analog circuit system |
| Vd1 | 22 | - | Oscillation/internal logic system regulated voltage output pin |
| Vc1, Vc2, Vc3 | 14, 15, 16 | - | LCD system power supply pin 1/3 or 1/2 bias (selected by mask option) |
| OSC3 | 20 | I | Crystal/ceramic/CR oscillation/external clock input pin (selected by mask option) |
| OSC4 | 21 | O | Crystal/ceramic/CR oscillation output pin (selected by mask option) |
| K00-K03 | 43–46 | I | Input port |
| P20–P23 | 39–42 | I/O | I/O port |
| P40–P43 | 29–32 | I/O | I/O port (switching to A/D converter input is possible by software) |
| R00 | 35 | O | Output port |
| R01 | 36 | O | Output port |
| R02 | 37 | O | Output port (switching to PTOUT signal output is possible by software) |
| R03 | 38 | O | Output port (switching to FOUT signal output is possible by software) |
| COM0–COM3 | 47–50 | O | LCD common output pin (1/4, 1/3, 1/2 duty can be selected by software) |
| SEG0–SEG19 | 51–63, 1–7 | O | LCD segment output pin |
| BZ | 34 | O | Buzzer output pin |
| RESET | 17 | I | Initial reset input pin |
| TEST | 18 | I | Testing input pin |

S1C63256

■ OPTION LIST

1 OSC SYSTEM CLOCK

- 1. X'tal
- 2. Ceramic
- 3. CR
- 4. External Clock

2 MULTIPLE KEY ENTRY RESET COMBINATION

- 1. Not Use
- 2. Use <K00, K01, K02, K03>
- 3. Use <K00, K01, K02>
- 4. Use <K00, K01>

3 MULTIPLE KEY ENTRY RESET TIME AUTHORIZE

- 1. Not Use
- 2. Use

4 INPUT PORT PULL UP RESISTOR

- | | | |
|-------------|---|---|
| • K00 | <input type="checkbox"/> 1. With Resistor | <input type="checkbox"/> 2. Gate Direct |
| • K01 | <input type="checkbox"/> 1. With Resistor | <input type="checkbox"/> 2. Gate Direct |
| • K02 | <input type="checkbox"/> 1. With Resistor | <input type="checkbox"/> 2. Gate Direct |
| • K03 | <input type="checkbox"/> 1. With Resistor | <input type="checkbox"/> 2. Gate Direct |

5 OUTPUT PORT OUTPUT SPECIFICATION

- | | | |
|-------------|---|---|
| • R00 | <input type="checkbox"/> 1. Complementary | <input type="checkbox"/> 2. Nch-OpenDrain |
| • R01 | <input type="checkbox"/> 1. Complementary | <input type="checkbox"/> 2. Nch-OpenDrain |
| • R02 | <input type="checkbox"/> 1. Complementary | <input type="checkbox"/> 2. Nch-OpenDrain |
| • R03 | <input type="checkbox"/> 1. Complementary | <input type="checkbox"/> 2. Nch-OpenDrain |

6 I/O PORT OUTPUT SPECIFICATION

- | | | |
|-------------|---|---|
| • P20 | <input type="checkbox"/> 1. Complementary | <input type="checkbox"/> 2. Nch-OpenDrain |
| • P21 | <input type="checkbox"/> 1. Complementary | <input type="checkbox"/> 2. Nch-OpenDrain |
| • P22 | <input type="checkbox"/> 1. Complementary | <input type="checkbox"/> 2. Nch-OpenDrain |
| • P23 | <input type="checkbox"/> 1. Complementary | <input type="checkbox"/> 2. Nch-OpenDrain |
| • P40 | <input type="checkbox"/> 1. Complementary | <input type="checkbox"/> 2. Nch-OpenDrain |
| • P41 | <input type="checkbox"/> 1. Complementary | <input type="checkbox"/> 2. Nch-OpenDrain |
| • P42 | <input type="checkbox"/> 1. Complementary | <input type="checkbox"/> 2. Nch-OpenDrain |
| • P43 | <input type="checkbox"/> 1. Complementary | <input type="checkbox"/> 2. Nch-OpenDrain |

7 I/O PORT PULL UP RESISTOR

- | | | |
|-------------|---|---|
| • P20 | <input type="checkbox"/> 1. With Resistor | <input type="checkbox"/> 2. Gate Direct |
| • P21 | <input type="checkbox"/> 1. With Resistor | <input type="checkbox"/> 2. Gate Direct |
| • P22 | <input type="checkbox"/> 1. With Resistor | <input type="checkbox"/> 2. Gate Direct |
| • P23 | <input type="checkbox"/> 1. With Resistor | <input type="checkbox"/> 2. Gate Direct |
| • P40 | <input type="checkbox"/> 1. With Resistor | <input type="checkbox"/> 2. Gate Direct |
| • P41 | <input type="checkbox"/> 1. With Resistor | <input type="checkbox"/> 2. Gate Direct |
| • P42 | <input type="checkbox"/> 1. With Resistor | <input type="checkbox"/> 2. Gate Direct |
| • P43 | <input type="checkbox"/> 1. With Resistor | <input type="checkbox"/> 2. Gate Direct |

8 LCD DRIVING POWER

- 1. Internal Power Voltage (Vc3=External Power Voltage)
- 2. Internal Power Voltage (Vc3=VDD)
- 3. External Power Voltage
- 4. Not Use

9 LCD DRIVING BIAS

- 1. Internal Power Voltage 1/3 Bias
- 2. Internal Power Voltage 1/2 Bias
- 3. External Power Voltage 1/3 Bias
- 4. External Power Voltage 1/2 Bias
- 5. Not Use

10 BUZZER POLARITY FOR OUTPUT

- 1. Positive
- 2. Negative

11 /RESET PULL UP RESISTOR

- 1. With Resistor
- 2. Gate Direct

■ ELECTRICAL CHARACTERISTICS**● Absolute Maximum Ratings**

| Rating | Symbol | Condition | Value | Unit | Note |
|------------------------------|--------|------------------------|-----------------------------|------|------|
| Supply voltage | VDD | | -0.3 to +7.0 | V | |
| LCD supply voltage | Vc | | -0.3 to +7.0 | V | |
| Input voltage | VI | | -0.3 to VDD+0.3 | V | |
| Output voltage | VO | | -0.3 to VDD+0.3 | V | 1 |
| High-level output current | IOH | 1 terminal | -5 | mA | |
| | | Total of all terminals | -20 | mA | |
| Low-level output current | IOL | 1 terminal | 5 | mA | |
| | | Total of all terminals | 20 | mA | |
| Operating temperature | Topr | | -20 to +85 | °C | |
| Storage temperature | Tstg | | -65 to +150 | °C | |
| Soldering temperature / time | Tsol | | 260°C, 10sec (lead section) | — | |
| Permissible dissipation | Pd | | 250 | mW | 2 |

Note) 1. It is applied to the output voltage when Nch open drain is selected by mask option.
 2. In case of plastic package.

● Recommended Operating Conditions

| Condition | Symbol | Remark | Min. | Typ. | Max. | Unit | Note |
|--------------------------------|--------|-------------------------|--|--------------------------|----------------------------|--------------------------|--------------------------|
| Supply voltage | VDD | VDD | 2.7 | 3.0/5.0 | 5.5 | V | |
| LCD supply voltage | Vc3I | Vc3 | 2.7 | | 5.5 | V | 1 |
| | Vc3E | Vc3 | 2.7 | | 5.5 | V | 2 |
| | Vc2E | 1/3 bias | Vc2 | Typ. - 0.2 | Vc3·2/3 | Typ. + 0.2 | V |
| | | 1/2 bias | Vc2 | Typ. - 0.2 | Vc3·1/2 | Typ. + 0.2 | V |
| | Vc1E | 1/3 bias | Vc1 | Typ. - 0.2 | Vc3·1/3 | Typ. + 0.2 | V |
| | | 1/2 bias | Vc1 | Typ. - 0.2 | Vc3·1/2 | Typ. + 0.2 | V |
| Analog supply voltage | VAVDD | AVDD | 2.7 | | VDD | V | |
| Analog reference voltage range | VREF | AVREF | 2.7 | | AVDD | V | |
| Analog input voltage range | VIN | AD0 to AD3 (P40 to P43) | AVss | | AVREF | V | |
| Operating frequency | fosc | VDD=2.7 to 5.5V | Crystal oscillation circuit Ceramic oscillation circuit CR oscillation circuit External clock input | 0.5 0.5 0.5 0.5 | 4.194 4.0 2.0 4.0 | 4.5 4.5 2.5 4.5 | MHz MHz MHz MHz |
| | | | | | 3,4 3 3 3,5 | | |

Note) 1. When "Internal power (external Vc3 is used)" is selected by mask option.
 2. When "External power" is selected by mask option.
 3. The CPU uses the clock output from the oscillation circuit as the operating clock.
 4. Crystal oscillator = 4.194304 MHz
 5. When an external clock is input from the OSC3 terminal by setting the mask option, do not connect anything to the OSC4 terminal.

S1C63256

● DC Characteristics


Input Characteristics

(Unless otherwise specified: V_{DD}=2.7 to 5.5V, V_{SS}=0V, Ta=-20 to 85°C)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|----------------------------------|------------------|-----------------------------------|---|------|---------------------|------|------|
| High-level input voltage | V _{IH1} | K _{xx} , P _{xx} | 0.7·V _{DD} | | V _{DD} | V | |
| | V _{IH2} | OSC3 | 1.7 | | V _{DD} | V | 1 |
| Low-level input voltage | V _{IL1} | K _{xx} , P _{xx} | 0 | | 0.3·V _{DD} | V | |
| | V _{IL2} | OSC3 | 0 | | 0.7 | V | 1 |
| High-level schmitt input voltage | V _{T+} | RESET | 0.5·V _{DD} | | 0.9·V _{DD} | V | |
| Low-level schmitt input voltage | V _{T-} | | 0.1·V _{DD} | | 0.5·V _{DD} | V | |
| Input leak current | I _{LIH} | V _{LIH} =V _{DD} | K _{xx} , P _{xx} , RESET | 0 | | 1.0 | μA |
| | I _{LIL} | V _{LIL} =V _{SS} | | -1.0 | | 0 | μA |
| Input pull-up resistance | R _{IN} | | K _{xx} , P _{xx} | 100 | 250 | 400 | kΩ |
| | | | RESET | 250 | 450 | 650 | kΩ |
| Input terminal capacitance | C _{IN} | V _{IN} =0V, f=1MHz | K _{xx} , P _{xx} | | 10 | 15 | pF |

Note) 1. When "External clock" is selected by mask option.

2. When "with pull-up resistor" is selected by mask option.



Output Characteristics

(Unless otherwise specified: V_{DD}=2.7 to 5.5V, V_{SS}=0V, V_{C3}=2.7 to 5.5V, V_{C2}/V_{C1} are internal voltage, Ta=-20 to 85°C, C₂=C₃=0.1μF)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|---------------------------|--------------------|---|--|------|------|------|------|
| High-level output voltage | I _{OH1} | V _{OH1} =0.9·V _{DD} , V _{DD} =5.0V | P _{xx} , R _{xx} | 5.3 | | mA | 3 |
| | | V _{OH1} =0.9·V _{DD} , V _{DD} =3.0V | | 2.5 | | mA | 3 |
| | I _{OH2} | V _{OH2} =0.9·V _{DD} , V _{DD} =5.0V | BZ | 5.3 | | mA | 3 |
| | | V _{OH2} =0.9·V _{DD} , V _{DD} =3.0V | | 2.5 | | mA | 3 |
| | I _{OH3} | V _{OH3} =0.9·V _{DD} , V _{DD} =5.0V | SEG _{xx} (during DC output) | 1.2 | | mA | 1,3 |
| | | V _{OH3} =0.9·V _{DD} , V _{DD} =3.0V | | 0.6 | | mA | 1,3 |
| Low-level output voltage | I _{OL1} | V _{OL1} =0.1·V _{DD} , V _{DD} =5.0V | P _{xx} , R _{xx} | 8.5 | | mA | 4 |
| | | V _{OL1} =0.1·V _{DD} , V _{DD} =3.0V | | 4.1 | | mA | 4 |
| | I _{OL2} | V _{OL2} =0.1·V _{DD} , V _{DD} =5.0V | BZ | 8.5 | | mA | 4 |
| | | V _{OL2} =0.1·V _{DD} , V _{DD} =3.0V | | 4.1 | | mA | 4 |
| | I _{OL3} | V _{OL3} =0.1·V _{DD} , V _{DD} =5.0V | SEG _{xx} (during DC output) | 1.4 | | mA | 1,4 |
| | | V _{OL3} =0.1·V _{DD} , V _{DD} =3.0V | | 0.7 | | mA | 1,4 |
| Output leak current | I _{LOH} | V _{LOH} =V _{DD} | P _{xx} , R _{xx} | 0 | | 1.0 | μA |
| | I _{LOL} | V _{LOL} =V _{SS} | | -1.0 | | 0 | μA |
| Common output current | I _{COMH} | V _{COMH} =V _{C3} -0.05V | COM _x | | | -5 | μA |
| | I _{COML} | V _{COML} =V _{SS} +0.05V | | 5 | | | μA |
| Segment output current | I _{SEGH} | V _{SEGH} =V _{C3} -0.05V | SEG _{xx} (during LCD output) | | | -5 | μA |
| | I _{SEGGL} | V _{SEGGL} =V _{SS} +0.05V | | 5 | | | μA |

Note) 1. When "DC output" is selected by mask option.

2. When "LCD output" is selected by mask option.

3. See "Characteristic Curves", for the maximum values.

4. See "Characteristic Curves", for the minimum values.

● Analog Circuit Characteristics

LCD Drive Voltage Characteristics

(Unless otherwise specified: VDD=2.7 to 5.5V, Vss=0V, Vc2/Vc1 are internal voltage, Ta=-20 to 85°C, C2=C3=0.1μF)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|--|-----------------------|--|------------|----------------------|------------|------|------|
| LCD supply voltage | V _{C3I} | V _{C3} | 2.7 | | 5.5 | V | 1 |
| LCD drive voltage (when 1/3 bias is selected) | V _{C1} | Connect 1 MΩ load resistor between V _{ss} or V _{DD} and V _{C1} (without panel load) | Typ. - 0.2 | V _{C3} ·1/3 | Typ. + 0.2 | V | 2 |
| | V _{C2} | Connect 1 MΩ load resistor between V _{ss} or V _{DD} and V _{C2} (=V _{C1}) (without panel load) | Typ. - 0.2 | V _{C3} ·2/3 | Typ. + 0.2 | V | 2 |
| LCD drive voltage (when 1/2 bias is selected) | V _{C1&2} | Connect 1 MΩ load resistor between V _{ss} or V _{DD} and V _{C1} (=V _{C2})(without panel load), V _{C1} and V _{C2} are shorted | Typ. - 0.2 | V _{C3} ·1/2 | Typ. + 0.2 | V | 2 |
| Built-in resistance | R _{LCD} | Resistance between V _{C3} and V _{ss} | 30 | 50 | 100 | kΩ | 2 |

Note) 1. When "Internal power (external V_{C3} is used)" is selected by mask option.

2. V_{C3} = V_{DD} when "Internal power (external V_{C3} is not used)" is selected by mask option.


A/D Conversion Characteristics

(Unless otherwise specified: VDD=2.7 to 5.5V, Vss=AV_{ss}=0V, Ta=-20 to 85°C)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|--------------------------------|-------------------|--|-------------------------|------|-------------------|-------|------|
| Analog supply voltage | V _{AVDD} | AV _{DD} | 2.7 | | V _{DD} | V | |
| Analog reference voltage range | V _{REF} | AV _{REF} | 2.7 | | AV _{DD} | V | |
| Analog input voltage range | V _{IN} | AD0 to AD3 (P40 to P43) | AV _{ss} | | AV _{REF} | V | |
| Analog input capacitance | C _{AIN} | During sampling | AD0 to AD3 (P40 to P43) | 35 | 60 | pF | |
| Analog reference resistance | R _{REF} | Resistance for AV _{REF} -AV _{ss} | 10 | 20 | 30 | kΩ | |
| Resolution | - | | | | 8 | bit | |
| Offset error | E _{OFF} | AV _{DD} =2.7V to V _{DD} | -1 | | 1 | LSB | 1 |
| Full scale error | E _{FS} | AV _{REF} =2.7V to AV _{DD} | -1 | | 1 | LSB | 1 |
| Non-linearity error | E _{LI} | f _{AD} =240kHz to 2.5MHz | -2 | | 4 | LSB | 1,2 |
| Overall error | E _T | | -2 | | 4 | LSB | 1,2 |
| A/D conversion time | t _{AADC} | f _{AD} =240kHz to 2.5MHz | 20 | | 21 | clock | 1 |
| Sampling time | t _{SMP} | f _{AD} =240kHz to 2.5MHz | | 8 | | clock | 1 |

Note) 1. f_{AD}=f_{PRS}=fosc/2n or f_{AD}=fosc/2 (f_{AD}: A/D conversion clock frequency, fosc: oscillation clock frequency, n=1~16: PRSM setting value + 1)

2. The best straight line within a ±3LSB of error can be obtained by correcting the conversion result with -1LSB by software.



Offset error : E_{OFF} = a (the deviation from the ideal value at zero point)

Non-linearity error : E_{LI} = b (the deviation of the real conversion curve from the end point line)

Full scale error : E_{FS} = c (the deviation from the ideal value at the full scale point)

Total error : E_T = max (E_{OFF}, E_{LI}, E_{ABS})

E_{ABS} = the deviation from the ideal line (including quantizing error)

S1C63256

● Current Consumption

(Unless otherwise specified: V_{DD}=AV_{DD}=AV_{REF}=2.7 to 5.5V, V_{SS}=AV_{SS}=0V, Ta=25°C, C₁=0.1μF, C₂=C₃=0.1μF)

| Characteristic | Symbol | Condition | | Min. | Typ. | Max. | Unit | Note |
|----------------------------------|-------------------|---|-----------------------------------|------|------|------|------|-------|
| Power current during SLEEP | I _{SLP} | | | | 0.3 | 1.0 | μA | |
| Power current during HALT | I _{HALT} | LCD system circuit and A/D convertor are not used | Crystal oscillation (4.194304MHz) | | 560 | 1200 | μA | 1,4,7 |
| | | | Ceramic oscillation (4.0MHz) | | 610 | 1400 | μA | 2,4,7 |
| | | | CR oscillation (2MHz) | | 680 | 1400 | μA | 3,4,7 |
| | | | External clock input (4.0MHz) | | 220 | 420 | μA | 4,7 |
| Power current during execution | I _{EXE} | LCD system circuit and A/D convertor are not used Software duty = 100% | Crystal oscillation (4.194304MHz) | | 1400 | 2600 | μA | 1,5,7 |
| | | | Ceramic oscillation (4.0MHz) | | 1400 | 2600 | μA | 2,5,7 |
| | | | CR oscillation (2MHz) | | 1100 | 2100 | μA | 3,5,7 |
| | | | External clock input (4.0MHz) | | 1000 | 1700 | μA | 5,7 |
| LCD system operating current | I _{LCD} | V _{DD} =V _{C3} =3.0V, no panel load | | | 60 | 100 | μA | 8 |
| | | V _{DD} =V _{C3} =5.0V, no panel load | | | 100 | 170 | μA | 8 |
| A/D conversion operating current | I _{A/D} | V _{DD} =AV _{DD} =AV _{REF} =3.0V, f _{AD} =262kHz | | | 600 | 1000 | μA | 6 |
| | | V _{DD} =AV _{DD} =AV _{REF} =5.0V, f _{AD} =262kHz | | | 1800 | 3000 | μA | 6 |

- Note)
- R_f=1MΩ, C_G=C_D=15pF
 - R_f=1MΩ, C_G=C_D=30pF
 - RCR=20kΩ
 - OSC: oscillated (except for external clock input) CPU, ROM, RAM: HALT status Others: stopped
 - OSC: oscillated (except for external clock input) CPU, ROM, RAM: operating Others: stopped
 - f_{AD}=f_{PRSM}=fosc/2n (f_{AD}: A/D conversion clock frequency, fosc: oscillation clock frequency, n=1–16: PRSM setting value + 1)
fosc=4.194304MHz, PRSM=7
 - Current consumption when the LCD system circuit or A/D converter is used is found by adding the LCD system operating current or the A/D conversion current.
 - When "Internal power" is selected by mask option.

● AC Characteristics

Operating Range

(Unless otherwise specified: V_{DD}=2.7 to 5.5V, V_{SS}=0V, Ta=−20 to 85°C)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|----------------------------|--------|-----------------------------|------------|------|------|------|------|
| Operating clock frequency | fosc | Crystal oscillation circuit | 0.5 | | 4.5 | MHz | 1 |
| | | Ceramic oscillation circuit | 0.5 | | 4.5 | MHz | 1 |
| | | CR oscillation circuit | 0.5 | | 2.5 | MHz | 1 |
| | | External clock input | 0.5 | | 4.5 | MHz | 1,2 |
| Instruction execution time | tcy | 1-cycle instruction | 0.44 (0.8) | | 4.0 | μS | 3 |
| | | 2-cycle instruction | 0.89 (1.6) | | 8.0 | μS | 3 |
| | | 3-cycle instruction | 1.33 (2.4) | | 12.0 | μS | 3 |


- Note)
- The CPU uses the clock output from the oscillation circuit as the operating clock.
 - When an external clock is input from the OSC3 terminal by setting the mask option, do not connect anything to the OSC4 terminal.
 - The values enclosed with () indicate the execution time when the CR oscillation circuit is used.

Input Clock

• OSC3 external clock

(Unless otherwise specified: V_{DD}=2.7 to 5.5V, V_{SS}=0V, Ta=−20 to 85°C, V_{IH2}=1.7V, V_{IL2}=0.7V)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|-----------------------------|-------------------|-----------|------|------|-------|------|------|
| Input clock cycle time | t _{oscy} | | 230 | | 2,000 | nS | |
| Input clock "H" pulse width | t _{osh} | | 115 | | 1,000 | nS | |
| Input clock "L" pulse width | t _{osl} | | 115 | | 1,000 | nS | |
| Input clock rising time | t _{osr} | | | | 25 | nS | |
| Input clock falling time | t _{osf} | | | | 25 | nS | |




• K03 external clock (event counter external clock)

(Unless otherwise specified: VDD=2.7 to 5.5V, Vss=0V, Ta=-20 to 85°C, VIH1=0.8·VDD, VIL1=0.2·VDD)

| Characteristic | Symbol | Condition | Min. | Max. | Unit | Note |
|-----------------------------|--------|------------------------|------------|------|------|------|
| Input clock cycle time | tevcy | With noise rejecter | 512·n/fosc | | S | 1 |
| Input clock "H" pulse width | tevh | | 256·n/fosc | | S | 1 |
| Input clock "L" pulse width | tevl | | 256·n/fosc | | S | 1 |
| Input clock cycle time | tevcy | Without noise rejecter | 4 | | μS | |
| Input clock "H" pulse width | tevh | | 2 | | μS | |
| Input clock "L" pulse width | tevl | | 2 | | μS | |
| Input clock rising time | tosr | | | 25 | nS | |
| Input clock falling time | tosf | | | 25 | nS | |


Note) 1. fosc: oscillation clock frequency, n=1~16: PRSM setting value + 1



• RESET input clock

(Unless otherwise specified: VDD=2.7 to 5.5V, Vss=0V, Ta=-20 to 85°C, VIH=0.5·VDD, VIL=0.1·VDD)

| Characteristic | Symbol | Condition | Min. | Max. | Unit | Note |
|------------------|--------|-----------|------|------|------|------|
| RESET input time | tsr | | 100 | | μS | |




• K00-K03 simultaneous low input clock

(Unless otherwise specified: VDD=2.7 to 5.5V, Vss=0V, Ta=-20 to 85°C, VIH1=0.8·VDD, VIL1=0.2·VDD)

| Characteristic | Symbol | Condition | Min. | Max. | Unit | Note |
|-----------------------------|--------|------------------------------------|---------------|------|------|------|
| Simultaneous low input time | tksr | Time authorize circuit is used | 524288·n/fosc | | S | 1 |
| | | Time authorize circuit is not used | 768·n/fosc | | S | 1 |

Note) 1. fosc: oscillation clock frequency, n=1~16: PRSM setting value + 1



When the simultaneous low input reset function is selected by mask option.



Power-on Reset

(Unless otherwise specified: Vss=0V, Ta=-20 to 85°C, VIH=0.5·VDD, VIL=0.1·VDD)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|-------------------------|--------|---------------|------|------|------|------|------|
| Operating power voltage | Vsr | RESET=0.1·VDD | 2.7 | | | V | |
| RESET input time | tpsr | | 100 | | | μS | |



*1 Because the potential of the $\overline{\text{RESET}}$ terminal not reached V_{DD} level or higher.

*2 When the built-in pull-up resistor is not used.

A/D Conversion Characteristics

(Unless otherwise specified: VDD=2.7 to 5.5V, Vss=AVss=0V, Ta=-20 to 85°C)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|---------------------|--------|----------------------|------|------|------|-------|------|
| A/D conversion time | tADC | fAD=240kHz to 2.5MHz | 20 | | 21 | clock | 1 |
| Sampling time | tSMP | fAD=240kHz to 2.5MHz | | 8 | | clock | 1 |

Note) 1. fAD=fPRS=fosc/2n or fAD=fosc/2 (fAD: A/D conversion clock frequency, fosc: oscillation clock frequency, n=1~16: PRSM setting value + 1)

S1C63256

● Oscillation Characteristics

Oscillation characteristics change depending on conditions (board pattern, components used, etc.). Use the following characteristics as reference values. In particular, when a ceramic oscillator or crystal oscillator is used, use the oscillator manufacturer's recommended values for constants such as capacitance and resistance.

Crystal Oscillation Circuit

(Unless otherwise specified: V_{DD}=2.7 to 5.5V, V_{SS}=0V, T_A=-20 to 85°C, Crystal oscillator: Q21CA301xxx*, R_f=1MΩ, C_G=C_D=15pF)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|------------------------------------|-------------------|----------------------------------|------|------|------|-------|------|
| Oscillation start voltage | V _{STA} | | 2.7 | | | V | |
| Oscillation start time | t _{STA} | | | | 20 | mS | 1 |
| Oscillation stop voltage | V _{STP} | | 2.7 | | | V | |
| Built-in gate capacitance | C _G | | | 16 | | pF | |
| Built-in drain capacitance | C _D | | | 13 | | pF | |
| Frequency/IC deviation | Δf/ΔIC | | -10 | | 10 | ppm | |
| Frequency/supply voltage deviation | Δf/ΔV | | | | 1 | ppm/V | |
| Permitted leak resistance | R _{LEAK} | Between OSC1 and V _{SS} | 200 | | | MΩ | |

* Q21CA301xxx: made by Seiko Epson

Note) 1. The crystal oscillation start time varies according to the crystal oscillator, C_G and C_D to be used.

Ceramic Oscillation Circuit

(Unless otherwise specified: V_{DD}=2.7 to 5.5V, V_{SS}=0V, T_A=-20 to 85°C, Ceramic oscillator: CSA 4.00MG*, R_f=1MΩ, C_G=C_D=30pF)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|---------------------------|------------------|-----------|------|------|------|------|------|
| Oscillation start voltage | V _{STA} | | 2.7 | | | V | |
| Oscillation start time | t _{STA} | | | | 5 | mS | |
| Oscillation stop voltage | V _{STP} | | 2.7 | | | V | |

* CSA 4.00MG: made by Murata Mfg. Co.

CR Oscillation Circuit

(Unless otherwise specified: V_{DD}=2.7 to 5.5V, V_{SS}=0V, T_A=-20 to 85°C)


| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|---------------------------|------------------|----------------------------|------|------|------|------|------|
| Oscillation start voltage | V _{STA} | | 2.7 | | | V | |
| Oscillation start time | t _{STA} | | | | 1 | mS | |
| Oscillation stop voltage | V _{STP} | | 2.7 | | | V | |
| Frequency/IC deviation | Δf/ΔIC | R _{CR} = constant | -25 | | 25 | % | |

● Characteristic Curves (reference value)

Output Current Characteristics


• High level output current (Pxx, Rxx, BZ)

T_A = 85°C, Max. value




• Low level output current (Pxx, Rxx, BZ)

T_A = 85°C, Min. value




- High level output current (SEGxx)

T_a = 85°C, Max. value



- Low level output current (SEGxx)


T_a = 85°C, Min. value



Power Current - Frequency Characteristics


- Crystal oscillation/ceramic oscillation (during operation)

T_a = 25°C




- CR oscillation (during operation)

T_a = 25°C



- External clock (during operation)


T_a = 25°C




S1C63256

Analog System Operating Current - Voltage Characteristic

• LCD system operating current



• A/D converter operating current




Note: Since the A/D converter operating current varies according to the A/D conversion clock frequency (f_{AD}) and analog input voltage, use the following voltage characteristics only for reference.

CR Oscillation Frequency Characteristics

Oscillation frequency changes depending on the conditions (components used, board pattern, etc.). In particular, extensively depending on the product from (chip, plastic package or ceramic package) and board capacitance. Therefore, use the following chart for reference only and select the resistance value after evaluating the actual product.


• Oscillation frequency - resistance characteristic

$T_a = 25^\circ\text{C}$, Typ. value




• Oscillation frequency - temperature characteristic

$RCR = 20 \text{ k}\Omega$



■ BASIC EXTERNAL CONNECTION DIAGRAM



| | | |
|--------|-----------------------------|--|
| X'tal | Crystal oscillator | 4.194304 MHz |
| CR | Ceramic oscillator | 4.0 MHz |
| CG | Gate capacitor | 15 pF (Crystal oscillation) 30 pF (Ceramic oscillation) |
| Cd | Drain capacitor | 15 pF (Crystal oscillation) 30 pF (Ceramic oscillation) |
| Rf | Feedback resistor | 1 MΩ |
| RCR | Resistor for CR oscillation | 20 kΩ (2 MHz) |
| C1 | Capacitor | 0.1 μF |
| C2, C3 | Capacitor | 0.1 μF |
| CP | | 3.3 μF |

* The connection diagram shown above is an example of when mask option settings are as follows:

Buzzer signal: Negative polarity


LCD power source: Internal LCD power supply (external Vc3 not used)

Note: • The above table is simply an example.

- Capacitors should be connected to the Vc1, Vc2 and Vc3 terminals for noise measure and to prevent reduction in LCD display quality. (These terminals do not necessarily have to be connected to a capacitor.)
- To interrupt current that flows in the resistor (analog reference resistor) connected between the AVREF and AVss terminals, use a switching transistor from outside the IC.

■ PACKAGE DIMENSIONS


Plastic QFP13-64pin



Unit: mm

■ PAD LAYOUT

● Diagram of Pad Layout



● Pad Coordinates

Unit: µm

| No. | Pad name | X | Y | No. | Pad name | X | Y | No. | Pad name | X | Y |
|-----|----------|-------|------|-----|----------|-------|-------|-----|----------|------|-------|
| 1 | RESET̄ | 1322 | 1760 | 19 | R03 | -1760 | 362 | 37 | SEG5 | -381 | -1760 |
| 2 | TEST̄ | 1192 | 1760 | 20 | P20 | -1760 | 213 | 38 | SEG6 | -251 | -1760 |
| 3 | Vss | 1045 | 1760 | 21 | P21 | -1760 | 83 | 39 | SEG7 | -121 | -1760 |
| 4 | OSC3 | 904 | 1760 | 22 | P22 | -1760 | -47 | 40 | SEG8 | 9 | -1760 |
| 5 | OSC4 | 774 | 1760 | 23 | P23 | -1760 | -177 | 41 | SEG9 | 139 | -1760 |
| 6 | Vd1 | 644 | 1760 | 24 | K00 | -1760 | -325 | 42 | SEG10 | 269 | -1760 |
| 7 | Vdd | 514 | 1760 | 25 | K01 | -1760 | -455 | 43 | SEG11 | 399 | -1760 |
| 8 | AVdd | 372 | 1760 | 26 | K02 | -1760 | -585 | 44 | SEG12 | 529 | -1760 |
| 9 | AVref | 242 | 1760 | 27 | K03 | -1760 | -715 | 45 | SEG13 | 1760 | -1605 |
| 10 | AVss | 112 | 1760 | 28 | COM0 | -1760 | -849 | 46 | SEG14 | 1760 | -1475 |
| 11 | P40 | -1288 | 1760 | 29 | COM1 | -1760 | -979 | 47 | SEG15 | 1760 | -1345 |
| 12 | P41 | -1418 | 1760 | 30 | COM2 | -1295 | -1760 | 48 | SEG16 | 1760 | -1215 |
| 13 | P42 | -1548 | 1760 | 31 | COM3 | -1165 | -1760 | 49 | SEG17 | 1760 | -1085 |
| 14 | P43 | -1678 | 1760 | 32 | SEG0 | -1031 | -1760 | 50 | SEG18 | 1760 | -955 |
| 15 | BZ | -1760 | 896 | 33 | SEG1 | -901 | -1760 | 51 | SEG19 | 1760 | -825 |
| 16 | R00 | -1760 | 752 | 34 | SEG2 | -771 | -1760 | 52 | Vc1 | 1760 | 1398 |
| 17 | R01 | -1760 | 622 | 35 | SEG3 | -641 | -1760 | 53 | Vc2 | 1760 | 1528 |
| 18 | R02 | -1760 | 492 | 36 | SEG4 | -511 | -1760 | 54 | Vc3 | 1760 | 1658 |

S1C63256

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2001 All right reserved.

SEIKO EPSON CORPORATION

[ELECTRONIC DEVICES MARKETING DIVISION]

IC Marketing & Engineering Group

■ EPSON Electronic Devices Website

<http://www.epson.co.jp/device/>

ED International Marketing Department Europe & U.S.A.

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5812 FAX : 042-587-5564

ED International Marketing Department Asia

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5814 FAX : 042-587-5110