


Gate Arrays / Embedded Arrays / Standard Cells

2023



Business Concept

The widespread of smartphones and tablets make improvements of broadband and wireless communications, then the advanced information and telecommunications network society has become a reality. In particular, semiconductors for use in portable devices, information terminals, in-vehicle devices and FA devices are expected to provide higher performance in terms of thinner structure, lighter weight, and longer operation with limited power supply. We have been focusing on the creation of compact, low-power semiconductors since we started the development of CMOS LSI for watches in 1969. Since then, we have steadily built up our expertise in energy-saving, space-saving, and time-saving designs. This has enabled us to quickly obtain the semiconductor development technology needed to meet the demands of the new era of the advanced information and telecommunications network society. Our concept is to develop "saving technologies" to reduce power consumption, development times, and implementation space. Our goal is to be a true partner for you, providing you with strategic advantages, enhancing your customer value based on our "saving technologies" and mixed analog/digital technologies that we have cultivated, as well as our design capabilities, manufacturing capabilities and stable supply that can satisfy your detailed requirements.

Environmental Responsibility

Epson semiconductor technology provides environmental value to customers by creating and manufacturing eco-friendly products.

1) We Epson's products are surely complying with the Eu-RoHS (2011/65/EU) Directive.

2) We are releasing information about the containing chemical substances of products at web-site. Product of QFP & BGA are described in the following URL. global.epson.com/products_and_drivers/semicon/information/package_lineup.html *Some products are excluded.

Environmental management system third party certification status ISO14001

Type of certification: ISO 14001: 2015, JIS Q 14001: 2015

Awarded to: TOHOKU EPSON CORPORATION, SEIKO EPSON CORPORATION

(Fujimi Plant, Suwa Minami Plant)

Certified by : Bureau Veritas Japan Co., Ltd.

Date of certification : April 3, 1999 Type of certification : ISO 14001: 2015

Awarded to: Singapore Epson Industrial Pte. Ltd.

Certified by: SGS

Date of certification: Jan 12, 1999







Epson's Quality Policy

Keeping the customer in mind at all times, we make the quality of our products and services our highest priority. In oder to continue to creating products and services that please our customers and earn their trust. Epson's Semiconductor Business has acquired ISO9001 and IATF16949 certification with its IC, module and their application products.

Quality Management system third party certification status

Type of Certification: ISO9001: 2015, JIS Q 9001: 2015

Awarded to: TOHOKU EPSON CORPORATION, SEIKO EPSON CORPORATION

(Fujimi Plant, Suwa Minami Plant, Tokyo Office)

Certified by: Bureau Veritas Japan Co., Ltd.

Certificate No.: 3762381

Initial Date of Certification: October 10, 1993

Type of Certification: ISO9001: 2015

Awarded to : Singapore Epson Industrial Pte. Ltd.

Certified by: SGS

Certificate No.: SG03/00011

Initial Date of Certification: February 4, 2003

IATF16949

Type of Certification: IATF16949:2016

Awarded to: TOHOKU EPSON CORPORATION, SEIKO EPSON CORPORATION (Fujimi Plant, Tokyo Office), Epson Europe Electronics GmbH, Epson America,

Inc., Epson Canada Ltd.(Vancouver Design Center)

Certified by: Bureau Veritas Japan Co., Ltd.

Certificate No.: 281371

Initial Date of Certification: Dec 9, 2017

Type of Certification: IATF16949:2016

Awarded to: Singapore Epson Industrial Pte. Ltd.

Certified by: SGS

Certificate No.: SG07/00021


Initial Date of Certification: May 2, 2018











CONTENTS


History of Epson semiconductor	4-5	Package Lineup	17-19
ASIC Product Lineup	6-7	Gate Array Package List	20-22
Gate Arrays	8-9	Package's Thermal Resistance	23
Embedded Arrays	10	User Interface	24
Standard Cells	11	Development Flow	25
Macro Cells	12-13	Epson ASIC Website	26
Epson Originals	14-16		

History of Epson semiconductor

History of Epson Semiconductor's Technology


As the semiconductor division of "worldwide watch maker Seiko", semiconductor business has expanded into LCD Drivers, ASICs and MCUs from IC for Watches.

These businesses are all based on Epson's energy-saving technology.



Energy-Saving Technology; Technology that reduces power consumption from both sides of process and circuit have been nurtured by Epson over 40 years since division was founded.

Epson Semiconductor's History



History of Epson semiconductor ASICs

Vision and Target Application

Epson aspires to be a device maker that contributes customers' business by valuable products with our unique core technology Consumer **Automotive Electronics** MCU **Display Controller** 省(Sho) Custom IC Precision Original **Automotive Driver** Efficient **ASSP ASIC** Module /Package Manufacturing

Service

Silicon Foundry

Epson Product Line-up

FA/OA

Equipment



ASIC Product Lineup

Epson's ASIC offerings aim to provide the best overall solution thus enabling our customers to get products to market successfully. Epson ASIC products include gate arrays that address the need for fast turnaround, at low IC development costs; Standard Cells, that make system solutions possible at the lowest unit price, and embedded arrays that combine the fast turnaround time of gate arrays with the ability to implement system level functionality on chips available with standard cells.





S1L60000	0.25μm	Core 1.8V, 2.0V, 2.5V 3.3V interface
S1L50000	0.35μm	Core 2.0V, 2.5V, 3.3V 5V interface
S1L5V000	0.35μm	Core 3.3V, 5.0V 5V single power supply

EPSON

The gate array is a member of the ASIC family that offers quick turnaround time during the development cycle at the lowest development cost. This is achieved by Epson stocking pre-fabricating Base/Bulk wafers that have transistors arranged in the form of an array. Our customers design the "wiring", that connects the transistors, that bring specific functionality to the design of the ASICs.

Base arrays are prefabricated with different numbers of transistors giving customers a wide range of choices to implement their circuits. This offers flexibility to customers by giving them the choice of adding or subtracting functionality from the design.



ASIC Product Lineup


ASICs

Embedded Arrays

S1X80000	0.15 μm	Core 1.8V 3.3V single power supply with LDO
S1X60000	$0.25\mu{ m m}$	Core 1.8V, 2.0V, 2.5V 5V interface
S1X50000	$0.35\mu{ m m}$	Core 2.0V, 2.5V, 3.3V 5V interface
S1X5V000	0.35 μm	Core 3.3V, 5.0V 5V single power supply

The embedded array combines the fast turnaround time of gate arrays with the ability to implement system level functionality available in standard cells. The fast turnaround is accomplished by starting some of the wafer fabrication processes in parallel with the embedded array design process. In selecting an embedded array approach, the designer trades off the ability to change the base array in the last minute, possible with a gate array, with the need to implement system level functionality, with gate array like turnaround.


By offering gate arrays, standard cells, and embedded arrays; Epson offers a choice to meet the individual needs of our



Standard Cells

S1K80000 0.15 μm Core 1.8V	/ 3.3V single power supply with LDO
-----------------------------------	-------------------------------------

Standard cells (cell-based ASICs) are semi-custom ICs that enable optimally designed internal logic cells, memories such as ROM and RAM, CPU, and analog circuits to be implemented all on the same chip. As such, standard cells enable more design flexibility than gate arrays, offer more advanced functionality and higher integration, and can be developed as system LSI optimized for the customer's needs. Such optimization enables the achieving of ever more advanced functionality and lower power consumption.



Gate Arrays

Epson's Gate Array is a suitable solution for replacing existing devices because this Gate Array option gives flexibility to adapt the power supply and layouts of other various signals. Furthermore Epson has invested on the new Gate Array series called "S1L5V000" which supports 5V single power supply with $0.35\mu m$ process. Since it is a new series, it is also suitable for long life time applications.

C41 E000	O Corios													Core	I/O
S1L5000	o Series													2.0V	2.0V
Se	ries	S1L50	S1L50000 Series									2.00	3.3V		
		• Ultra l	arge scale	integratio	on (0.35 μ	m CMOS,	using 2-, 3	- or 4-lay	er interco	nnect prod	cess)			2.5V	2.5V
		• High-s	peed ope	ration (0.1	4 ns delay	y at 3.3 V,	with 2-inp	out power	NAND Ty	/p.)				2.50	3.3V
Foot	tures	• Low p	ower cons	sumption (Internal c	ell: 0.7 μ V	V/MHz/gat	e at 3.3 V)					3.3V	3.3V
геа	tures	• Drivab	, ,	0.1, 1, 3, 8						•	3 V,			3.5 V	5.0V
			Іог	= 0.1, 0.5,	1, 3, 6 m	A at 2.5 V	10L = 0.05	, 0.3, 0.6,	2, 4 mA a	t 2.0 V)					
	Double layer	S1L50062	S1L50122	S1L50282	S1L50552	S1L50752	S1L50992	S1L51252	S1L51772	S1L52502	S1L53352	S1L54422	S1L55062	S1L56682	S1L58152
Model	Triple layer	S1L50063	S1L50123	S1L50283	S1L50553	S1L50753	S1L50993	S1L51253	S1L51773	S1L52503	S1L53353	S1L54423	S1L55063	S1L56683	S1L58153
	Quadruple layer	S1L50064	S1L50124	S1L50284	S1L50554	S1L50754	S1L50994	S1L51254	S1L51774	S1L52504	S1L53354	S1L54424	S1L55064	S1L56684	S1L58154
Total BC (Row gates)	5.8k	12.0k	28.8k	55.5k	75.8k	99.2k	125.8k	177.1k	250.2k	335.9k	442.2k	506.7k	668.6k	815.5k
	Double layer	2.9k	6.0k	14.4k	26.1k	35.7k	46.7k	56.6k	79.7k	112.6k	144.5k	176.9k	202.7k	267.5k	326.2k
	Triple layer	5.1k	10.6k	25.3k	47.2k	64.4k	84.4k	100.7k	132.8k	187.7k	251.9k	309.5k	354.7k	468.0k	570.9k
	Quadruple layer	5.5k	11.4k	27.3k	52.8k	72.0k	94.3k	119.5k	168.2k	237.7k	319.1k	397.9k	456.1k	601.7k	734.0k
Total Lead Count	80 μ m	_	56	88	124	144	168	188	224	264	308	352	376	432	480
Total Ecua Count	70 μ m	48	64	104	144	168	192	216	_	_	_	_	_	_	-
	Internal gates			t _{pd} =	0.14 ns (3.3 V, F/C	2, typica	l wire loa	d), 0.21 n	s (2.0 V, F	/O 2, typi	ical wire l	oad)		
Delay Time	Input buffer	tpd = 0.3	38 ns (5.0 °	V, F/O 2, ty	pical wire	e load) Le	vel shifter:	0.4 ns (3.	3 V, F/O 2	, typical w	rire load),	1.3 ns (2.0	0 V, F/O 2,	typical wi	re load)
	Output buffer				$t_{pd} = 2.1$	2 ns (5.0	V) Level sl	nifter: 2.0	2 ns (3.3	V), 3.9 ns	(2.0 V) CI	L = 15 pF			
I/O	level						CMOS	, LVTTL, F	PCI-5V, PC	I-3.3V					
Input	modes				L	VTTL, CN	IOS, Pull-ι	ıp/Pull-do	wn, Schn	nitt, Fail-s	afe, Gate	d			
Output	t modes				N	lormal, O	pen drain	, 3-state,	Bidirectio	nal, Fail-s	afe, Gate	ed			

Note: Figures shown for usable gates are approximations. The actual number of usable gates varies according to the implemented circuitry.

S1L5V00	0 Series								Core	I/O		
Se	ries	S1L5V000 se	eries					5.0V	5.0V 3.3V			
Fea	tures	High speed opLow power co	Large scale integration (0.35 \(\mu\) m CMOS, using 2-, 3-, 4-layer interconnect process) High speed operation (internal gate delay: 0.19ns at 5V, 0.29ns at 3.3V, 2-input power NAND Typ.) Low power consumption (Internal cell: 5V 1.3 \(\mu\) W/MHz/BC, 3.3V 0.54uW/MHz/BC) Drive capacity (IoL=0.1, 1, 3, 8, 12mA at 5.0V, IoL=0.1, 1, 2, 6, 10mA at 3.3V)									
	Double layer	S1L5V012	S1L5V042	_	S1L5V112	_	S1L5V252	_		S1L5V482		
Model	Triple layer	S1L5V013	S1L5V043	S1X5V513*	S1L5V113	S1X5V523*	S1L5V253	S1X5V5	33*	S1L5V483		
	Quadruple layer	S1L5V014	S1L5V044	S1X5V514*	S1L5V114	S1X5V524*	S1L5V254	S1X5V5	34*	S1L5V484		
Total BC (Row gates)	8.8k	42.0k	26.0k	109.2k	90.3k	254.3k	235.0	k	479.9k		
	Double layer	2.6k	12.6k	-	32.7k	_	63.5k	_		119.9k		
Usable gates	Triple layer	5.3k	25.2k	14.3k	65.5k	49.7k	139.8k	129.3	k	239.9k		
gates	Quadruple layer	6.1k	29.4k	16.9k	76.4k	58.7k	165.3k	152.8	k	287.9k		
Total Le	ad Count	48	10	04	16	168 256				308		
	Internal Gates	tpd=0.1	19ns (5.0V opera	tion, F/O=2, typic	cal wiring load), t	tpd=0.29ns (3.3V	operation, F/O=2	2, typical w	iring load	d)		
Delay Time	Input Buffer	t _{pd} =	0.45ns (5.0V oper	ation, F/O=2, typ	ical wiring load), t	tpd=0.55ns (3.3V c	peration, F/O=2,	typical wir	ing load)			
	Output Buffer		tpd=2	.07ns (5.0V oper	ation, CL=15pF),	t _{pd} =2.95ns(3.3V	operation, CL=15	5pF)				
I/O	level				CMOS, TTI	L, LVTTL						
Input	modes			TTL, LVTTL, CM	OS, Pull-up/Pull-d	lown, Schmitt, Fa	il-safe, Gated					
Outpu	t modes			Normal, Oper	n-drain, 3-state, B	idirectional, Fail	safe, Gated					

Note: Figures shown for usable gates are approximations. The actual number of usable gates varies according to the implemented circuitry.

^{*:} Analog PLL built in master

Gate Arrays

ASICs

											Core	I/O	
S1L6000	0 Series										1.8V	1.8V	
Ser	ries	S1L60000) Series									3.3V	
										2.0V	2.0V		
			• Ultra large scale integration (0.25 μ m CMOS, using 3-, 4-layer interconnect process)						2.00	3.3V			
Foat	Features		 High-speed operation (107 ps internal gate delay at 2.5 V, with 2-input NAND Typ.) Low power consumption (Internal cell: 0.18 μW/MHz/gate at 2.5 V, with 2-input NAND Typ.) 								2.5V	2.5V	
reac			• Drivability (lo _L = 0.1, 1, 3, 6, 12, 24 mA at 3.3 V, lo _L = 0.1, 1, 3, 6, 9,18 mA at 2.5 V,							2.5 V	3.3V		
			IOL = 0.05	, 0.3, 1, 2, 3, 6	mA at 2.0 V,	IoL = 0.045, 0.	27, 0.9, 1.8, 2.	7, 5.4 mA at 1	.8 V)				
	Triple layer	S1L60093	S1L60173	S1L60283	S1L60403	S1L60593	S1L60833	S1L61233	S1L61583	S1L	_61903	S1L62513	
Model	Quadruple layer	S1L60094	S1L60174	S1L60284	S1L60404	S1L60594	S1L60834	S1L61234	S1L61584	S1L	_61904	S1L62514	
Total BC (R	low gates)	99.2k	171.8k	284.4k	400.3k	595.4k	831.6k	1,234.9k	1,587.8k	1,9	903.0k	2,519.6k	
Usable	Triple layer	59.6k	103.1k	142.2k	200.2k	297.7k	332.7k	494.0k	635.1k	7	61.2k	1,007.9k	
gates	Quadruple layer	69.5k	120.2k	184.9k	260.2k	387.0k	415.8k	617.5k	793.9k	9	51.5k	1,259.8k	
Total Lead Count	80 μ m	_	_	_	_	_	284	344	388		424	488	
Total Lead Count	70 μ m	112	148	188	224	272	_	_	_		-	_	
	Internal gates				t _{pd} = 107 ps (2.5 V, F/O 1,	typical wire lo	oad)					
Delay Time	Input buffer				t _{pd} = 270 ps (2	2.5 V, F/O 2, 1	typical wire lo	oad)					
	Output buffer				t _{pd} = 16	00 ps (2.5 V,	CL = 15 pF)						
I/O le	evels				CM	OS, LVTTL, P	CI-3.3V						
Input r	nodes		C	MOS, LVTTL,	Pull-up/Pull-o	lown, Schmit	t, Level shifte	er, Fail-safe, G	ated				
Output	modes		N	ormal, Open	drain, 3-state	, Bidirection	al, Level shift	er, Fail-safe, C	ated				

Note: Figures shown for usable gates are approximations. The actual number of usable gates varies according to the implemented circuitry.

Embedded Arrays

Creating hard macros for cells that are highly integrated and have advanced functionality enables development of system-on-a-chip designs, and utilization of the sea-of-gates structure in the logic means that the development period subsequent to the interconnection process is roughly equivalent to that for gate array chips.

In addition, the base array for LSI can be reused allowing only the logic block to be modified in development lead time equivalent to that for gate array chips.

Embedded array technology also facilitates circuit design changes and thereby helps avoid the risks associated with product modifications.

S1X5V000 Series

		Core	I/O	L
Series	S1X5V000 Series	3.3V	3.3V	
Features	 High-density integration (0.35 µm CMOS process technology and 2/3/4-layer interconnect process) High-speed operation (Internal gate delay: 0.19ns ps/5.0 V, 0.29ns/3.3 V, 2-input power NAND Typ.) Low power consumption (Internal cell: 1.3 µ W/MHz/gate, 5.0V, 0.54 µ W/MHz/gate, 3.3V, 2-input NAND Denivability (IoL=0.1, 1, 3, 8, 12 mA at 5.0 V, 0.1, 1, 2, 6, 10 mA at 3.3 V 	5.0V Гур.)	5.0V]

\$1X50000 Series

		Core	1/0	l.
Series	S1X50000 Series	2.0V	2.0V	1
	$ullet$ High-density integration (0.35 μ m CMOS process technology and 3/4-layer interconnect process)		3.3V	
	 High-speed operation (Internal gate delay: 150 ps/3.3 V, 2-input power NAND Typ.) Low power consumption (Internal cell: 0.37 µW/MHz/gate, 3.3V, Typ.) Drivability (lo=0.1, 1, 3, 8, 12, 24 mA at 5.0 V, lo=0.1, 1, 2, 6, 12 mA at 3.3 V, 	2.5V	2.5V	
Features		2.5 V	3.3V	
	lot=0.1, 0.5, 1, 3, 6 mA at 2.5 V, lot=0.05, 0.3, 0.6, 2, 4 mA at 2.0 V)		3.3V	
			5.0V]-

S1X60000 Series

	CAVCOOD C	Core	I/O	1
Series	S1X60000 Series		2.0V	1
	• High-density integration (0.25 μ m CMOS process technology and 3/4/5-layer interconnect process, number of raw gates: 2,500,000 Max.)	2.0V	3.3V	
Features	 High-speed operation (Internal gate delay: 107 ps/2.5 V, 2-input power NAND Typ.) Low power consumption (Internal cell: 0.18 \(\textit{ W/MHz/gate, 2.5V, Typ.} \) 	2.5V	2.5V	
	 Drivability (lo_L = 0.1, 1, 3, 6, 12, 24 mA at 3.3 V, lo_L = 0.1, 1, 3, 6, 12, 24 mA at 2.5 V, 		3.3V	
	lo _L = 0.05, 0.3, 1, 2, 4, 8 mA at 2.0 V)			

\$1X80000 Series

		Core	I/O	۱.
Series	S1X80000 Series	1.8V	3.3V	
	• Based on 0.15 μm CMOS process technology using 4/5-layer interconnect process	1.8V	5.0V	
Features	Internal gate delay: 34.5ps/1.8V, 2-input NAND Typ.	LDO	3.3V	
reatures	 Lower power consumption (Internal cell: 0.063 µW /MHz/gate 2-input NAND Typ.) Drive performance (IoL=2,4,8,12mA at 3.3V) 			
	2.110 per omance (101 2) 1/9/12/11/14(3.5.1)			

Standard Cells

ASICs

Standard cells (cell-based ASICs) are semi-custom ICs that enable optimally designed internal logic cells, memories such as ROM and RAM, CPU peripherals, and analog circuits to be implemented all on the same chip. As such, standard cells enable more design flexibility than do gate arrays, offer more advanced functionality and higher integration, and can be developed as a system-on-a-chip optimized for the customer's needs.

Such optimization leads to ever more compact, power-conserving devices.

CAICOOOOO Corios	Core	1/0		
S1K80000 Series	1.8V	3.3V		
Series	1.8V	5.0V		
	S1K80000 Series	LDO	3.3V	
Features	 Based on 0.15 µm CMOS process technology using 4/5-layer interconnect process Internal gate delay: 42.9ps/1.8V, 2-input NAND Typ. Lower power consumption (Internal cell: 0.039 µW /MHz/gate 2-input NAND Typ.) Drive performance (IoL=2,4,8,12mA at 3.3V) 			

Macro Cells

1. PLL

Series	\$1X5V000 \$1X5000		0000	
Macro Type	A35M A35K		A35M	
Operation Voltage	4.5 to 5.5V	3.0 to	3.0 to 3.6V	
Input Frequency	5MHz to 40MHz	32kHz	5MHz to 40MHz	
Multiplication Ratio	x2 to x26	x610 to x4096	x2 to x26	
Output Frequency	20MHz to 135MHz	20MHz to 135MHz		
Period Jitter	±3%	±3%	±2%	
Output Duty	50%±10%	50%±10%		
Lock Up Time	100 <i>μ</i> s	100msec	100 <i>μ</i> s	
Low Pass Filter	On chip	On chip		
Temperature Range	-40 to 110℃	-40 to 85℃		
Layer	3	3	3	

Series	S1X60000		S1X80000/	S1K80000
Macro Type	A25K	A25M	A15K	A15M
Operation Voltage	2.3 to	2.7V	1.65 to 1.95V	
Input Frequency	32kHz	5MHz to 150MHz	32kHz	5MHz to 150MHz
Multiplication Ratio	Max. 16000	x1 to x16	x571 to x6667	x1 to x16
Output Frequency	20MHz to	200MHz	20MHz to 200MHz	
Period Jitter	±2%	±200ps	POUT<=100MHz ±2%	
r eriod ditter	===70	=20000	POUT>100MHz ±200ps	
Output Duty	50%=	±5%	50%±400ps	
Lock Up Time	100msec	100 <i>µ</i> s	100msec	200µs
Low Pass Filter	On o	chip	On o	chip
Temperature Range	-40 to 85℃		-40 to	110℃
Layer	3		4	

2. ROM

Series	S1X50000	\$1X60000	S1X80000/S1K80000
Macro Type	Standard	Standard	Standard
Memory Size/Module	1k to 256K-bit	1k to 256K-bit	1k to 512K-bit
Data Bus Width	x1 to x64 1-bit step	x1 to x64 1-bit step	x1 to x64 1-bit step
Operate Voltage	2.0V, 2.5V, 3.0V, 3.3V	2.0V, 2.5V	1.8V
Operate Frequensy (Max.)	50MHz	66MHz	56MHz
Layer	3	3	3

Macro Cells

ASICs

3. SRAM

Series	S1X5V000	
Macro Type	Standard	
Port	1-port 2-port (1R+1	
Memory Size/Module	128 to 16K-bit	
Data Bus Width (bit)	x1 to x32 1-bit step	
Operating Voltage	3.3V, 5.0V	
Operation Frequency (Max.)	50MHz/5.0V	
Layer		3

Series	S1X50000					
Macro Type	Stan	dard	ard High-Density High Speed			
Port	1-port	Dual port (2R+2W)	1-port	1-port	2-port (1R+1W)	Dual port (2R+2W)
Memory Size/Module	128 to 64K-bit	1K to 64K-bit	32K to 512K-bit	32K to 72K-bit		
Data Bus Width (bit)	x1 to x32 1-bit step	x8, x16, x24, x32	x8, x16, x32	x1 to x144 1-bit step		
Write Option	Byte	Write	-	Byte Write		
Operating Voltage	2.0V, 2.5V,	3.0V, 3.3V	2.0V, 3.0V, 3.3V	3.3V		
Operation Frequency (Max.)	711	ИHz	76MHz	125MHz 110MHz		MHz
Layer	;	3	3	3		

Series	S1X60000					
Масго Туре	Standard		High-Density	High Speed		
Port	1-port	Dual port (2R+2W)	1-port	1-port	2-port (1R+1W)	
Memory Size/Module	128 to 64K-bit	128 to 64K-bit 1K to 64K-bit 32K to 512K-bit 128		128 to	to 64K-bit	
Data Bus Width (bit)	x1 to x32 1-bit step	x8, x16, x24, x32	x8, x16, x32	x4 to x64 1-bit step		
Write Option	Byte Write		Byte Write	Byte Write		
Operating Voltage	2.0V, 2.5V		2.0V, 2.5V	2.5V		
Operation Frequency (Max.)	125MHz 119MHz		71MHz	179MHz		
Layer	3	3	3	:	3	

Series	S1X80000/S1K80000			
Масго Туре		Standard		
Port	1-port	1-port 2-port (1R+1W) Dual port (2R+2W)		
Memory Size/Module	128 to 64K-bit	64 to 16K-bit	1K to 32K-bit	128K to 1M-bit
Data Bus Width (bit)	x1 to x32 1-bit step	x1 to x32 1-bit step	x8, x16, x24, x32	x8, x16, x32
Write Option	Byte Write – Byte Write			1-bit Write
Operating Voltage		1.8V		
Operation Frequency (Max.)	125MHz 119MHz 116MHz			74MHz
Layer	3	4	3	3


Ask our sales department regarding Gate Array SRAM.

Epson Originals


Epson Originals -1- Replacement of existing devices

Discontinued devices


To keep power supply, pin-assignment, function compatible




PLDs



FPGA2ASIC



General-purpose logic ICs To reduce board area, reduce power consumption, and improve mass production



Epson Originals

ASICs

Epson Originals -2- Power System Interface

Development of low-voltage system power supplies continues as part of the trend toward reducing power consumption. However, in cases where not all system components can run on a single low-voltage power supply, multiple power supplies are used for the same system. Consequently, many of today's portable electronic devices include dual (5 V/3.3 V) power supplies, each with its own signals.


5 V/3.3 V Dual Power Supply System

Level Shifter

Since it is often the case with ASICs that several ICs are connected in the same system, such systems are typically required to handle two types of level signals for 5 V and 3.3 V power. In S1L50000 and S1X50000 series products, the inclusion of two power supplies (such as 5 V and 3.3 V power supplies) enables the implementation of a bilevel (5 V, 3.3 V) signal interface for each I/O buffer. Such an interface is best suited for applications that include high-speed signal processing and high drive current capacity.


Gated I/O buffer

The use of the gated input buffer enables input in the Hi-Z state, which has not usually been possible using a buffer. In a system using dual-line power supply, the high-voltage power supply may be cut off. Using this function allows hot-plugging a PC card and achieving lower power consumption in the backup mode of PDA



3.3 V Single Power Supply System

Failsafe I/O Buffer Even when system constraints preclude the implementation of a dual power supply system, it is still possible to provide an interface between a 3.3 V single power supply chip and a 5 V chip by implementing an input buffer that does not include a forward diode (in the VDD direction), which also provides failsafe support for output.




Power separation suitable for low voltage power supply and low power consumption

IO Power Separation Interface with the devices of other power systems can be possible by power separation of I/O cell area.

Core Power Separation When mounted with RTC, power separation between RTC area and Logic area can be

Power OFF can be possible in the non RTC area.




Epson Originals

Epson Originals -3- Macro examples for embedded use


Epson ASICs can utilize various macros from Epson ASSPs or MCUs. Ask our sales department for details.

MCU Macro examples LDO POR/BOR ADC WDT I²C/SPI/UART EEPROM

Display controller Macro examples LVDS-Rx LVDS-Tx OpenLDI-Rx OpenLDI-Tx mini-LVDS-Tx



Epson Originals -4- DMOS-ASIC



Epson Originals -5- EMI countermeasures


EMI countermeasures Epson ASICs will take the following countermeasures to meet requests received from many customers to reduce EMI:

✓ Clock gating	✓ Power separation
✓ SS (Spread Spectrum)	✓ Optimization of drive capacity
✓ Multiphase delay clock	✓ Optimization of PIN arrangement
✓ Adoption of input Schmidt circuit	✓ Housing of bypass condenser
✓ Slew rate control	✓ Low noise F/F

Package Lineup


ASICs

Plastic Ball Grid Array (PBGA)




PKG Type	Body Size	Ball Pitch
(JEITA PKG Name)	(mm)	(mm)
PBGA1UE256 (P-LBGA-0256-1717-1.00) PBGA1UC256 (P-LBGA-0256-1717-1.00)	17 X 17 X 1.7 (PBGA1UE) 17 X 17 X 1.3 (PBGA1UC)	1.0

Quad Flat Non-leaded Package (QFN)



PKG Type (JEITA PKG Name)	Body Size (mm)	Lead Pitch (mm)
SQFN4-24 (P-VQFN024-0404-0.50)	4 X 4 X 1.0	0.5
SQFN5-32 (P-VQFN032-0505-0.50)	5 X 5 X 1.0	0.5
SQFN7-48 (P-VQFN048-0707-0.50)	7 X 7 X 1.0	0.5
SQFN9-64 (P-VQFN064-0909-0.50)	9 X 9 X 1.0	0.5


WL-CSP



PKG Typ	e	Pin	Body Size (mm)	Ball Pitch (mm)
WL-CSP (S1L5012)	0000 0000 1000 0000	16	2.4 X 2.4 X 0.8	0.5
WL-CSP (S1L5028)	\$2000 \$2000 \$2000 \$2000	25	3.0 X 3.0 X 0.8	0.5
WL-CSP (S1L5075)	0011000 0000000 0011000 0011000 0011000 0010000	49	4.2 X 4.2 X 0.8	0.5
WL-CSP (S1L5125)	***************************************	81	5.0 X 5.0 X 0.8	0.5
WL-CSP (S1L60093)		49	3.0 X 3.0 X 0.8	0.4


Package Lineup

Plastic Fine-pitch Ball Grid Array (PFBGA)



(Top surface) (Bo	ottom surface)	Solder Ball	Interpose
PKG Type (JEITA PKG Nam	e)	Body Size (mm)	Ball Pitch (mm)
PFBGA5U-60 (P-TFBGA-060-0505-0.50)		5 X 5 X 1.2	0.5
PFBGA6U-96 (P-TFBGA-096-0606-0.50)		6 X 6 X 1.2	0.5
PFBGA7U-144 (P-TFBGA-144-0707-0.50)		7 X 7 X 1.2	0.5
PFBGA8U-161 (P-TFBGA-161-0808-0.50)		8 X 8 X 1.2	0.5
PFBGA8U-181 (P-TFBGA-181-0808-0.50)		8 X 8 X 1.2	0.5
PFBGA7U-100 (P-TFBGA-100-0707-0.65)	000000000 000000000 000000000 00000000	7 X 7 X 1.2	0.65
PFBGA8U-112 (P-TFBGA-112-0808-0.65)		8 X 8 X 1.2	0.65
PFBGA8U-121 (P-TFBGA-121-0808-0.65)	000000000000000000000000000000000000000	8 X 8 X 1.2	0.65
PFBGA10U-160 (P-TFBGA-160-1010-0.65)		10 X 10 X 1.2	0.65
PFBGA10U-180 (P-TFBGA-180-1010-0.65)		10 X 10 X 1.2	0.65
PFBGA12U-208 (P-TFBGA-208-1212-0.65)		12 X 12 X 1.2	0.65
PFBGA7U-48 (P-TFBGA-048-0707-0.80)	0000000	7 X 7 X 1.2	0.8
PFBGA8U-81 (P-TFBGA-081-0808-0.80)	00000000	8 X 8 X 1.2	0.8
PFBGA10U-121 (P-TFBGA-121-1010-0.80)	000000000000000000000000000000000000000	10 X 10 X 1.2	0.8
PFBGA10U-144 (P-TFBGA-144-1010-0.80)	00000000000000000000000000000000000000	10 X 10 X 1.2	0.8

PKG Type (JEITA PKG Name)	Body Size (mm)	Ball Pitch (mm)
PFBGA12U-180 (P-TFBGA-180-1212-0.80)	12 X 12 X 1.2	0.8
PFBGA14U-220 (P-TFBGA-220-1414-0.80)	14 X 14 X 1.2	0.8
PFBGA16U-280 (P-TFBGA-280-1616-0.80)	16 X 16 X 1.2	0.8



PKG Type (JEITA PKG Name))	Body Size (mm)	Ball Pitch (mm)
VFBGA4H-49 (P-VFBGA-049-0404-0.50)	0000000 0000000 0000000 0000000 0000000	4 X 4 X 1.0	0.5
VFBGA5H-81 (P-VFBGA-081-0505-0.50)	00000000 00000000 000000000 00000000 0000	5 X 5 X 1.0	0.5
VFBGA6H-96 (P-VFBGA-096-0606-0.50)		6 X 6 X 1.0	0.5
VFBGA6H-121 (P-VFBGA-121-0606-0.50)	000000000000000000000000000000000000000	6 X 6 X 1.0	0.5
VFBGA7H-144 (P-VFBGA-144-0707-0.50)		7 X 7 X 1.0	0.5
VFBGA7H-161 (P-VFBGA-161-0707-0.50)		7 X 7 X 1.0	0.5
VFBGA8H-181 (P-VFBGA-181-0808-0.50)	00100000000000000000000000000000000000	8 X 8 X 1.0	0.5
VFBGA10H-240 (P-VFBGA-240-1010-0.50)		10 X 10 X 1.0	0.5
VFBGA10H-121 (P-VFBGA-121-1010-0.80)	000000000000000000000000000000000000000	10 X 10 X 1.0	0.8
VFBGA10H-144 (P-VFBGA-144-1010-0.80)	000000000000000000000000000000000000000	10 X 10 X 1.0	0.8

Package Lineup

QFP & TQFP

	PKG Type (JEITA PKG Nan	ne)	Body Size (mm)	Lead Pitch (mm)
	TQFP12-48 (P-TQFP048-0707-0.50)		7 X 7 X 1.2	0.5
*	QFP12-48 (P-LQFP048-0707-0.50)		7 X 7 X 1.7	0.5
	TQFP13-64 (P-TQFP064-1010-0.50)		10 X 10 X 1.2	0.5
*	QFP13-64 (P-LQFP064-1010-0.50)		10 X 10 X 1.7	0.5
*	QFP14-80 (P-LQFP080-1212-0.50)		12 X 12 X 1.7	0.5
*	TQFP15-100 (P-TQFP100-1414-0.50)		14 X 14 X 1.2	0.5
*	QFP15-100 (P-LQFP100-1414-0.50)		14 X 14 X 1.7	0.5
*	TQFP15-128 (P-TQFP128-1414-0.40)		14 X 14 X 1.2	0.4
*	QFP15-128 (P-LQFP128-1414-0.40)		14 X 14 X 1.7	0.4
	* Can be on automobile			

^{*} Can be on automobile

	PKG Type (JEITA PKG Name)	Body Size (mm)	Lead Pitch (mm)
*	QFP20-144 (P-LQFP144-2020-0.50)	20 X 20 X 1.7	0.5
*	QFP21-176 (P-LQFP176-2424-0.50)	24 X 24 X 1.7	0.5
*	QFP22-208 (P-LQFP208-2828-0.50)	28 X 28 X 1.7	0.5
	QFP21-216 (P-LQFP216-2424-0.40)	24 X 24 X 1.7	0.4
	QFP22-256 (P-LQFP256-2828-0.40)	28 X 28 X 1.7	0.4

Gate Array Package List

Epson's Gate Array Series offers various packages for each base array.

Please select the most suitable package, based on the circuit specifications and number of input/output terminals.

Gate Array Package List is subject to change due to the preparation condition of the lead frame and the improvement of production efficiency. Please consult Epson sales office when you are choosing packages.

S1L5V000 Series

	Λ.		C11 EV/010	011 51/040		C11 EV/110		011 51/050		C11 EV/400
		L2-Series	S1L5V012	S1L5V042	-	S1L5V112 -		S1L5V252	-	S1L5V482
		L3-Series	S1L5V013	S1L5V043	S1X5V513*	S1L5V113	S1X5V523*	S1L5V253	S1X5V533*	S1L5V483
		L4-Series	S1L5V014	S1L5V044	S1X5V514*	S1L5V114	S1X5V524*	S1L5V254	S1X5V534*	S1L5V484
		aw Gates	8.9k	42.0k	26.0k	109.3k	90.3k	254.4k	235.0k	479.9k
Д	L2-Usa	ble Gates	2.7k	12.6k	_	32.8k	_	63.6k	_	119.9k
Δ	L3-Usa	ble Gates	5.4k	25.2k	14.3k	65.6k	49.7k	139.9k	129.3k	239.9k
Д	L4-Usa	ble Gates	6.2k	29.4k	16.9k	76.5k	58.7k	165.4k	152.8k	287.9k
		Pads	48	10	04	16	58	2!	56	308
PKG	Pin	PKG Type								
TQFP	48	TQFP12-48	А	,	4		4			
QFP	48	QFP12-48	Α	,	4	ı	4			
TQFP	64	TQFP13-64		,	4	,	4	,	4	N
QFP	64	QFP13-64		,	Α	А		А		N
QFP	80	QFP14-80		,	Α		4	А		А
TQFP	100	TQFP15-100		,	Α		4	А		LQ
QFP	100	QFP15-100		,	Α	A		А		Α
TQFP	128	TQFP15-128		A (1	04)	Α		А		Α
QFP	128	QFP15-128		A (1	04)	Α		А		Α
QFP	144	QFP20-144				А		Α		Α
QFP	176	QFP21-176	N	1	V	A (168)		А		А
QFP	208	QFP22-208	N	1	V	N		А		Α
QFP	216	QFP21-216	N	1	V	N		,	4	Α
QFP	256	QFP22-256	N	1	V	ı	٧	L	Q	А
QFN	24	SQFN4-24	А	1	V	N		ı	V	N
QFN	32	SQFN5-32	А		4	1	٧	1	V	N
QFN	48	SQFN7-48	N	,	4		4	1	N	
QFN	64	SQFN9-64	N		A		4		Ą	N

A: Available for mass production

LQ: Quality assurance required (Lead frame required to be developed)

N: Not available A(): Usable up to the numbers of pins in the parenthesis

^{*:} Analog PLL built in master

Gate Array Package List

ASICs

S1L50000 Series

3 1L3U	000 36	eries																			
	Αl	_2-Series	S1L50062	SILE	50122	S1L5028	32	S1L50552	S1L5	0752	S1L5	0992	SIL	51252	S1L51772	S1L52502	S1L53352	S1L54422	S1L55062	S1L56682	S1L58152
	Αl	_3-Series	S1L50063	SILE	50123	S1L5028	33 :	S1L50553	S1L5	0753	S1L5	0993	SIL	51253	S1L51773	S1L52503	S1L53353	S1L54423	S1L55063	S1L56683	S1L58153
	AL	_4-Series	S1L50064	SILE	50124	S1L5028	34 9	S1L50554	S1L5	0754	S1L5	0994	SIL	51254	S1L51774	S1L52504	S1L53354	S1L54424	S1L55064	S1L56684	S1L58154
	R	aw Gates	5.8k	12	2.0k	28.8k		55.5k	75	.8k	99).2k	12	5.8k	177.1k	250.2k	335.9k	442.2k	506.7k	668.6k	815.5k
А	L2-Usal	ole Gates	2.9k	6	.Ok	14.4k		26.1k	35	.7k	46	6.7k	56	3.6k	79.7k	112.6k	144.5k	176.9k	202.7k	267.5k	326.2k
Д	L3-Usal	ole Gates	5.1k	10).6k	25.3k		47.2k	64	.4k	84	l.4k	10	0.7k	132.8k	187.7k	251.9k	309.5k	354.7k	468.0k	570.9k
Д	L4-Usal	ole Gates	5.5k	11	.4k	27.3k		52.8k	72	.Ok	94	l.3k	11	9.5k	168.2k	237.7k	319.1k	397.9k	456.1k	601.7k	734.0k
		Pads	48	64	56	104 8	8	144 124	168	144	192	168	216	188	224	264	308	352	376	432	480
	F	Pad Pitch	70μ	70μ	80μ	70 <i>µ</i> 80)μ	70µ 80µ	70μ	80μ	70μ	80μ	70 _L	μ08 μ	80μ	80μ	80μ	80μ	80μ	80 <i>µ</i>	80μ
PKG	Pin	PKG Type																			
TQFP	48	TQFP12-48	Α	Α	Α	P	١	Α		Α		Α	Ν	Ν	N	N	N	N	N	N	N
QFP	48	QFP12-48	Α	Α	Α	P	١	Α		Α		Α	Ν	Ν	N	N	N	N	N	N	N
TQFP	64	TQFP13-64		Α	A(56)	P	١	A A		Α		Α		Α	Α	LQ	N	N	N	N	N
QFP	64	QFP13-64		Α	A(56)	P	١	A A		Α		Α		Α	Α	Α	Ν	N	N	N	N
QFP	80	QFP14-80				A A	١	A A		Α		Α		Α	Α	Α	Α	N	N	N	N
TQFP	100	TQFP15-100				Α		A A		Α		Α		Α	LQ	Α	LQ	LQ	N	N	N
QFP	100	QFP15-100				Α		A A		Α		Α		Α	Α	Α	Α	Α	Ν	N	N
TQFP	128	TQFP15-128						Α		Α		Α		Α	Α	Α	Α	LQ	N	N	N
QFP	128	QFP15-128						Α		Α		Α		Α	А	Α	Α	Α	N	N	N
QFP	144	QFP20-144						Α		Α		Α		Α	Α	Α	Α	Α	Α	LQ	N
QFP	176	QFP21-176	N	Ν	Ν	N N	1	N	A(168)		Α			Α	Α	Α	Α	Α	Α	N	N
QFP	208	QFP22-208	N	Ν	Ν	N N	1	N	N		Ν	Ν	Ν		Α	Α	Α	Α	N	N	N
QFP	216	QFP21-216	N	Ν	Ν	N N	1	N	Ν	Ν	Ν	Ν	Α		Α	Α	Α	LQ	N	N	N
QFP	256	QFP22-256	N	Ν	Ν	N N	1	N	Ν	Ν	Ν	Ν				Α	Α	Α	LQ	LQ	N
QFN	24	SQFN4-24	Α	Α	Α	N N	1	N N	Ν	Ν	Ν	Ν	Ν	Ν	N	N	N	N	N	N	N
QFN	32	SQFN5-32	А	Α	Α	A A	١	N N	Ν	Ν	Ν	Ν	Ν	N	N	N	N	N	N	N	N
QFN	48	SQFN7-48	Α	Α	Α	A A	١	A A	Α	Α	Α	Α	Α	Α	N	N	N	N	N	N	N
QFN	64	SQFN9-64		Α		A A	١	A A	Α	Α	Α	Α	Α	Α	Α	N	N	N	N	N	N

A: Available for mass production

LQ: Quality assurance required (Lead frame required to be developed) N: Not available A(): Usable up to the numbers of pins in the parenthesis

Gate Array Package List

S1L60000 Series

AL3-Series S1L60093 S1L60173 S1L60283 S1L60403 S1L6033 S1L6033 S1L6133 S1L61503 S1L61503 S1L62513 AL4-Series S1L60094 S1L60174 S1L60284 S1L60404 S1L60594 S1L60834 S1L61234 S1L61584 S1L61904 S1L62514 Raw Gates 99.2k 171.8k 284.4k 400.3k 595.4k 831.6k 1.234.9k 1.587.8k 1.903.0k 2.519.6k AL3-Usable Gates 59.6k 103.1k 142.2k 200.2k 297.7k 332.7k 494.0k 635.1k 761.2k 1.007.9k AL4-Usable Gates 69.5k 120.2k 184.9k 260.2k 387.0k 415.8k 617.5k 793.9k 951.5k 1.259.8k 70μm Pads 112 148 188 224 272
Raw Gates 99.2k 171.8k 284.4k 400.3k 595.4k 831.6k 1,234.9k 1,587.8k 1,903.0k 2,519.6k AL3-Usable Gates 59.6k 103.1k 142.2k 200.2k 297.7k 332.7k 494.0k 635.1k 761.2k 1,007.9k AL4-Usable Gates 69.5k 120.2k 184.9k 260.2k 387.0k 415.8k 617.5k 793.9k 951.5k 1,259.8k 70μm Pads 112 148 188 224 272
AL3-Usable Gates 59.6k 103.1k 142.2k 200.2k 297.7k 332.7k 494.0k 635.1k 761.2k 1,007.9k AL4-Usable Gates 69.5k 120.2k 184.9k 260.2k 387.0k 415.8k 617.5k 793.9k 951.5k 1,259.8k 70μm Pads 112 148 188 224 272
AL4-Usable Gates 69.5k 120.2k 184.9k 260.2k 387.0k 415.8k 617.5k 793.9k 951.5k 1,259.8k 70 μm Pads 112 148 188 224 272
70μm Pads 112 148 188 224 272
80μm Pads - - - - - 284 344 388 424 488 PKG Pin PKG Type TQFP 48 TQFP12-48 A A A N
PKG Pin PKG Type TQFP 48 TQFP12-48 A A A N
TQFP 48 TQFP12-48 A A A N N N N N N N N N N N N N N N N
QFP 48 QFP12-48 A A A N <th< td=""></th<>
TQFP 64 TQFP13-64 A A A A A A A A A A A A A A A A A A A
QFP 64 QFP13-64 A A A A A A A A N <th< td=""></th<>
QFP 80 QFP14-80 A <th< td=""></th<>
TQFP 100 TQFP15-100 A A A A A A A A A A A A A A A A A A
QFP 100 QFP15-100 A <
TQFP 128 TQFP15-128 A(112) A A A A A A A A A A N N N N N QFP 128 QFP15-128 A(112) A A A A A A A A A A N N N N N QFP 144 QFP20-144 N A A A A A A A A A A A A A A A A A A
QFP 128 QFP15-128 A(112) A A A A A A A N N N QFP 144 QFP20-144 N A A A A A A A A A A N N N QFP 176 QFP21-176 N A A A A A A A A A A A LQ
QFP 144 QFP20-144 N A A A A A A A A N N QFP 176 QFP21-176 N A A A A A A A A A LQ
QFP 176 QFP21-176 N A A A A A A A A A A
0ED 208 0ED22.208 N N A A A A A A IO IO N
WIT ZOO WITZZ-ZOO IY IY IY A A A A A LQ LQ IY
QFP 216 QFP21-216 N N N A A A LQ LQ LQ N
QFP 256 QFP22-256 N N N N A A A LQ LQ N
QFN 24 SQFN4-24 N N N N N N N N N
QFN 32 SQFN5-32 A N N N N N N N N
QFN 48 SQFN7-48 A A A A N N N N N
QFN 64 SQFN9-64 A A A A A A N N N N

A: Available for mass production

LQ: Quality assurance required (Lead frame required to be developed)

N: Not available A(): Usable up to the numbers of pins in the parenthesis

Package's Thermal Resistance

Among LSIs, chip temperatures (T_j) rise as power consumption increases. The chip temperature of a packaged IC can be calculated based on the ambient temperature T_a , the package's thermal resistance θ_{j-a} , and the power dissipation P_D as shown below.

Chip temperature $(T_j) = T_a + (P_D \times \theta_{j-a})$ (°C)

As a general rule, the chip temperature(Tj) should be kept under 125°C. Note also that the package's thermal resistance varies widely depending on the chip size and substrates, the mounting method, the forced cooling.

QFP

Package	θ _{j-a} (℃∕W)					
Туре	Om/sec	1m/sec	2m/sec			
QFP12	51	46	44			
QFP13	48	45	43			
QFP14	44	41	39			
QFP15	41	39	37			
QFP20	36	33	31			
QFP21	34	31	29			
QFP22	27	24	23			
TQFP12	53	47	45			
TQFP13	47	44	42			
TQFP15	42	36	34			

SQFN

Package	θ _{i-a} (°C∕W)					
Туре	Om/sec	1m/sec	2m/sec			
SQFN4	42	39	37			
SQFN5	40	37	35			
SQFN7	31	28	25			
SQFN9	26	23	21			

PFBGA

Package		$ heta_{ extsf{j-a}}({}^{\circ}\!$	
Туре	Om/sec	1m/sec	2m/sec
PFBGA5	60	55	54
PFBGA6	54	49	48
PFBGA7	49	44	43
PFBGA8	44	39	38
PFBGA10	37	32	30
PFBGA12	33	29	27
PFBGA13	30	26	24
PFBGA14	24	20	19
PFBGA16	21	18	17

VFBGA

Package	θ _{j-a} (°C∕W)							
Туре	Om/sec	1m/sec	2m/sec					
VFBGA4	66	61	60					
VFBGA5	60	55	54					
VFBGA6	54	49	48					
VFBGA7	49	44	43					
VFBGA8	44	39	38					
VFBGA10	37	32	30					

PBGA


Package		θ _{j-a} (°C∕W)					
Туре	Om/sec	1m/sec	2m/sec				
PBGA1U	24	21	20				

Values listed above are typical values using following evaluation boards, but the thermal resistance can easily vary depending on conditions.


- QFP, SQFN, PBGA: JEDEC STD board (114.3x76.2x1.6mm 4layer)
- PFBGA, VFBGA: JEDEC STD board (114.5x101.5x1.6mm 4layer)

User Interface

In order to flexibly comply with the customer's design stages, Epson offers two types of user interfaces. The development lead time and development costs are determined by the interface of your choice.




Design of Embedded Array Chips



Development Flow

ASICs

Interface Flow



Library Pack

Supported series

Technology	0.35µm	0.25µm	0.15μm
Gate Array	\$1L50000 \$1L5V000	S1L60000	-
Embedded Array	\$1X5V000 \$1X50000	S1X60000	S1X80000
Standard cell	-	-	S1K80000

Supported tools

Category	Tool name	
Synthesis	Design Compiler	
Formal verification	Formality	
RTL check	SpyGlass	
Static timing analysis	Primetime	
Simulation	Verilog-XL, NC-Verilog, ModelSim(Verilog), ModelSim(VHDL)*	


^{*:} Not available for S1L5V000, S1X5V000, S1X80000, S1K80000 series

Epson ASIC Website

Epson Website Presents ASIC product information

<global.epson.com/products_and_drivers/semicon/products/asic/>

<ASIC HP>



- 1. This evaluation board/kit or development tool is designed for use for engineering evaluation, demonstration, or development purposes only. Do not use it for other purposes. It is not intended to meet the requirements of design for finished products.
- 2. This evaluation board/kit or development tool is intended for use by an electronic engineer and is not a consumer product. The user should use it properly and in a safe manner. Seiko Epson dose not assume any responsibility or liability of any kind of damage and/or fire coursed by the use of it. The user should cease to use it when any abnormal issue occurs even during proper and safe use.
- 3. The part used for this evaluation board/kit or development tool may be changed without any notice.

NOTICE: PLEASE READ THE FOLLOWING NOTICE CAREFULLY BEFORE USING THIS DOCUMENT

The contents of this document are subject to change without notice.

- 1. This document may not be copied, reproduced, or used for any other purpose, in whole or in part, without the consent of the Seiko Epson Corporation ("Epson").
- 2. Before purchasing or using Epson products, please contact our sales representative for the latest information and always be sure to check the latest information published on Epson's official web sites and other sources.
- 3. Information provided in this document such as application circuits, programs, usage, etc., are for reference purposes only. Using the application circuits, programs, usage, etc. in the design of your equipment or systems is your own responsibility. Epson makes no guarantees against any infringements or damages to any third parties' intellectual property rights or any other rights resulting from the information. This document does not grant you any licenses, intellectual property rights or any other rights with respect to Epson products owned by Epson or any third parties.
- 4. Epson is committed to constantly improving quality and reliability, but semiconductor products in general are subject to malfunction and failure. By using Epson products, you shall be responsible for your hardware. Software and systems must be designed well enough to prevent death or injury as well as any property damage even if any of the malfunctions or failures might be caused by Epson products. When designing your products using Epson products, please be sure to check and comply with the latest information regarding Epson products (this document, specifications, data sheets, manuals, Epson's web site, etc.). When using the information included above materials such as product data, charts, technical contents, programs, algorithms and application circuit examples, you shall evaluate your products both on a stand-alone basis as well as within your overall systems. You shall be solely responsible for deciding whether or not to adopt and use Epson products.
- 5. Epson has prepared this document and programs provided in this document carefully to be accurate and dependable, but Epson does not guarantee that the information and the programs are always accurate and complete. Epson assumes no responsibility for any damages which you incur due to misinformation in this document and the programs.
- 6. No dismantling, analysis, reverse engineering, modification, alteration, adaptation, reproduction, etc., of Epson products is allowed.
- 7. Epson products have been designed, developed and manufactured to be used in general electronic applications (office equipment, communications equipment, measuring instruments, home electronics, etc.) and applications individually listed in this document ("General Purpose"). Epson products are NOT intended for any use beyond the General Purpose uses that requires particular/higher quality or reliability in order to refrain from causing any malfunction or failure leading to death, injury, serious property damage or severe impact on society, including, but not limited to those listed below. Therefore, you are advised to use Epson products only for General Purpose uses. Should you desire to buy and use Epson products for a particular purpose other than a General Purpose uses, Epson makes no warranty and disclaims with respect to Epson products, whether express or implied, including without limitation any implied warranty of merchantability or fitness for any particular purpose. Please be sure to contact our sales representative and obtain approval in advance.

[Particular purpose]

Space equipment (artificial satellites, rockets, etc.) /

Transportation vehicles and their control equipment (automobiles, aircraft, trains, ships, etc.) /

Medical equipment (other than applications individually listed in this document) / Relay equipment to be placed on ocean floor / Power station control equipment / Disaster or crime prevention equipment / Traffic control equipment / Financial equipment Other applications requiring similar levels of reliability as those listed above

- 8. Epson products listed in this document and our associated technologies shall not be used in any equipment or systems that laws and regulations in Japan or any other countries prohibit to manufacture, use or sell. Furthermore, Epson products and our associated technologies shall not be used for developing weapons of mass destruction, or any other military purposes or applications. If exporting Epson products or our associated technologies, you shall comply with the Foreign Exchange and Foreign Trade Control Act in Japan, Export Administration Regulations in the U.S.A. (EAR) and other export-related laws and regulations in Japan and any other countries and follow the required procedures as provided by the relevant laws and regulations.
- 9. Epson assumes no responsibility for any damages (whether direct or indirect) caused by or in relation with your non-compliance with the terms and conditions in this document.
- 10. Epson assumes no responsibility for any damages (whether direct or indirect) incurred by any third party that you assign, transfer, loan, etc., Epson products to.
- 11. For more details or other concerns about this document, please contact our sales representative.
- 12. Company names and product names listed in this document are trademarks or registered trademarks of their respective companies.

©Seiko Epson Corporation 2023, All rights reserved.

[Registered trademarks, trademarks, and company names]

Design Compiler®: Synopsys Inc. in U.S.A.

NC-Verilog®: Cadence Design Systems Inc. in U.S.A.

SuperFlash®: Silicon Storage Technology, Inc., in the U.S.A.

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.


Other brand names and product names are trademarks or registered trademarks of their respective owners.


MMP Technology

Supply of this implementation of TPL's MMP technology does not convey a license nor imply a right under any patent, or any other industrial or intellectual property right of TPL, to use this implementation in any finished end-user final product. You are hereby notified that a license for such use is required from TPL. Contact: "mmp-licensing@tplgroup.net"











America

Epson America, Inc.

Headquarter: 3131 Katella Ave. Los Alamitos, CA 90720, USA Phone: +1-800-463-7766

San Jose Office: 2860 Zanker Road Suite 204 San Jose, CA 95134, USA Phone: +1-800-463-7766

Europe

Epson Europe Electronics GmbHRiesstrasse 15, 80992 Munich, Germany
Phone: +49-89-14005-0 FAX: +49-89-14005-110

Asia

Epson (China) Co., Ltd.4th Floor, Tower 1 of China Central Place, 81 Jianguo Road, Chaoyang District, Beijing 100025 China
Phone: +86-10-8522-1199 FAX: +86-10-8522-1120

Room 601-603, Building A One East, No.325 East Longhua Road, Shanghai 200023, China Phone: +86-21-5330-4888 FAX: +86-21-5423-4677

Shenzhen Branch

Room 804-805, 8 Floor, Tower 2, Ali Center, No.3331

Keyuan South RD(Shenzhen bay), Nanshan District, Shenzhen 518054, China Phone: +86-755-3299-0588 FAX: +86-755-3299-0560

Epson Taiwan Technology & Trading Ltd. 15F., No. 100, Songren Rd., Sinyi Dist., Taipei City 110. Taiwan Phone: +886-2-8786-6688

Epson Singapore Pte., Ltd.438B Alexandra Road, Block B Alexandra TechnoPark, #04-01/04, Singapore

119968

Phone: +65-6586-5500 FAX: +65-6271-7066

Epson Korea Co., Ltd.

10F Posco Tower Yeoksam, Teheranro 134 Gangnam-gu, Seoul, 06235, Korea Phone: +82-2-3420-6695

Seiko Epson Corp. **Sales & Marketing Division**

MD Sales & Marketing Department

JR Shinjuku Miraina Tower, 4-1-6 Shinjuku, Shinjuku-ku, Tokyo 160-8801, Japan

Document code: 701077828

First Issue April 2006 Revised March 2023 in JAPAN (F)