

32-bit Single Chip Microcomputer

- 32-bit S1C33000 RISC Core
- Multiply Accumulation
- Built-in 16K-byte RAM
- 10-bit ADC
- Built-in LCD Controller
- Built-in USB1.1 Function Controller
- Built-in Camera Interface

■ DESCRIPTION

The S1C33L11 is a Seiko Epson original 32-bit microcomputer that features high speed, low power consumption, and low-voltage operation. The S1C33L11 consists of an S1C33000 32-bit RISC type CPU as its core, peripheral circuits including a bus control unit, DMA controller, interrupt controller, timers, serial interface with FIFO, A/D converter, LCD controller, Camera interface, JPEG codec, USB1.1 function controller, MMC (SPI mode) interface and SmartMedia interface, and also RAM. Three oscillation circuits and two PLLs are also included, supporting advanced operation, power-saving operation, and high-performance realtime clock functions. The S1C33L11 is ideal for portable products that require high-speed data processing. Especially it is suitable for the application processor embedded in cellular phones and PDAs (personal data assistance).

■ FEATURES

- CMOS LSI 32-bit parallel processing S1C33000 RISC Core
- Main clock 50MHz (Max., up to 33MHz external clock input)
- Sub clock 32.768kHz (Typ., crystal)
- LCDC clock 55MHz (Max.)
- USB clock 48MHz (Typ.)
- Instruction set 16-bit fixed length, 105 instructions
(MAC instruction is included, 2 cycles)
- Internal RAM size General-purpose RAM: 16K bytes
VRAM : 128K bytes
- LCD controller S1D13710 equivalent
8 to 18-bit color LCD interface
Supports MD-TFT, D-TFD and TFT panels (up to 2 LCD panels)
Resolution :
 Programmable (Max. 176 × 240 pixels)
Color depths :
 A maximum of 64K colors can be simultaneously displayed
 using a 260K-color pallet (16-bpp mode).
 A maximum of 256 colors can be simultaneously displayed
 using a 260K-color pallet (8-bpp mode).
Swivel View (90/180/270-degree hardware rotation of
display image), mirror display, picture-in-picture plus,
overlay function
- Clock timer 1 channel
- Programmable timer 8 bits × 6 channels and 16 bits × 6 channels
- Watchdog timer Realized with a 16-bit programmable timer
- Serial interface 4 channels
Clock synchronization type and asynchronization type are
selectable. Usable as an infrared ray (IrDA) interface.
Ch.0 is selectable between a built-in buffer type (a 4 bytes
of receive-data buffer and a 2 bytes of transmit-data buffer)
and no buffer type.

S1C33L11

- Camera interface 1 channel
Hardware JPEG codec
YUV data capture (YUV 4:2:2, 4:2:0), YUV to RGB converter
Hardware resizer with trimming
- MMC (SPI mode) interface 1 channel
Supports 1 to 16-bit serial data transfer in master mode.
- SmartMedia interface 1 channel
Allows direct connection of a SmartMedia.
- USB1.1 function controller Endpoint : EP0, EPa, EPb, EPc, EPd (4 channels)
FIFO : 1,024 bytes
- 10-bit A/D converter Successive approximation type, 8 input channels
- High-speed DMA 4 channels
- Intelligent DMA 128 channels
- I/O port Input port : 13 bits
I/O port : 51 bits
- Interrupt controller External interrupts : 10 types
Internal interrupts : 43 types
- External bus interface 26-bit address bus, 16-bit data bus, 7 chip enable pins
SRAM and Burst ROM may be connected directly.
- Shipping form PFBGA-208pin
- Supply voltage Core voltage : 1.65 to 1.95V (1.8 ±0.15V)
I/O voltage : 2.70 to 3.30V (3.0 ±0.3V)
I/O voltage for USB : 3.00 to 3.60V (3.3 ±0.3V)
- Power consumption SLEEP state : 18μW Typ.
HALT state : 24mW Typ.
(50MHz, LCDC and USB not included)
Run state : 50mW Typ.*1
(50MHz, LCDC and USB not included)
LCD controller
- Camera and LCD I/F : 22mW Typ.
(50MHz, VDD, LCDC block only)
- Camera, LCD I/F and JPEG : 60mW Typ.
(50MHz, VDD, LCDC block only)
USB controller
- Idle state : 13mW Typ.
(VDD, USB block only)

*1: The values of power consumption during execution were measured when a test program that consisted of 55% load instructions, 23% arithmetic operation instructions, 1% mac instruction, 12% branch instructions and 9% ext instruction was being continuously executed.

■ BLOCK DIAGRAM




Fig. 1 S1C33L11 Functional Block Diagram

S1C33L11

PIN LAYOUT




Fig. 2 Pin Layout Diagram (PFBGA-208pin)

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2003, All right reserved.

SEIKO EPSON CORPORATION
ELECTRONIC DEVICES MARKETING DIVISION
IC Marketing & Engineering Group

ED International Marketing Department
 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
 Phone : 042-587-5814 FAX : 042-587-5117

■ EPSON Electronic Devices Website

<http://www.epsondevice.com>