S1C17 Series Technical Manual Errata

ITEM Countermeasure in case of display the LCD ghost				
Object manual	Document code	Object Item	Page	
S1C17651 technical manual	412120601	17.6.1 Display On/Off	17-8	

(Add)

17.6.1 Display On/Off

In the case of display the LCD ghost(LCD On mode)

In the case of display the LCD ghost, it may be improved by the following sequences

At the All off;

select reference voltage :VC1 (VCSEL/LCD_VREG register=0x0)
select All off (static) (DSPC[1:0]/LCD_DCTL register=0x3)
LCD Booster clock :Off (LCDBCLKE/LCD_BCLK register=0x0)
LCDCLK :Off (LCDTCLKE/LCD_TCLK register=0x0)

At the All on;

LCDCLK :On (LCDTCLKE/LCD_TCLK register=0x1)
LCD Booster clock :On (LCDBCLKE/LCD_BCLK register=0x1)
select reference voltage (VCSEL/LCD_VREG register=0x*)
select display mode (DSPC[1:0]/LCD_DCTL register=0x*)

Notes): In the All off (static) state, an electric current of about 1uA is added.

S1C17 Series Technical Manual Errata

ITEM About the CBUFEN register of T16A/T16A2				
Object manual	Document code	Object Item	Page	
S1C17624/604/622/602/621	411914902	13.8 Control Register Details	13-14	
Technical Manual			13-15	
S1C17705/703 Technical Manual	411706602	10.8 Control Register Details	10-19	
S1C17706 Technical Manual	412026401	10.8 Control Register Details	10-17	
S1C17711 Technical Manual	411905602	10.8 Control Register Details	10-14	
S1C17554/564 Technical Manual	411914402	11.8 Control Register Details	11-14	
S1C17651 Technical Manual	412120600	12.8 Control Register Details	12-13	

Page 13-14 13-15 S1C624/604/622/602/621 Technical Manual

Page 10-17 S1C17706 Technical Manual

Page 12-13 S1C17651 Technical Manual

(Error)

D3 CBUFEN: Compare Buffer Enable Bit

Enables or disables writing to the compare buffer.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting CBUFEN to 1 enables the compare buffer. The compare A and B signals will be generated by comparing the counter values with the compare A and B buffer values instead of the compare A and B register values. The compare A and B register values written via software are loaded to the compare A and B buffers when the compare B signal is generated.

Setting CBUFEN to 0 disables the compare buffer. The compare A and B signals will be generated by comparing the counter values with the compare A and B register values.

Note: Make sure the counter is halted (PRUN = 0) before setting CBUFEN.

(Correct)

D3 CBUFEN: Compare Buffer Enable Bit

Enables or disables writing to the compare buffer.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting CBUFEN to 1 enables the compare buffer. The compare A and B signals will be generated by comparing the counter values with the compare A and B buffer values instead of the compare A and B register values. The compare A and B register values written via software are loaded to the compare

A and B buffers when the compare B signal is generated.

Setting CBUFEN to 0 disables the compare buffer. The compare A and B signals will be generated by comparing the counter values with the compare A and B register values.

Note: Make sure the counter is halted (CLKEN = 0) before setting CBUFEN.

Page 13-14 13-15 S1C17705/703 Technical Manual

Page 10-14 S1C17711 Technical Manual

Page 11-14 S1C17554/564 Technical Manual

(Error)

D3 CBUFEN: Compare Buffer Enable Bit

Enables or disables writing to the compare buffer.

1 (R/W): Enabled

0 (R/W): Disabled (default)

When CBUFEN is set to 1, compare data is written via the compare data buffer. The buffer contents are loaded into the compare A and compare B registers when the compare B signal is generated. When CBUFEN is set to 0, compare data is written directly to the compare A and compare B registers.

Note: Make sure the counter is halted (PRUN = 0) before setting CBUFEN.

(Correct)

D3 CBUFEN: Compare Buffer Enable Bit

Enables or disables writing to the compare buffer.

1 (R/W): Enabled

0 (R/W): Disabled (default)

When CBUFEN is set to 1, compare data is written via the compare data buffer. The buffer contents are loaded into the compare A and compare B registers when the compare B signal is generated. When CBUFEN is set to 0, compare data is written directly to the compare A and compare B registers.

Note: Make sure the counter is halted (CLKEN = 0) before setting CBUFEN.