

# **Gate Array**

# S1L5V000 Series Design Guide

# Evaluation board/kit and Development tool important notice

- 1. This evaluation board/kit or development tool is designed for use for engineering evaluation, demonstration, or development purposes only. Do not use it for other purposes. It is not intended to meet the requirements of design for finished products.
- 2. This evaluation board/kit or development tool is intended for use by an electronics engineer and is not a consumer product. The user should use it properly and in a safe manner. Seiko Epson dose not assume any responsibility or liability of any kind of damage and/or fire coursed by the use of it. The user should cease to use it when any abnormal issue occurs even during proper and safe use.
- 3. The part used for this evaluation board/kit or development tool may be changed without any notice.

## **NOTICE**

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You are requested not to use, to resell, to export and/or to otherwise dispose of the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes.

All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©SEIKO EPSON CORPORATION 2021, All rights reserved.

# **Table of Contents**

Chapter 1	Overview	1
1.1 Fea	tures	1
1.2 Ma	ster Lineup	
1.2.1	Standard Master Lineup	
1.2.2	Built-in PLL Master Lineup	
<b>1.3 Ele</b> 1.3.1	ctrical Characteristics and Specifications  Absolute Maximum Ratings	
1.3.1	Recommended Operating Conditions	4
1.3.3	Electrical Characteristics	5
1.3.4	Overshoot and Undershoot	
1.4 Sta	tic Current	8
	/elopment Flow	9
1.5.1	Development Flow Up to Sign-off	
1.5.2 1.5.3	Logic Synthesis and Placement and Routing Workflow (Epson Work)	
1.5.3	Manufacturing Flow from Test Manufacture to Mass Production Setup	13 14
	RTL Design Restrictions and Limitations (Verilog-HDL)	
<b>2.1 Bas</b> 2.1.1	sic ConfigurationProvision of RTL Data Allowing Logic Synthesis	
2.1.1	Library Cell Usage	
2.1.3	ifdef and parameter	
2.2 Pin	Name Restrictions	15
2.2.1	External Pin Name Restrictions	15
2.2.2	Internal Pin Name Restrictions	
2.2.3	Verilog Reserved Words	
	omitting Timing Constraint Information	
2.3.1 2.3.2	Clock Information	
_	Buffer Insertion	
	M Description	
	•	
	cillator Cell Description	
Chapter 3	Test Circuit Design Restrictions and Limitations	26
	commended AC/DC Test Circuit Insertion	
3.1.1	Using Recommended Test Circuits and I/O Buffers with Test Circuits	
3.1.2 3.1.3	Cell Names for Output Buffers with Test Circuits and Bi-directional Buffers  Test Circuit Insertion Designed by Customer	26
	n Circuit Insertion	
<b>3.2 Sca</b> 3.2.1	Scan Circuits	

3.3 Boundary Scan (JTAG) Circuit Insertion	28
3.3.1 Instructions	28
3.3.2 Gate Count Estimation	
3.3.3 Boundary Scan (JTAG) Circuit Insertion in Custo	_
3.4 RAM Test Circuit: Memory BIST (Built-in Self Tes	t)31
Chapter 4 Test Pattern Generation Precautions	32
4.1 Sign-off Simulation Test Pattern Generation	32
4.1.1 Test Pattern Format	
4.1.2 Test Pattern Constraints	
4.1.3 External Bi-directional Pin Enable Signal	35
4.2 Pre-shipment Test Pattern Generation	
4.2.1 Usable Input Waveforms	
4.2.2 Constraints on Test Patterns	
4.2.3 Creating AC/DC Test Patterns	
4.2.4 Notes on Handling High Impedance State	39
Chapter 5 Design Restrictions and Limitations	40
5.1 Oscillator Circuits	40
5.1.1 Oscillator Circuit Configuration	
5.1.2 Notes When Using Oscillator Circuits	42
5.1.3 RTL Description for Oscillator Cells	42
5.2 Internal Bus Configuration	43
5.3 Metastable	45
Chapter 6 Types of I/O Buffers and Notes on Use	
6.1 I/O Buffer Types and Selection	
6.1.1 Selection of I/O buffers	
6.1.2 I/O Buffers with Bus Hold Function	
6.2 I/O Buffer Configuration	
6.2.1 Input Buffers	
6.2.2 Output Buffers	
6.2.3 Bi-directional Buffers	
6.3 Fail-Safe I/O Buffers	
6.3.1 Outline	
6.3.2 Features	
6.3.3 Notes on Use	
3	
6.4 Gated I/O Buffers	
6.4.1 Outline	
6.4.2 Features	
6.4.4 Cell Listing	

Chapter	7 Notes on Pinout	64
7.1 Es	stimating Power Supply Pin Count	64
7.2 Si	multaneous Switching and Power Supply Addition	64
	otes on Pinout	
7.3.1	Fixed Location Power Supply Pins	
7.3.2	Notes on Pinout	
7.3.3	Recommended Pinout	74
Chapter	8 RAM Specifications	76
	synchronous 1-Port RAM	
8.1.1	Features	
8.1.2	Word-Bit Configurations and RAM Cell Names	
8.1.3	RAM Size Estimation	
8.1.4 8.1.5	Function Descriptions Timing Chart (Asynchronous 1-port RAM)	
	synchronous 2-Port RAM	
8.2.1 8.2.2	FeaturesWord-Bit Configurations and RAM Cell Names	
8.2.3	RAM Size Estimation	
8.2.4	Function Descriptions	
8.2.5	Timing Charts (Asynchronous 2-port RAM)	
8.3 As	synchronous RAM Delay Parameters	82
8.3.1	5.0V Specifications (V <sub>DD</sub> = 4.5 to 5.5V, Ta = -40 to 110°C)	
8.3.2	3.3V Specifications (V <sub>DD</sub> = 3.0 to 3.6V, Ta = -40 to 110°C)	84
8.4 Sy	nchronous 1-port RAM	86
8.4.1	Features	
8.4.2	Word-Bit Configurations and RAM Cell Names	
8.4.3	RAM Size Estimation	
8.4.4	Function Descriptions	
8.4.5	Timing Charts (Synchronous 1-port RAM)	
	nchronous 2-port RAM	
8.5.1 8.5.2	Features Word-Bit Configurations and RAM Cell Names	
8.5.3	RAM Size Estimation	
8.5.4	Function Descriptions	
8.5.5	Timing Charts (Synchronous 2-port RAM)	
	nchronous RAM Delay Parameters	
8.6.1	5.0V Specifications ( $V_{DD} = 4.5$ to 5.5V, $T_a = -40$ to 110°C)	
8.6.2	3.3V Specifications ( $V_{DD} = 3.0$ to 3.6V, $T_a = -40$ to 110°C)	
8.7 Ac	ccess to Invalid Addresses	
8.8 Fr	nheddahle RAM Size	102

Chapter	9 PLL Specifications	103
9.1 F	eatures	103
9.2 B	lock Diagram	104
	in Functions	
9.4 E	lectrical Characteristics	106
9.4.1	Operating Conditions	
9.4.2	DC Characteristics	
9.4.3	AC Characteristics	
9.4.4	Multiplication Rate Setting	108
Chapter	10 Calculating Total Power Consumption	109
10.1 C	alculating Power Consumption	109
10.1.	Internal Cells (P <sub>int</sub> )	109
10.1.2	1 7	
10.1.3	3 Output Buffers (P <sub>o</sub> )	110
10.2 L	mit on Power Consumption	111
Append	ix	112
	imulation Results Example	
A1.1	Comparison File Example for Simulation Results and Expected Values	
A1.2	Timing Error List	114
A2. R	TL Design Restrictions and Limitations (VHDL)	117
A2.1	Provision of RTL Supporting Logic Synthesis	117
A2.2	Provision of Hierarchical Design Diagrams	
A2.3	RAM Description	
A2.4	Constant Assignment to Input Ports	
A2.5	Pin Name Constraints	
A2.6 A2.7	Port Data Format	
A2.7 A2.8	"integer" UsageI/O Buffers	
A2.0 A2.9	Primitive Cell Usage	
_	C/DC Test Patterns	
A3.1	DC Test Patterns	
A3.2	AC Test Patterns	
A4. I/	O Buffer Characteristics	
A4.1	5.0V Operation	
A4.2	3.3-V operation	
A4.3	Schmitt Input Buffer Electrical Characteristics	142
Revision	History	143

# **Chapter 1 Overview**

The S1L5V000 Series gate arrays are fabricated on a 0.35µm process with a sea-of-gates architecture.

## 1.1 Features

• Process 0.35 µm CMOS, 2-, 3-, and 4-layer interconnects

• Maximum gate count 479,988 (2-input NAND gates)

Operating speed

Internal logic gates: 190ps (5.0V, typical conditions)

290ps (3.3V, typical conditions)

(2-input power NAND, F/O = 2, typical wire load capacitance)

Input buffers: 450ps (5.0V, typical conditions)

550ps (3.3V, typical conditions)

(F/O = 2, typical wire load capacitance and conditions)

Output buffers: 2.07ns (5.0V Typ.)

2.95ns (3.3V Typ.)

 $(C_L = 15pF)$ 

• I/F levels TTL input, CMOS input/output, and LVTTL compatible

• Input modes TTL, CMOS, LVTTL, TTL Schmitt, CMOS Schmitt, LVTTL Schmitt,

and fail-safe inputs (with output disabled) With built-in pull-up and pull-down resistors (Each resistor has two resistance values.)

• Output modes Normal, 3-state, bi-directional, and fail-safe outputs

• Output drive  $I_{OL} = 0.1, 1, 3, 8, 12$ mA selectable (at  $V_{DD} = 5.0$ V)

 $I_{OL} = 0.1, 1, 2, 6, 10$ mA selectable (at  $V_{DD} = 3.3$ V)

• RAM 1-port asynchronous, 2-port asynchronous: Max. configuration: 8Kbits/module

1-port synchronous, 2-port synchronous: Max. configuration: 8Kbits/module

• PLL Input frequency: 5MHz to 40MHz, output frequency: 20MHz to 135MHz

Multiplication rate: 2, 3, 4, 6, 8, 9, 10, 12, 14, 16, 18, 20, 22, 24, 26

• Power supply/

Input/output voltage  $5.0V \pm 0.5V$ , supports single power supply operation

3.3V ±0.3V, supports single power supply operation

# 1.2 Master Lineup

# 1.2.1 Standard Master Lineup

Five different masters are available for the S1L5V000 Series. Select the master from the master list in Table 1-1-1 to suit the required gate count, number of input/output pins (including power supply pins), and packages used.

Note that the figures provided in Table 1-1-1 do not account for RAM cell embedding. If you plan to embed RAM in the circuits, please refer to "Chapter 8 RAM Specifications" for estimates. Also note that the RAM cell configuration is fixed, and it may not be possible to apply the formula from the BC count.

	Total BC PAD		BC Count		Cell Utilization U (%)*2		
Master	Count BC <sub>G</sub> *1	Count	Row	Column	2-LM	3-LM	4-LM
S1L5V012/5V013/5V014	8,856	48	164	54	30	60	70
S1L5V042/5V043/5V044	42,008	104	356	118	30	60	70
S1L5V112/5V113/5V114	109,250	168	575	190	30	60	70
S1L5V252/5V253/5V254	254,330	256	877	290	25	55	65
S1L5V482/5V483/5V484	479,988	308	1206	398	25	50	60

Table 1-1-1 S1L5V000 Series Master List

NOTE: \*1: The usable BC (gate array [G/A] basic cell) count is calculated using the following formula from the total BC count (BC<sub>G</sub>) and cell utilization (U) for each master. Usable BC count (BC<sub>A</sub>) estimation formula: BC<sub>A</sub> = BC<sub>G</sub>  $\times$  U Add approximately 550 BCs to the BC count estimation here for use with our recommended test circuit.

<sup>\*2:</sup> Use the cell utilization values here strictly for reference purposes. They will vary depending not just on logic size, but on the numbers of signal lines and nodes per signal.

## 1.2.2 Built-in PLL Master Lineup

The S1L5V000 Series includes three types of masters with built-in PLL. The masters with built-in PLL are referred to as the S1X5V000 Series. Select the master from the master list in Table 1-1-2 to suit the required gate count, number of input/output pins (including power supply pins), and packages used.

Note that the figures provided in Table 1-1-2 do not account for RAM cell embedding. If you plan to embed RAM in the circuits, please refer to "Chapter 8 RAM Specifications" for estimates. Also note that the RAM cell configuration is fixed, and it may not be possible to apply the formula from the BC count.

Master	Total BC Count	PAD	Usable BC <sub>A</sub> count (cell utilization U% <sup>*1</sup> )	
	BC <sub>G</sub>	Count	3-LM	4-LM
S1X5V513/5V514	25,960	104	14,267 (55)	16,861 (65)
S1X5V523/5V524	90,276	168	49,652 (55)	58,679 (65)
S1X5V533/5V534	235.000	256	117.500 (50)	141.000 (60)

Table 1-1-2 Built-in PLL S1X5V000 Series Master List (5V only)

NOTE \*1: Use the cell utilization values (U) here strictly for reference purposes. They will vary depending not just on logic size, but on the numbers of signal lines and nodes per signal.

Noise generated by the PLL may affect the customer's circuits. We recommend providing a dedicated PLL power supply and maintaining the power supply separate from the customer's circuits.

# 1.3 Electrical Characteristics and Specifications

## 1.3.1 Absolute Maximum Ratings

Table 1-2 Absolute Maximum Ratings

(Vss = 0V)

			, ,
Parameter	Symbol	Limit	Unit
Power Supply Voltage	$V_{DD}$	-0.3 to 7.0	V
Input Voltage	Vı	-0.3 to V <sub>DD</sub> +0.5*1	V
Output Voltage	Vo	-0.3 to V <sub>DD</sub> +0.5*1	V
Output Current/Pin	Іоит	±30	mA
Storage Temperature	T <sub>stg</sub>	-65 to 150	°C

NOTE: \*1: For N-channel open drain bi-directional buffers, input buffers with cell names prefixed with ID, and fail-safe buffers, the maximum allowable voltage is 7.0V.

## 1.3.2 Recommended Operating Conditions

Table 1-3 Recommended Operating Conditions ( $V_{DD} = 5.0V$ )

 $(V_{SS} = 0V)$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power Supply Voltage	$V_{DD}$	4.5	5.0	5.5	V
Input Voltage	Vı	-0.3	_	V <sub>DD</sub> +0.3*1	V
Ambient Temperature	Ta	-40	25	110 <sup>*2</sup>	°C
Normal Input Rising Time*3	t <sub>r1</sub>	_	_	50	ns
Normal Input Falling Time*3	t <sub>f1</sub>	_	_	50	ns
Schmitt Input Rising Time*3	t <sub>r2</sub>	_	_	5	ms
Schmitt Input Falling Time*3	t <sub>f2</sub>	_	_	5	ms

- NOTE: \*1: For N-channel open drain bi-directional buffers and input buffers with cell names prefixed with ID, the maximum allowable voltage is 5.8V. For fail-safe cells, the maximum allowable input voltage is 5.8V. However, do not apply an external voltage exceeding the output voltage when using high level output.
  - \*2: Temperature range recommended when  $T_i = -40$  to +135°C
  - \*3: Period during which the power supply voltage changes by 10 to 90%

Table 1-4 Recommended Operating Conditions ( $V_{DD} = 3.3V$ )

(Vss = 0V)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power Supply Voltage*4	$V_{DD}$	3.0	3.3	3.6	V
Input Voltage	Vı	-0.3	_	V <sub>DD</sub> +0.3 <sup>*1</sup>	V
Ambient Temperature	Ta	-40	25	110*²	°C
Normal Input Rising Time*3	t <sub>r1</sub>		_	50	ns
Normal Input Falling Time*3	t <sub>f1</sub>	_	_	50	ns
Schmitt Input Rising Time*3	t <sub>r2</sub>	_	_	5	ms
Schmitt Input Falling Time*3	t <sub>f2</sub>	_	_	5	ms

- NOTE: \*1: For N-channel open drain bi-directional buffers and input buffers with cell names prefixed with ID, the maximum allowable voltage is 5.8V. For fail-safe cells, the maximum allowable input voltage is 5.8V. However, do not apply an external voltage exceeding the output voltage when using high level output.
  - \*2: Temperature range recommended when  $T_i = -40 \text{ to } +135^{\circ}\text{C}$
  - \*3: Period during which the power supply voltage changes by 10 to 90%
  - \*4: Built-in PLL masters do not support  $V_{DD} = 3.3 \text{ V}$ .

# 1.3.3 Electrical Characteristics

Table 1-5 Electrical Characteristics

 $(V_{DD} = 5.0V \pm 0.5V, V_{SS} = 0V, T_a = -40 \text{ to } 110^{\circ}\text{C})$ 

Parameter	Symbol	Conditions		Min.	Тур.	Max.	Unit
Input Leakage Current	ILI		_	-5	_	5	μΑ
Off State Leakage Current	loz		_	-5	_	5	μΑ
High Level Output Voltage	Vон	I <sub>OH</sub> = -0.1mA (T -3mA (Typ -12mA (Ty V <sub>DD</sub> = Min.	V <sub>DD</sub> -0.4	_	ı	V	
Low Level Output Voltage	V <sub>OL</sub>		vpe S), 1mA (Type M) e 1), 8mA (Type 2) pe 3)	_	_	0.4	٧
High Level Input Voltage	V <sub>IH1</sub>	CMOS level, V	<sub>DD</sub> = Max.	3.5	_	V <sub>DD</sub> +0.3	٧
Low Level Input Voltage	V <sub>IL1</sub>	CMOS level, V	<sub>DD</sub> = Min.	-0.3		1.0	V
High Level Input Voltage	V <sub>T1+</sub>	CMOS Schmitt		2.0		4.0	V
Low Level Input Voltage	V <sub>T1-</sub>	CMOS Schmitt		0.8		3.1	V
Hysteresis Voltage	ΔV	CMOS Schmitt		0.3	_	1	V
High Level Input Voltage	V <sub>IH2</sub>	TTL level, V <sub>DD</sub> = Max.		2.0	_	V <sub>DD</sub> +0.3	٧
Low Level Input Voltage	V <sub>IL2</sub>	TTL level, V <sub>DD</sub>	= Min.	-0.3		0.8	V
High Level Input Voltage	V <sub>T2+</sub>	TTL Schmitt		1.2	_	2.4	V
Low Level Input Voltage	$V_{T2-}$	TTL Schmitt		0.6	_	1.8	V
Hysteresis Voltage	$V_{H2}$	TTL Schmitt		0.1	_	_	V
Pull-up Resistor	P <sub>PU</sub>	$V_I = 0V$	Type 1	30	60	150	kΩ
T ull-up ixesistor	T PU	VI = 0 V	Type 2	60	120	300	kΩ
Pull-down Resistor	P <sub>PD</sub>	$V_I = V_{DD}$	Type 1	30	60	150	kΩ
Tuli down resistor	I PD	VI = VDD	Type 2	60	120	300	kΩ
High Level Bus Hold Current	I <sub>BHH</sub>	Bus hold, $V_{IN} = 2.0V$ , $V_{DD} = Min$ .		_		-75	μΑ
Low Level Bus Hold Current	I <sub>BHL</sub>	Bus hold, $V_{IN} = 0.8V$ , $V_{DD} = Min$ .		_	_	30	μΑ
High Level Overdrive Current	Івнно	To flip bus hold $V_{IN} = 0.8V$ $V_{DD} = Max$ .		-550	_	-	μΑ
Low Level Overdrive Current	I <sub>BHLO</sub>	To flip bus hold $V_{IN} = 2.0V$ $V_{DD} = Max$ .		330	_		μΑ
Input Pin Capacitance	Cı	$f = 1MHz, V_{DD} = 0V$		_	_	10	pF
Output Pin Capacitance	Co	f = 1MHz, V <sub>DD</sub> :	= 0V			10	pF
IO Pin Capacitance	Cıo	$f = 1MHz, V_{DD}$	= 0V	_	_	10	pF

Table 1-6 Electrical Characteristics

 $(V_{DD} = 3.3V \pm 0.3V, V_{SS} = 0V, T_a = -40 \text{ to } 110^{\circ}\text{C})$ 

Parameter	Symbol	C	onditions	Min.	Тур.	Max.	Unit
Input Leakage Current	ILI		-	-5	_	5	μA
Off State Leakage Current	loz		-	-5	_	5	μΑ
High Level Output Voltage	V <sub>OH</sub>	-2mA (Ty <sub>l</sub>	I <sub>OH</sub> = -0.1mA (Type S), -1mA (Type M) -2mA (Type 1), -6mA (Type 2) -10mA (Type 3)		_	_	V
Low Level Output Voltage	V <sub>OL</sub>		/pe S), 1mA (Type M) e 1), 6mA (Type 2) pe 3)	_	_	0.4	٧
High Level Input Voltage	V <sub>IH1</sub>	LVTTL Level, \	/ <sub>DD</sub> = Max.	2.0	_	V <sub>DD</sub> +0.3	٧
Low Level Input Voltage	V <sub>IL1</sub>	LVTTL Level, \	/ <sub>DD</sub> = Min.	-0.3		0.8	V
High Level Input Voltage	V <sub>T1+</sub>	LVTTL Schmitt		1.1	_	2.4	V
Low Level Input Voltage	V <sub>T1</sub> -	LVTTL Schmitt		0.6	_	1.8	V
Hysteresis Voltage	ΔV	LVTTL Schmitt		0.1		_	V
Pull-up Resistor	P <sub>PU</sub>	$V_I = 0V$	Type 1	40	100	250	kΩ
Full-up Resistor	PPU	VI = UV	Type 2	80	200	500	kΩ
Pull-down Resistor	P <sub>PD</sub>	$V_I = V_{DD}$	Type 1	40	100	250	kΩ
Tull-down Resistor	I PD	VI = VDD	Type 2	80	200	500	kΩ
High Level Bus Hold Current	Івнн	Bus hold, V <sub>IN</sub> =	: 2.0V, V <sub>DD</sub> = Min.			-18	μΑ
Low Level Bus Hold Current	I <sub>BHL</sub>	Bus hold, $V_{IN} = 0.8V$ , $V_{DD} = Min$ .		_	_	15	μΑ
High Level Overdrive Current	Івнно	To flip bus hold $V_{IN} = 0.8V$ $V_{DD} = Max$ .		-350	_	_	μΑ
Low Level Overdrive Current	I <sub>BHLO</sub>	To flip bus hold $V_{IN} = 2.0V$ $V_{DD} = Max$ .		210	_	_	μΑ
Input Pin Capacitance	Cı	$f = 1MHz, V_{DD} = 0V$				10	pF
Output Pin Capacitance	Co	$f = 1MHz, V_{DD}$	= 0V	_	_	10	pF
IO Pin Capacitance	C <sub>IO</sub>	$f = 1MHz, V_{DD}$	= 0V		_	10	pF

## 1.3.4 Overshoot and Undershoot

Depending on usage, if the overshoot or undershoot in input waveforms to an input buffer or bi-directional buffer exceeds the maximum input voltage under the recommended operating conditions in Tables 1-3 and 1-4, overshoot and undershoot are specified within the time periods shown below.

(1) Voltage and time for which overshoot/undershoot is allowed when  $V_{DD} = 5.0V \pm 0.5V$ 

Overshoot maximum peak voltage:  $V_{DD} + 1.5V$  (\*1)

Overshoot maximum time (\*2): 50ns

Undershoot minimum peak voltage:  $V_{SS} - 1.5V$ 

Undershoot maximum time (\*2): 50ns

- NOTE: \*1: For N-channel open drain bi-directional buffers, input buffers with cell names prefixed with "ID", and fail-safe buffers, the maximum allowable voltage is 7.0V.
  - \*2: Time refers to the time for which the input voltage exceeds  $V_{DD}$  or is below  $V_{SS}$ . In the cases marked (\*1) above, however, it will be the time above 5.8V.
- (2) Voltage and time for which overshoot/undershoot is allowed when  $V_{DD} = 3.3 \text{V} \pm 0.3 \text{V}$

Overshoot maximum peak voltage:  $V_{DD} + 1.0V$  (\*1)

Overshoot maximum time (\*2): 50ns

Undershoot minimum peak voltage: V<sub>SS</sub> – 1.0V

Undershoot maximum time (\*2): 50ns

- NOTE: \*1: For N-channel open drain bi-directional buffers, input buffers with cell names prefixed with ID, and fail-safe buffers, the maximum allowable voltage is 7.0V.
  - \*2: Time refers to the time for which the input voltage exceeds V<sub>DD</sub> or is below V<sub>SS</sub>. In the cases marked \*1 above, however, it will be the time above 5.8V.

#### (Supplement)

In the case of waveforms with large overshoot or undershoot, confirm that the reflected wave meets the  $V_{IH}/V_{IL}$  standards for the input. Even if the earlier mentioned standards are met, malfunctions may occur if the reflected wave is within a range that does not meet  $V_{IH}/V_{IL}$  standards. (Ideally, the input waveform should be checked directly using an oscilloscope or similar device.)

# 1.4 Static Current

Table 1-7 Static Current

 $(Tj = 110^{\circ}C)$ 

Master	5.0V ±0.5V <sub>lobs</sub> *1 Max.	3.3V ±0.3V <sub>lobs</sub> *¹ Max.	Unit
S1L5V012/5V013/5V014	64	48	μΑ
S1L5V042/5V043/5V044 S1L5V112/5V113/5V114	240	200	μΑ
S1L5V252/5V253/5V254	360	280	μΑ
S1L5V482/5V483/5V484	520	400	μΑ

NOTE: \*1: I<sub>DDS</sub>: Static current between V<sub>DD</sub> and V<sub>SS</sub>

$$I_{DDS}(Tj) = I_{DDS}(Tj = 110^{\circ}C) \times Temperature Coefficient$$

= I<sub>DDS</sub> (Tj = 110°C) × 
$$10^{\frac{Tj-110}{60}}$$

(Example) When  $V_{DD} = 5.0 \text{V}$  and  $Tj = 60 ^{\circ}\text{C}$ , the approximate static current of S1L5V112 is obtained as follows:

$$\begin{split} I_{DDS}\left(Tj=60^{\circ}C\right) &= I_{DDS}\left(Tj=110^{\circ}C\right) \times \ 10^{\frac{60-110}{60}} \\ &= 240 \times 0.147 \\ &= 35 \ (\mu A) \end{split}$$

<sup>\*)</sup> Use the following equation to obtain approximate static current when the temperature condition is other than Tj = 110°C. (The equation is applicable only when Tj = -40 to 110°C. If Tj is between 110°C and 135°C, please contact our sales representative.)

# 1.5 Development Flow

Shown here are the development flow including the development start order and data submission from the customer, logic synthesis and placement and routing at Epson, and the flow from test manufacture to the start of mass production.

# 1.5.1 Development Flow Up to Sign-off

Figure 1-1 shows the development flow up to sign-off for an RTL interface.




Figure 1-1 Development Flow Up to Sign-off

# 1.5.2 Logic Synthesis and Placement and Routing Workflow (Epson Work)




Figure 1-2 Logic Synthesis and Placement and Routing Workflow (Epson Work)

Figure 1-2 shows the logic synthesis and placement and routing workflow from data receipt to sign-off. The individual tasks are outlined as follows.

## (1) Development start order receipt

The Seiko Epson development start order form is sent by the customer to Epson or to a distributor. Design work commences at Epson once this is received. The customer should also send the following data together with the development start order:

- ① Provisional RTL circuit data (See "1.5.3 Submitting Provisional (Trial) Data.")
- 2 Pinout table
- 3 Marking diagram (form created by Epson)
- ④ Provisional test pattern (VCD format)
- 5 Development outline of new product

## (2) Data receipt

The customer should send the following data:

- (1) Formal RTL circuit data
- 2 Timing constraint information
- 3 Test patterns (VCD format)
- (3) RTL description check

An RTL checker is used as necessary to check for issues such as syntax errors.

(4) Logic synthesis

Provisional logic is synthesized initially with minimal constraints to check the number of gates and analyze the clocks. If no issues are found, the actual logic is synthesized with the addition of timing constraints.

(5) Formal verification (equivalence check)

Formal verification (equivalence check) is performed between the customer's RTL description and the netlists following logical synthesis.

(6) Test pattern conversion

VCD (value change dump) test pattern files received from the customer are converted to Epson's proprietary APF (advanced press format) files (cycle-based, table format test patterns).

(7) DFT (e.g., scan insertion, ATPG)

DFT (design for test: addition of dedicated test circuits to increase fault coverage) is performed and scan test circuits inserted. Test patterns are generated using automatic test pattern generation (ATPG). Please inform Epson about the desired fault coverage at the start of development.

(8) Formal verification (equivalence check)

Formal verification is performed on the netlists before and after DFT.

# **Chapter 1 Overview**

## (9) Simulation before placement and routing

Simulation is performed using the test patterns in (6) and (7) above together with virtual delay data to confirm that the required functions are achieved in the gate-level netlists. An analysis is conducted if any problems are identified in simulation results.

### (10) STA before placement and routing

The timing is checked using STA (static timing analysis) based on the timing constraints received from the customer. If any clearly problematic timing errors are identified, the customer will be contacted and logic synthesis will be repeated.

## (11) Placement and routing

Placement and routing is carried out using the data from (10) above. Delay time data is calculated after actual routing based on these results.

## (12) Formal verification (equivalence check)

Netlists are formally verified before and after placement and routing.

## (13) STA after placement and routing

The timing of the data after placement and routing is checked based on the delay time data after actual routing. If any clearly problematic timing errors are identified, adjustments will be made using ECO (local layout changes) or similar means.

## (14) Simulation after placement and routing (real rate)

A simulation is performed using the data after placement and routing under the conditions using the actual IC. The results are returned to the customer for review/confirmation.

## (15) Pre-shipment test simulation (test rate)

The test pattern timing conditions are modified for pre-shipment testing, then a simulation is performed using the data after placement and routing. The results are returned to the customer for review/confirmation. The customer should also confirm that the pre-shipment test conditions have been met.

## <Sending simulation results>

The simulation results are sent in Seiko Epson's proprietary APF (advanced press format; \*.sammax and \*.sammin) . VCD (value change dump) waveform files can be sent, if requested.

#### <Sending comparison to simulation results>

The simulation results are compared against the expected values to output comparison files (\*.exp\_max and \*.exp\_min) . Comparison file outputs for minimum and maximum results (\*.min\_max) are also sent in the same way.

For an example of output, refer to "A1.1 Comparison File Example for Simulation Results and Expected Values."

<Sending timing error lists>

List (\*.errmax and \*.errmin) output will be sent if any timing errors occur during simulation.

For an explanation of timing error lists, refer to "A1.2 Timing Error List."

## (16) Sign-off

An Epson form (logic specification confirmation form) will be sent to the customer. The customer should review the details; if no problems are found, the customer is requested to write in the confirmation results, sign and seal the form, and return it to Epson. Engineering sample (ES) manufacture will begin on receipt of this form.

# 1.5.3 Submitting Provisional (Trial) Data

The customer should submit provisional (trial) data before submitting formal RTL circuit data.

This provisional data is used in preparation work to ensure work proceeds smoothly following receipt of the formal data.

Please inform us when submitting provisional RTL circuit data if the timing constraints are stringent.

(1) Gate count estimate

The provisional RTL circuit data received from the customer can be used to estimate the approximate gate count.

(2) Provisional RTL data checking

The provisional RTL circuit data received from the customer is used for logic synthesis. This enables syntax and post-synthesis issues to be identified in advance. The customer will be notified of any locations where issues arose in the check.

The netlists after logic synthesis will be formally verified (equivalence checked) against the provisional RTL data. The customer will be notified if any logical inconsistencies are found.

(3) Constraint condition setting in logic synthesis


Logic synthesis is performed assuming minimal constraint conditions. Logic synthesis constraint conditions can be adjusted in advance if timing constraint information is provided by the customer. Static timing analysis (STA) constraint conditions can also be created.

(4) Function checking

If the customer provides provisional test patterns, Epson will be able to perform function checking by checking conversion to APF patterns, checking test pattern consistency, and gate level simulations.

## 1.5.4 Manufacturing Flow from Test Manufacture to Mass Production Setup

Figure 1-3 shows the flow from test manufacture at Epson to mass production setup.



The items in () are performed only when requested by the customer.

Figure 1-3 Flow from Test Manufacture to Mass Production Setup

# Chapter 2 RTL Design Restrictions and Limitations (Verilog-HDL)

This chapter describes various precautions regarding RTL design by the customer prior to logic synthesis at Epson. The explanation here assumes use of the Verilog-HD language. Customers using VHDL should refer to "A2. RTL Design Restrictions and Limitations (VHDL)." Please inform us that the design uses VHDL when submitting the development start order.

## 2.1 Basic Configuration

## 2.1.1 Provision of RTL Data Allowing Logic Synthesis

The RTL data submitted must include only descriptions that allow logic synthesis. Logic synthesis will not be possible if behavioral-level logic is included here. Provided that it allows logic synthesis, the data may be split into multiple files.

## 2.1.2 Library Cell Usage

Please inform us of the names of the modules within the RTL calling up Epson library cells and the names of those library cells. Settings will be configured to ensure library cells are not deleted during logic synthesis.

## 2.1.3 ifdef and parameter

Please inform us if it is necessary to set values from outside the RTL or from other files for ifdef and parameter statements.

# 2.2 Pin Name Restrictions

The names of external and internal pins are subject to restrictions. We recommend that the customer abide by these restrictions. Please note that names that do not comply with the restrictions may be changed unexpectedly during logic synthesis.

#### 2.2.1 External Pin Name Restrictions

- (1) Describe entirely in upper case.
- (2) Only alphanumeric characters and the underscore ("\_") character can be used. However, the first character must be a letter of the alphabet.
- (3) Note that since square brackets "[" and "]" cannot be used, bus descriptions are prohibited.
- (4) The underscore ("\_") character must not be used in succession.
- (5) Names must be two to 32 characters long.

## 2.2.2 Internal Pin Name Restrictions

- Names may include both upper and lower case characters. However, identical names cannot be used if they only differ by case.
   Example: "ABC" and "Abc" cannot be used at the same time.
- (2) Alphanumeric characters, the underscore ("\_") character, and square brackets "[" and "]" for bus description can be used.
- (3) Names must be two to 32 characters long.

# **Chapter 2** RTL Design Restrictions and Limitations (Verilog-HDL)

# 2.2.3 Verilog Reserved Words

The following text strings are Verilog reserved words and cannot be user-defined names:

always	and	assign	begin	buf	bufif0	bufif1
case	casex	casez	cmos	deassign	default	defparam
disable	edge	else	end	endcase	endmodule	endfunction
endprimitive	endspecify	endtable	endtask	event	for	force
forever	fork	function	highz0	highz1	if	ifnone
initial	inout	input	integer	join	large	macromodule
medium	module	nand	negedge	nmos	nor	not
notif0	notif1	or	output	parameter	pmos	posedge
primitive	pull0	pull1	pullup	pulldown	rcmos	real
realtime	reg	release	repeat	rnmos	rpmos	rtranif0
rtranif1	scalared	small	specify	specparam	strong0	strong1
supply0	supply1	table	task	time	tran	tranif0
tranif1	tri	tri0	triand	trior	trireg	vectored
wait	wand	weak0	weak1	while	wire	wor
xnor	xor					

# 2.3 Submitting Timing Constraint Information

The customer should send timing constraint information related to clocks, input delays, and external delays at the same time as the RTL data. This information will be used for inclusion in timing constraints created for logic synthesis and STA.

### 2.3.1 Clock Information

### (1) External clocks

Please specify the following details for all external clocks:

- ① Pin name
- ② Clock reference cycle
- 3 Delay from reference cycle start to clock rising edge and falling edge
- 4 Duty and its variation
- (5) Whether or not clock jitter is present
- 6 Whether or not skew adjustment is required
- 7 Purpose (e.g., main or test)




Figure 2-1 External Clock Waveform

For example, in the case shown in Figure 2-1, the external clock pin name is CLK, the clock reference cycle is 12ns, the rising edge delay is 4ns, the falling edge delay is 10ns, and duty is  $50 \pm 0\%$ .

# Chapter 2 RTL Design Restrictions and Limitations (Verilog-HDL)

## (2) Internally generated clocks

This refers to clocks generated within the circuits by methods such as PLL or division. Please specify the following details for all internally generated clocks:

- ① Internally generated clock signal name and name of module in which it is generated
- ② Master clock signal name (or pin name if it is an external clock)
- 3 Relationship with master clock (division or multiplication rate)
- Whether or not skew adjustment is required

Figure 2-2 shows an example RTL description generating an internal clock DCLK in which the master clock CLK is divided in two using D-FF. Following logic synthesis, this produces a circuit like that shown in Figure 2-3. Note here that CLK and DCLK will be clocks with different timings. This is because skew corresponding to the propagation delay occurs between CLK and the FF output pin. See Figure 2-4.

```
always @(posedge CLK or negedge RST)
begin
if(!RST)
Q <= 1'b0;
else
Q <= ~Q;
end
assign DCLK = Q;
always @(posedge DCLK or negedge RST)
...
```

Figure 2-2 Example Description for Internal Clock Generation Using Division




Figure 2-3 Example Circuit Synthesized from Figure 2-2




Figure 2-4 Waveform for Circuit in Figure 2-3

## (3) Combining multiple clocks

Avoid generating pulses using circuits consisting of multiple clocks. The skew from each clock may result in unpredictable pulses.

## (4) Data paths between registers operating using different clocks

The presence of data paths between registers operating using different clocks will make it difficult to guarantee their timing. The design should ensure that data can be received asynchronously. Likewise, in cases in which the edge differs even with the same clock, please specify whether it is acceptable to treat these registers as using different clocks.

## 2.3.2 External Pin Timing Constraints

## (1) External input timing

Please specify the setup time and hold time with respect to the reference clock for external input pins.




Figure 2-5 External Input Timing

## (2) External output timing

Set the output delay with respect to the defined clock for external output pins. Please specify maximum and minimum delays with respect to the reference clock. Specify virtual clock constraints if the circuit lacks a reference clock.




Figure 2-6 External Output Timing

## (3) Multi-cycle paths

Figure 2-7 shows an example of a path through a large-scale circuit such as a multiplier. If multiple cycles are required (or the necessity of multiple cycles is allowed) for timing between FF1/Q and FF2/D, specify multi-cycle paths for paths between FF1/Q and FF2/D.

Specify the paths requiring multiple cycles for transferring data and the number of cycles.

For example, if two cycles are required for data propagation on the path between FF1/Q and FF2/D, specify a two-cycle multi-cycle path between FF1/Q and FF2/D, as shown in Figure 2-8.




Figure 2-7 Example Path through Large-scale Circuit




Figure 2-8 Multi-cycle Path

# **Chapter 2** RTL Design Restrictions and Limitations (Verilog-HDL)

## (4) False paths

Where possible, specify paths that are logically infeasible or fall outside specifications. False paths will be excluded from optimization. For example, the path between B and X in Figure 2-9 is logically infeasible, and therefore constitutes a false path.




Figure 2-9 False Path

## (5) Clock gating

Ideally, clock gating used to reduce power consumption should be performed at higher levels.

Please specify the locations where clock gating is performed. It may be necessary to adjust skew when constructing the clock tree. Additionally, specify if latch-based clock gating cells are used.




Figure 2-10 Clock Gating Example




Figure 2-11 Latch-based Clock Gating Example

## (6) Precautions for simulations using RTL with clock gating

In RTL simulations, clocks gated as shown in Figure 2-12 will be treated as asynchronous to the clock before gating. If a clock is input with zero delay for both two-stage asynchronous FF, the simulator will determine the one processed first. To avoid this, add a delay description within the RTL to ensure processing is carried out in the desired order. Delay descriptions within the RTL will be ignored during logical synthesis.




Figure 2-12 Example of Connection with Gated Clock

```
parameter DELAY = 10;
......
always @(posedge CLK) begin
   FFa <= #(DELAY) DatA;
end
assign ENCLK = CLK & EN;
always @(posedge ENCLK) begin
   FFb <= DatB;
end
```

Figure 2-13 Additional Delay Description

# Chapter 2 RTL Design Restrictions and Limitations (Verilog-HDL)

(7) Automatic clock gating cell insertion during logical synthesis

Latch-based clock gating cells can be automatically inserted during logical synthesis at Epson to reduce power consumption and gate size.

However, note that adjustment may take several days if timing constraints are stringent, due to the resulting increase in clock skew.




Figure 2-14 Example of Automatic Clock Gating Cell Insertion

## (8) Set/reset signals

Please specify whether there are any flip-flops that have both asynchronous set and reset pins as shown in Figure 2-15. The recovery time and removal time cannot be analyzed between setting and resetting flip-flops that have both asynchronous set/reset pins. Similarly, setting/resetting cannot be analyzed for cells with no clock pins.

```
always @(posedge CLK or negedge SET or negedge RST) begin

if (!SET)
   Q <= 1'b1;
else if (!RST)
   Q <= 1'b0;
else
   Q <= D;
end
```

Figure 2-15 Example Description for Flip-flop with Both Set and Reset Pins

## 2.4 I/O Buffer Insertion

- (1) Epson will insert I/O buffers depending on the buffer types in the pinout table sent by the customer.
  For information on buffer types and configurations, refer to "Chapter 6 Types of I/O Buffers and Notes on Use."
- (2) I/O buffers can be inserted safely and easily by changing the top module from an RTL module to a gate module. The gate top module will be created by Epson. The customer only needs to include descriptions related to input and output in the RTL top module. More specifically, uni-directional ports should be connected only to lower modules on a one-to-one basis. The descriptions for bi-directional ports should include descriptions for bi-directional signals within the top module by extracting input signal ports, output signal ports, and enable signal ports from the lower level.

```
module TOP ( IN1, OUT1, BID1);
input IN1;
output OUT1;
inout BID1;
assign BID1 = (en) ? 1'bz : bid1_out;
CORE U_CORE( .in1(IN1),
.out1(OUT1), .bid1_in(BID1),
.bid1_out(bid1_out), .en(en) );
endmodule
```




Figure 2-16 Top Module RTL Example

Figure 2-17 Top Module Schematic

# 2.5 RAM Description

- (1) Please check the RAM specifications if RAM is installed. For more information on specifications, refer to "Chapter 8 RAM Specifications."
- (2) Epson will provide RAM libraries. Please indicate the required RAM size and quantity in the development start order. Note that it may take several days to provide RAM (model) libraries.
- (3) If RAM is described by the customer, please notify us of the model module name.

## 2.6 Oscillator Cell Description

- (1) If oscillator cells are installed, refer to "5.1 Oscillator Circuits" for details on oscillator cells.
- (2) Oscillator cells should be instantiated in the RTL description.
- (3) If logic synthesis is performed by the customer, add the "dont\_touch" attribute using the "set\_dont\_touch" command to the input and output nets to prevent buffers from being inserted into the nets connecting the external pins of the oscillator cells.

# **Chapter 3 Test Circuit Design Restrictions and Limitations**

For test circuit design, we recommend simplified test design and test circuit insertion at Epson. For information on the insertion procedure, refer to "1.5 Development Flow."

## 3.1 Recommended AC/DC Test Circuit Insertion

Epson provides recommended test circuits to ensure efficient pre-shipment testing of AC and DC circuits. These will be inserted into the customer's circuits.

## 3.1.1 Using Recommended Test Circuits and I/O Buffers with Test Circuits

Epson-recommended AC and DC test circuits will be inserted by Epson into the circuits sent by the customer. I/O buffers with test circuits will be selected to configure the recommended test circuits.

Please provide at least one input pin for use as a dedicated AC/DC test pin.

## 3.1.2 Cell Names for Output Buffers with Test Circuits and Bi-directional Buffers

The cell names for output buffers with test circuits selected for configuring recommended test circuits will be "O\*\*\*T" or "TB\*\*\*T", and the cell names for bi-directional buffers will be "B\*\*\*\*T", all suffixed with "T".

## 3.1.3 Test Circuit Insertion Designed by Customer

Please indicate in the development start order if the test circuits are designed by the customer, if Epson-recommended test circuits cannot be used for reasons involving the customer's circuit configuration, or if an output buffer with test function cannot be used.

## 3.2 Scan Circuit Insertion

Please indicate in the development start order whether scan circuits are to be inserted. Scan circuits will be inserted by Epson.

If so, provide two dedicated scan test pins for use as circuit input and output pins.

### 3.2.1 Scan Circuits

Scan insertion by Epson involves replacing all registers (D-FF and JK-FF) existing in the design created with scan-type registers, then configuring the scan paths (full-scan design). Using auto test pattern generation (ATPG) with this design generates test patterns with high fault coverage.




Figure 3-1 Example Scan Circuit

Note: The test patterns generated by ATPG are not intended for use in confirming specifications. Transparent latches are not replaced with scan-type registers.

# 3.3 Boundary Scan (JTAG) Circuit Insertion

Please indicate in the development start order whether boundary scan (JTAG) circuits are to be inserted. Boundary scan (JTAG) circuits will be inserted by Epson.

When boundary scan (JTAG) circuits are inserted, boundary scan circuits complying with IEEE 1149.1 and their control circuits (TAP controllers) will be inserted around the logical circuits. A BDSL file containing information on these circuits will be provided at the same time.

The function patterns for the boundary scan circuits inserted will be prepared by Epson. There is no need for the customer to create boundary scan related patterns.

#### 3.3.1 Instructions

The following boundary scan instructions are supported:

Table 3-1 List of Supported Instructions and Codes

Instruction	Code
SAMPLE/PRELOAD	010
BYPASS	111
EXTEST	000
CLAMP	Optional*1
HIGHZ	Optional*1
IDCODE	001

NOTE: \*1: Epson will assign codes if they are not specified by the customer. Codes must be unique. The instruction bit width should be two to 32 bits. This will also be specified by Epson if not specified by the customer.

### 3.3.2 Gate Count Estimation

The increase in gate count due to boundary scan circuit insertion varies depending on factors such as supported instructions and instruction bit width. Use the following information to estimate the gate count:

Table 3-2 Gate Count Estimation (BC: Basic cell calculation)

Boundary scan block	Gate count
TAP controller + miscellaneous gates	Approx. 1,000 (BCs)
Input pin	When using normal cells: Approx. 30 (BCs/pin) When using dedicated monitoring cells: Approx. 15 (BCs/pin)
2-state output pin	Approx. 35 (BCs/pin)
3-state output pin	Approx. 65 (BCs/pin)
Bi-directional pin	Approx. 95 (BCs/pin)

## 3.3.3 Boundary Scan (JTAG) Circuit Insertion in Customer Design

Please observe the following design rules if JTAG circuits are inserted as part of the customer's design:

(1) Boundary scan circuits cannot coexist with AC/DC test circuits

Bundary scan circuits cannot coexist with test circuits recommended by Epson. If boundary scans are supported, the recommended AC/DC test circuits cannot be inserted.

Characters usable for external pin names:

External pin names are subject to the following constraints imposed by the BSDL format rules:

- ① Only alphanumeric characters (a to z, A to Z, and 0 to 9) and the underscore ("\_") character can be used.
- ② External pin names are not case sensitive. (CLK and clk are considered identical character strings.)
- ③ External pin names must start with a letter of the alphabet. (OCLK, \_CLK are prohibited.)
- ④ External pin names must not include consecutive underscores. (SYS\_CLK is prohibited.)
- ⑤ External pin names should not end with an underscore. (CLK\_ is prohibited.)
- (2) Dedicated external pin preparation

Boundary scan circuits always require five dedicated external pins. Insert external pins according to the following rules:

- ① Clock (TCK)
  Clock pin for the boundary scan circuit. Provide an input cell with the output port not connected to anywhere.
- ② Mode select (TMS)
  Mode select pin for the boundary scan circuit. Provide an input cell with the output port not connected to anywhere. The input cell used here should have a pull-up resistor.
- 3 Data input (TDI)
  Scan data input pin for the boundary scan circuit. Provide an input cell with the output port not connected to anywhere. The input cell used here should have a pull-up resistor.
- Data output (TDO)
  Scan data output pin for the boundary scan circuit. Use a 3-state output cell with the input port pulled down.
- (5) Reset (TRST)
  Asynchronous reset pin for the boundary scan circuit. Provide an input cell with the output port not connected to anywhere. The input cell used here should have a pull-up resistor.

```
IBC U1 ( .PAD(TCK) ); // IBC: Normal input cell
IBCP1 U2 ( .PAD(TMS) ); // IBCP1: Input cell with pull-up resistor
IBCP1 U3 ( .PAD(TDI) );
IBCP1 U4 ( .PAD(TRST) );
TB1 U5 ( .PAD(TDO), .A(1'b0),.E(1'b0) ); // TB1: 3-state output cell
```

Figure 3-2 Example Dedicated Pin Description (Using Verilog)

#### (3) Hierarchical blocks

The hierarchical blocks of the netlist should have the following structure. Hierarchical blocks such as a TAP controller are added after boundary scans are inserted.

- Place the I/O cells in the top block.
- Place other logic elements in the sub block immediately below the top block, where possible.




Figure 3-3 Hierarchical Block Structure Schematic

## (4) I/O cell types

Boundary scan is not supported if the following I/O cells are used:

- I/O cell with test mode
- Gated input cell
- Open drain output cell

## (5) External pins for analog signals

Boundary scan cells are not inserted for oscillator circuit input/output pins and external pins for analog signals.

## (6) Package pin and pad constraints

Package pins must be connected individually to pads on the chips on a one-to-one basis.

A package pin cannot be connected to multiple pads on a chip (multi bonding). Multiple pads cannot be interconnected (multi pad).

# 3.4 RAM Test Circuit: Memory BIST (Built-in Self Test)

Epson provides a memory BIST (built-in self test) in the form of a self-diagnostic circuit used to test the built-in memory.

The memory BIST will be inserted by Epson into the RTL or gate-level netlists provided by the customer.

# **Chapter 4 Test Pattern Generation Precautions**

This chapter describes precautions for generating test patterns.

# 4.1 Sign-off Simulation Test Pattern Generation

### 4.1.1 Test Pattern Format

Once results have been obtained in the RTL simulation, provide the ASIC primary input/output signal waveform in VCD (value change dump) format. Note that extended VCD formats such as Extended VCD cannot be used. If you use external bi-directional pins, also output the enable signal waveform. Note that test benches described in HDL cannot be used in the Epson sign-off simulation.

Epson will convert the VCD to Epson's proprietary APF (advanced press format) test pattern format to perform the simulation. Figure 4-1 illustrates the conversion from VCD to APF. Each waveform is converted to signal values sampled once every reference cycle. Figure 4-2 shows an APF sample.




Figure 4-1 Schematic of Waveform Conversion to APF




Figure 4-2 APF Sample

#### 4.1.2 Test Pattern Constraints

Epson performs a cycle-based simulation. Test patterns must comply with the constraints indicated below. STA analysis is required if you wish to rigorously check the input and output signal timing.

- (1) Do not allow the clock cycle or pulse width to vary within the same VCD.
- (2) Do not allow the skew between clocks or correlation between clock and input signal to vary within the same VCD. Ensure a constant input delay for each cycle.
- (3) If clocks with different cycles exist within the same VCD, set the cycle for the fastest clock as the reference cycle time and specify cycles for other clocks as multiples of the reference cycle time.
- (4) Set the P waveform clock to 0 input to stop it.
- (5) Set the N waveform clock to 1 input to stop it.
- (6) Unknown (X) and high impedance state (Z) cannot be input.

Figure 4-3 shows examples of input waveforms that cannot be used.




Figure 4-3 Invalid Input Waveform Examples

### 4.1.3 External Bi-directional Pin Enable Signal

If an external bi-directional pin is used, the waveform of the enable signal should be output accordingly. Here, make sure each external bi-directional pin is operated only by a single enable signal. If bi-directional enable signals within the RTL are configured with multiple signal logic (Figure 4-4), these must be replaced with a single signal (Figure 4-5).

```
inout data;
wire data, cs, rd;
.....
assign data = (cs & rd) ? outdata : 1'bz;
```

Figure 4-4 Bi-directional Enable Configured with Multiple Signal Logic

```
inout data;
wire data, cs, rd, dataen;
......
assign dataen = cs & rd;
assign data = dataen ? outdata : 1'bz;
```

Figure 4-5 Replacing with Single Signal

# 4.2 Pre-shipment Test Pattern Generation

Epson will create pre-shipment test patterns based on test patterns received from the customer. Constraints apply due to IC tester capabilities, and changes will be made to ensure that test patterns for IC specification verification conform to the following constraints. Please note that the test patterns may need to be adjusted here in cases in which use of an IC tester is problematic—for example, if the test patterns are extremely long or if there are extremely large numbers of test patterns.

Please inform our sales representative if there are test patterns that do not require conversion for product pre-shipment testing or dedicated product pre-shipment test patterns.

### 4.2.1 Usable Input Waveforms

Test patterns are normally collections of 0 and 1, but delays may be added to input waveforms and pulses created when executing the simulation or when testing using an IC tester. The following two types of waveforms can be used when creating test patterns:

(1) NRZ (Non Return to Zero)

This is normally used for signals other than clocks. The signal can be varied once within a single rate to add a delay.

(2) RZ (Return to Zero)

This is used for clock and other signals. A positive or negative pulse can be generated within a single rate to efficiently create a clock signal. As with NRZ, a delay can be added.

### 4.2.2 Constraints on Test Patterns

Figure 4-6 shows the test rate, input delay, and pulse width to explain constraints that apply during test pattern generation.




Figure 4-6 Test Pattern Timing

The constraints on test pattern generation are listed in (1) to (5) below.

(1) Constraints on test rates and number of events

Test rate: 100ns or more, in 1ns increments (Standard: 200ns)

Number of events per test pattern: Up to 256,000 events

Number of test patterns: Up to 30

Total number of test pattern events: Up to 1 million events

- (2) Input delay constraints
  - (a) Input delay range

Specify input delays within the range indicated below. For information on strobe point constraints, refer to "4.2.2 (5) Strobe constraints."

 $0ns \le Input delay < Strobe point$ 

(b) Input delay phase difference

If a phase difference is added to an input delay, the difference should be at least 3ns.

(c) Input delay type

No more than eight different input delay types should occur within a single test pattern. A 0ns delay counts as one type here. Even if the delay value is the same, input delays are counted as different types if the waveform (RZ or NRZ) and pulse widths differ.

(3) Pulse width constraints

The RZ waveform pulse width must be set to at least 15ns.

(4) Input waveform format constraints

The input waveforms can use 0, 1, P, or N values. Here, P and N indicate the pulse input in RZ waveforms. P and N values cannot be specified other than as combinations of 0 and P or 1 and N for the same pin within a single test pattern.

For bi-directional pins, RZ waveforms can be input only when there is no output state within a single test pattern.

- (5) Strobe constraints
  - (a) Only one strobe type can be defined for each test pattern.
  - (b) The strobe minimum value must be at least 30ns after all output signals have stopped changing due to the applied input signal for all events.
  - (c) The strobe maximum value must be smaller than the test rate minus 15ns.
  - (d) Strobes must be set in 1ns increments.

# **Chapter 4 Test Pattern Generation Precautions**

# 4.2.3 Creating AC/DC Test Patterns

For AC and DC testing, Epson will create AC and DC test patterns for the recommended Epson test circuits inserted on behalf of the customer.

Customers wishing to insert an AC or DC test circuit on their own should create test patterns, referring to "A3. AC/DC Test Patterns."

### 4.2.4 Notes on Handling High Impedance State

Epson prohibits the high impedance state of input pins during simulations because correct operation cannot be guaranteed.

I/O cells are available with pull-up or pull-down resistors as a measure against high impedance. However, propagation delay times for pull-up and pull-down resistors are not considered in the simulation for the reasons indicated below. Since this prevents accurate simulation of operations, the open state of bi-directional pins with pull-up or pull-down resistors in input mode is also prohibited.

- <Reasons why the propagation delay of pull-up and pull-down resistors is not considered>
- (1) Delay varies significantly depending on external load capacitance.
- (2) Pull-up and pull-down resistors are intended only to avoid floating gates due to the high impedance state.

Before running the simulation, the test patterns are checked for the above issues using a tool. If "Z" is detected, indicating a high impedance state, the test pattern must be modified.

For the same reasons, a warning is also issued for "Z" with bi-directional pins with pull-up or pull-down resistors. Open drain bi-directional pins are also treated in the same way.

#### <Measures>

All "Z" occurrences for bi-directional pins are reported as errors in the test pattern check. ("Z" is excluded for 3-state and open drain output pins.)

To avoid these errors, a utility program is provided which replaces "Z" for bi-directional pins with pull-up resistors with "1" and "Z" for bi-directional pins with pull-down resistors with "0."

If a bi-directional pin switches to input mode while "X" is output, "X" is propagated as an input signal during the simulation, whether or not the pin has a pull-up or pull-down resistor, and "?" is output as the simulation result. Correct the "?" and run the simulation again.

Simulation result Input pattern I/O mode **Simulation** (output pattern) "X" "X" Input mode "1" "1", "H" "1" Input mode "0" "0" "0", "L" Input mode

Table 4-1 Handling Bi-directional Pin Signals in Simulation

# **Chapter 5** Design Restrictions and Limitations

This chapter describes points to note regarding oscillator circuits, preventing contention with an external bus, and metastable countermeasures.

# 5.1 Oscillator Circuits

### 5.1.1 Oscillator Circuit Configuration

Two types of dedicated oscillator cells are provided for configuring oscillator circuits with the S1L5V000 Series: crystal oscillation and CR oscillation types.

The crystal oscillation type is further subdivided into the intermittent type (Figure 5-1) located in the IC internal cell area and the continuous type (Figure 5-2) located in the I/O cell area. When using the intermittent oscillation type as the continuous oscillation type, the E pin of the oscillator cell must be used as "H".

CR oscillator circuits will be as shown in Figure 5-3.

The following are examples of oscillator circuit configurations:





Figure 5-1 Crystal Oscillator Circuits (Located in Internal Cell Area)



Continuous oscillation type

Figure 5-2 Crystal Oscillator Circuits (Located in I/O Cell Area)




Figure 5-3 CR Oscillator Circuit

### 5.1.2 Notes When Using Oscillator Circuits

### (1) Pinout

- ① Place the input and output pins of the oscillator circuit next to each other, between the power supply pins  $(V_{DD}, V_{SS})$  on either side.
- Place the input and output pins of the oscillator circuit at a distance from other output pins, especially from those in phase or out of phase with the oscillation waveform. Place these output pins on the opposite side of the package.
- 3 Place the input and output pins of the oscillator circuit at a distance from input pins that operate at high speed, such as a clock.
- ④ Place the input and output pins of the oscillator circuit as close as possible to the center of one of the four package sides.
- If multiple oscillator circuits are embedded, place the circuits at a distance from one another to prevent interference.
- 6 If using a BGA or other area array package, contact our sales representative regarding the pinout.
- (2) Guide to selecting oscillator cells

Oscillation frequencies range from several tens of kilohertz to several tens of megahertz. For more information, contact our sales representative.

(3) Setting external resistance and capacitance

Oscillator circuit characteristics are dependent on the elements of the circuit (IC, crystal, Rf, Rd, Cg, Cd, and the board). Select the optimal characteristics by mounting the components on the actual board and thoroughly evaluating the values of external Rf, Rd, Cg, and Cd.

### (4) Guarantee level

The oscillator circuit characteristics are dependent on the elements of the circuit (IC, crystal, Rf, Rd, Cg, Cd, and the board). Thus, Epson cannot guarantee the oscillation operation or characteristics. The customer should thoroughly evaluate and confirm oscillation characteristics using ES samples.

(5) Clock signal input to the IC internal circuit

Due to the difficulty of specifying the waveform of the clock signal to be generated (signal of the oscillator cell X) in advance, the logic simulator can accurately handle only the clock frequency. For example, the actual clock duty of the IC will differ from simulation results.

Therefore, avoid using circuits utilizing both rising and falling times of the generated clock signal. Doing otherwise may produce circuits with errors not matching simulation results. Use circuits utilizing only the rising or falling time of the generated clock signal.

#### 5.1.3 RTL Description for Oscillator Cells

For information on the RTL description of oscillator cells, refer to "2.6 Oscillator Cell Description."

# 5.2 Internal Bus Configuration

The bus circuit consists of 3-state logic circuits. Operating the bus control signal sets one of the outputs connected to the bus circuit to active (other outputs are in the high impedance state). One propagation signal line is shared by allocating accessible time.

Note the following when building an internal bus circuit using internal 3-state buffers:

- (1) Bus cells can be used only for bus circuits. (See <u>Table 5-1</u> for bus cells.)
- (2) When building a bus circuit, attach a bus latch cell BLT\* to the bus.
- (3) Of the bus cells connected to a bus, only one output can be set to active (0 or 1); the other bus cell outputs must be set to high impedance state (Z).\*1
- (4) The fan-out of the bus cell connected to a bus must be within fan-out constraints.\*2
- (5) Bus circuits tend to suffer increased propagation delays due to fan-out effects and are therefore not suitable for high-speed operations.\*2
- (6) Data held by the bus latch cell should be used only to prevent floating; do not use it as a logic signal.\*3
- (7) Generate test patterns to enable the bus to be initialized easily.\*4
- (8) Bus control signal switching is allowed only once per cycle.
- NOTE: \*1: If multiple bus cells connected to a bus become active simultaneously (either 0 or 1), the output voltage level will become unstable, and a flow-through current will continually flow from  $V_{DD}$  to GND. To avoid this, this constraint must be met.
  - \*2: If the load on the internal bus is excessive, the rising and falling times of signals will be extended due to longer wiring and increased connections. This makes it more likely that differences will arise between delays in logic simulations and actual device delays.
  - \*3: Data is held by the bus latch cell even when all bus cells connected to a bus are set to the high impedance state (Z). However, to avoid affecting operations, the latch function is limited. Do not use data output held in the latch cell as valid data.
  - \*4: Build the circuit to enhance testability by adding a test pin to improve bus controllability.

Table 5-1 Bus Cell List

Cell type	Cell name	
Bus latches	BLT1, BLT4	
Bus driver	TSBX2, TSBX4, TSBPX2	
Inverting bus driver	TSVX2, TSVX4, TSVPX2	




Figure 5-4 Bus Cell Circuit Example

### 5.3 Metastable

In the case of FF and latch cell input signals, if they violate timing rules, such as clock and data setup time, hold time, and release or removal time of clock set and reset, the FF and latch cell output signals may go neither high or low level. This unstable state of output signals is called "metastable."

The metastable state ends after some time and output signals enter the defined state of either high or low level. However, the defined levels are not dependent on the data input level, and thus outputs are in unknown state.

When setup/hold and release/removal timing specifications are not met, take appropriate measures to prevent the metastable state from propagating to the whole circuit.

The metastable time is estimated using the following formula when setup/hold and release/removal time specifications are not met:

Metastable time =  $T_{pd} \times 6$ 

Where T<sub>pd</sub> is the delay time from the active edge of FF, latch cell clock, set, and reset signals to output change.

Logic simulation does not consider the delay of signals in the metastable state. Ensure that the design meets the timing specifications.




Figure 5-5 DF Metastable State

# Chapter 6 Types of I/O Buffers and Notes on Use

# 6.1 I/O Buffer Types and Selection

I/O buffers are available for the S1L5V000 Series with different input interface levels, with or without Schmitt-trigger input, with or without pull-up or pull-down resistors, with different output drive capability, and with or without noise immunity. Select the required I/O buffers taking into account the following points.

For information on output drive capacity and pull-up and pull-down resistors, refer to Tables 1-5 and 1-6 in "1.3.3 Electrical Characteristics" and "A4. Input/Output Buffer Characteristics."

### 6.1.1 Selection of I/O buffers

A tool is provided for selecting I/O buffers. Refer to the following URL:

Design Guide supplementary information: S1L5V000 Series I/O Buffer List <a href="https://www.epson.jp/prod/semicon/products/asic/gatearray/s115v\_io.htm">www.epson.jp/prod/semicon/products/asic/gatearray/s115v\_io.htm</a>

#### 6.1.2 I/O Buffers with Bus Hold Function

I/O buffers are available with a bus hold function that retains output pin data to prevent output pins or bi-directional pins from switching to the high impedance state.

Do not use the retained data output as valid data. The holding function of the bus hold circuit is restrained to avoid affecting normal operations. The data may vary easily if any other external data is supplied.

For information on output bus hold current, refer to Tables 1-5 and 1-6 in "1.3.3 Electrical Characteristics."




Figure 6-1 Typical Bus Hold Circuit Symbols

# 6.2 I/O Buffer Configuration

The S1L5V000 Series can be used with a single power supply with a power supply voltage V<sub>DD</sub> of 5.0V or 3.3V.

# 6.2.1 Input Buffers

Input buffers can be used at 5.0V or 3.3V.

Input buffers for  $V_{DD} = 5.0V$  and 3.3V are described below.

Input buffers are configured with input circuits only.

Table 6-1 shows the input buffer pull-up and pull-down resistance values.

Table 6-1 Pull-up/Pull-down Resistance Standards for Each Voltage

Dull and Dull down Decistors	Resistance		l lm!t	
Pull-up/Pull-down Resistors	$V_{DD} = 5.0V$	$V_{DD} = 3.3V$	Unit	
Type 1	60	100	kΩ	
Type 2	120	200	kΩ	

Tables 6-2 and 6-3 list the input buffers for  $V_{DD} = 5.0V$ .

Table 6-2 Input Buffers  $(V_{DD} = 5.0V)$ 

Cell Name*1	Input Level	Pull-up/Pull-down Resistors*2*3	
IBT	TTL	None	
IBTP#	TTL	Pull-up resistor (60kΩ, 120kΩ)	
IBTD#	TTL	Pull-down resistor (60kΩ, 120kΩ)	
IBC	CMOS	None	
IBCP#	CMOS	Pull-up resistor (60kΩ, 120kΩ)	
IBCD#	CMOS	Pull-down resistor (60kΩ, 120kΩ)	
IBS	TTL Schmitt	None	
IBSP#	TTL Schmitt	Pull-up resistor (60kΩ, 120kΩ)	
IBSD#	TTL Schmitt	Pull-down resistor (60kΩ, 120kΩ)	
IBH	CMOS Schmitt	None	
IBHP#	CMOS Schmitt	Pull-up resistor (60kΩ, 120kΩ)	
IBHD#	CMOS Schmitt	Pull-down resistor (60kΩ, 120kΩ)	

NOTE: \*1: The # symbol corresponds to "1" for Type 1 resistance and "2" for Type 2 resistance.

<sup>\*2:</sup> For more information on pull-down and pull-up resistances, refer to <u>Table 1-5</u> and "A4.1.6."

<sup>\*3:</sup> For the input buffer characteristics graphs, refer to "A4.1.2."

Table 6-3 Input Level Shifters ( $V_{DD} = 5.0V$ )

Cell Name*1	Input Level	Pull-up/Pull-down Resistors*2*3	
IDC	CMOS	None	
IDCD#	CMOS	Pull-down resistor (60kΩ, 120kΩ)	
IDH	CMOS Schmitt	None (2010 40010)	
IDHD#	CMOS Schmitt	Pull-down resistor (60kΩ, 120kΩ)	

NOTE: \*1: The # symbol corresponds to "1" for Type 1 resistance and "2" for Type 2 resistance.

Tables 6-4 and 6-5 list the input buffers for  $V_{DD} = 3.3 \text{V}$ .

Table 6-4 Input Buffers  $(V_{DD} = 3.3V)$ 

Cell Name*1	Input Level	Pull-up/Pull-down Resistors*2*3	
IBC	LVTTL	None	
IBCP#	LVTTL	Pull-up resistor (100k $\Omega$ , 200k $\Omega$ )	
IBCD#	LVTTL	Pull-down resistor (100k $\Omega$ , 200k $\Omega$ )	
IBH	LVTTL Schmitt	None	
IBHP#	LVTTL Schmitt	Pull-up resistor (100kΩ, 200kΩ)	
IBHD#	LVTTL Schmitt	Pull-down resistor (100kΩ, 200kΩ)	

NOTE: \*1: The # symbol corresponds to "1" for Type 1 resistance and "2" for Type 2 resistance.

Table 6-5 Input Level Shifters ( $V_{DD} = 3.3V$ ) (5V input also permitted)

Cell Name*1	Input Level	Pull-up/Pull-down Resistors*2*3	
IDC	LVTTL	/TTL None	
IDCD#	LVTTL	Pull-down resistor (100kΩ, 200kΩ)	
IDH	LVTTL Schmitt	None	
IDHD#	LVTTL Schmitt	Pull-down resistor (100k $\Omega$ , 200k $\Omega$ )	

NOTE: \*1: The # symbol corresponds to "1" for Type 1 resistance and "2" for Type 2 resistance.

<sup>\*2:</sup> For more information on pull-down and pull-up resistances, refer to <u>Table 1-5</u> and "A4.1.6."

<sup>\*3:</sup> For the input buffer characteristics graphs, refer to "A4.1.2."

<sup>\*2:</sup> For more information on pull-down/pull-up resistance values, refer to Table 1-6.

<sup>\*3:</sup> For the input buffer characteristics graphs, refer to "A4.2.2."

<sup>\*2:</sup> For more information on pull-down/pull-up resistance values, refer to Table 1-6.

<sup>\*3:</sup> For the input buffer characteristics graphs, refer to "A4.2.2."

# 6.2.2 Output Buffers

Table 6-6 shows the  $I_{\text{OL}}$  and  $I_{\text{OH}}$  standards for output buffers.

Table 6-6 I<sub>OL</sub>/I<sub>OH</sub> Standards for Each Voltage

Output Comment	I <sub>OL</sub> *	l lm:t	
Output Current	V <sub>DD</sub> = 5.0V	V <sub>DD</sub> = 3.3V	Unit
Type S	0.1/-0.1	0.1/-0.1	mA
Type M	1/-1	1/-1	mA
Type 1	3/-3	2/-2	mA
Type 2	8/-8	6/-6	mA
Type 3	12/-12	12/-12	mA

NOTE: \*1:  $V_{OL} = 0.4V$ 

\*2:  $V_{OH} = V_{DD} - 0.4V$ 

# Chapter 6 Types of I/O Buffers and Notes on Use

Table 6-7 lists the output buffers for  $V_{DD} = 5.0V$ .

The "T" suffix in the cell name indicates an output buffer with a test circuit.

Table 6-7 Output Buffers  $(V_{DD} = 5.0V)$ 

Function	I <sub>OL</sub> /I <sub>OH</sub> *1*2	Cell Name
	0.1mA/-0.1mA	OBST
	1mA/-1mA	OBMT
Normal output	3mA/-3mA	OB1T
	8mA/-8mA	OB2T
	12mA/-12mA	OB3T
	3mA/-3mA	OB1CT
Normal output for high speed	8mA/-8mA	OB2CT
	12mA/-12mA	OB3AT
Normal output for low noise	12mA/-12mA	OB3BT
	0.1mA/-0.1mA	TBST
	1mA/-1mA	TBMT
3-state output	3mA/-3mA	TB1T
	8mA/-8mA	TB2T
	12mA/-12mA	TB3T
	3mA/-3mA	TB1CT
3-state output for high speed	8mA/-8mA	TB2CT
	12mA/-12mA	TB3AT
3-state output for low noise	12mA/-12mA	TB3BT
	1mA/-1mA	TBMHT
3-state output	3mA/-3mA	TB1HT
(with bus hold function)	8mA/-8mA	TB2HT
	12mA/-12mA	TB3HT
2 state output for high anged	3mA/-3mA	TB1CHT
3-state output for high speed	8mA/-8mA	TB2CHT
(with bus hold function)	12mA/-12mA	TB3AHT
3-state output for low noise (with bus hold function)	12mA/-12mA	ТВЗВНТ

NOTE: \*1:  $V_{OL} = 0.4V$ ,  $V_{OH} = V_{DD} - 0.4V$ 

<sup>\*2:</sup> For more information on output currents, refer to "A4.1.3 Output Driver Characteristics."

Table 6-8 lists the output buffers for  $V_{\text{DD}} = 3.3 \text{V}$ .

The "T" suffix in the cell name indicates an output buffer with a test circuit.

Table 6-8 Output Buffers  $(V_{DD} = 3.3V)$ 

Function	I <sub>OL</sub> /I <sub>OH</sub> *1 *2	Cell Name
	0.1mA/-0.1mA	OBST
	1mA/-1mA	OBMT
Normal output	2mA/-2mA	OB1T
	6mA/-6mA	OB2T
	10mA/-10mA	OB3T
	2mA/-2mA	OB1CT
Normal output for high speed	6mA/-6mA	OB2CT
	10mA/-10mA	OB3AT
Normal output for low noise	10mA/-10mA	OB3BT
	0.1mA/-0.1mA	TBST
	1mA/-1mA	TBMT
3-state output	2mA/-2mA	TB1T
	6mA/-6mA	TB2T
	10mA/-10mA	TB3T
	2mA/-2mA	TB1CT
3-state output for high speed	6mA/-6mA	TB2CT
	10mA/-10mA	TB3AT
3-state output for low noise	10mA/-10mA	TB3BT
	1mA/-1mA	TBMHT
3-state output	2mA/-2mA	TB1HT
(with bus hold function)	6mA/-6mA	TB2HT
	10mA/-10mA	TB3HT
2 state output for high appeal	2mA/-2mA	TB1CHT
3-state output for high speed	6mA/-6mA	TB2CHT
(with bus hold function)	10mA/-10mA	TB3AHT
3-state output for low noise (with bus hold function)	10mA/-10mA	ТВЗВНТ

NOTE: \*1:  $V_{OL} = 0.4V$ ,  $V_{OH} = V_{DD} - 0.4V$ 

<sup>\*2:</sup> For output current characteristics, refer to "A4.2.3 Output Driver Characteristics."

Table 6-9 shows the I<sub>OL</sub> standards for N-channel open drain output buffers.

Table 6-9 N-Channel Open Drain Output Buffer IOL Standards for Each Voltage

Output Commant	lo∟ <sup>*1</sup>		l lmit
Output Current	$V_{DD} = 5.0V$	$V_{DD} = 3.3V$	Unit
Type 1	3	2	mA
Type 2	8	6	mA
Type 3	12	10	mA

NOTE:  $V_{OL} = 0.4V$ 

Tables 6-10 and 6-11 list the N-channel open drain output buffers.

Table 6-10 N-Channel Open Drain Output Buffers ( $V_{DD} = 5.0V$ )

Function	l <sub>OL</sub> *1 *2	Cell Name
	3mA	OD1T
Normal output	8mA	OD2T
	12mA	OD3T
I limb on and autout	3mA	OD1CT
High speed output	8mA	OD2CT

NOTE: \*1:  $V_{OL} = 0.4V$ 

\*2: For more information on output currents, refer to "A4.1.3 Output Driver Characteristics."

Table 6-11 N-Channel Open Drain Output Buffers (V<sub>DD</sub> = 3.3V)

Function	l <sub>OL</sub> *1 *2	Cell Name
	2mA	OD1T
Normal output	6mA	OD2T
	10mA	OD3T
Lligh and dustrust	2mA	OD1CT
High speed output	6mA	OD2CT

NOTE: \*1:  $V_{OL} = 0.4V$ 

\*2: For more information on output currents, refer to "A4.2.3 Output Driver Characteristics."

#### 6.2.3 **Bi-directional Buffers**

Tables 6-12-1, 6-12-2, and 6-13 list the bi-directional duffers for  $V_{DD} = 5.0V$ . Tables 6-14 and 6-15 list the bi-directional duffers for  $V_{DD} = 3.3V$ . The "T" suffix in the cell name indicates an output buffer with a test circuit.

Table 6-12-1 Bi-directional Buffers (1/2)  $(V_{DD} = 5.0V)$ 

Input Level	Function	lоь/lон <sup>*1 *2</sup>	No Resistor	With Pull-down Resistor <sup>*3</sup>	With Pull-up Resistor <sup>*3</sup>
TTL	Bi-directional output	0.1mA/-0.1mA 1mA/-1mA 3mA/-3mA 8mA/-8mA 12mA/-12mA	BTST BTMT BT1T BT2T BT3T	BTSD*T BTMD*T BT1D*T BT2D*T BT3D*T	BTSP*T BTMP*T BT1P*T BT2P*T BT3P*T
	Bi-directional output for high speed	12mA/-12mA	BT3AT	BT3AD*T	BT3AP*T
	Bi-directional output for low noise	12mA/-12mA	BT3BT	BT3BD*T	BT3BP*T
TTL Schmitt	Bi-directional output	0.1mA/-0.1mA 1mA/-1mA 3mA/-3mA 8mA/-8mA 12mA/-12mA	BSST BSMT BS1T BS2T BS3T	BSSD*T BSMD*T BS1D*T BS2D*T BS3D*T	BSSP*T BSMP*T BS1P*T BS2P*T BS3P*T
	Bi-directional output for high speed	12mA/-12mA	BS3AT	BS3AD*T	BS3AP*T
	Bi-directional output for low noise	12mA/-12mA	BS3BT	BS3BD*T	BS3BP*T
CMOS	Bi-directional output	0.1mA/-0.1mA 1mA/-1mA 3mA/-3mA 8mA/-8mA 12mA/-12mA	BCST BCMT BC1T BC2T BC3T	BCSD*T BCMD*T BC1D*T BC2D*T BC3D*T	BCSP*T BCMP*T BC1P*T BC2P*T BC3P*T
Civioo	Bi-directional output for high speed	3mA/-3mA 8mA/-8mA 12mA/-12mA	BC1CT BC2CT BC3AT	BC1CD*T BC2CD*T BC3AD*T	BC1CP*T BC2CP*T BC3AP*T
	Bi-directional output for low noise	12mA/-12mA	BC3BT	BC3BD*T	BC3BP*T
CMOS Schmitt	Bi-directional output	0.1mA/-0.1mA 1mA/-1mA 3mA/-3mA 8mA/-8mA 12mA/-12mA	BHST BHMT BH1T BH2T BH3T	BHSD*T BHMD*T BH1D*T BH2D*T BH3D*T	BHSP*T BHMP*T BH1P*T BH2P*T BH3P*T
	Bi-directional output for high speed	3mA/-3mA 8mA/-8mA 12mA/-12mA	BH1CT BH2CT BH3AT	BH1CD*T BH2CD*T BH3AD*T	BH1CP*T BH2CP*T BH3AP*T
	Bi-directional output for low noise	12mA/-12mA	BH3BT	BH3BD*T	BH3BP*T

NOTE: \*1:  $V_{OL} = 0.4V$ ,  $V_{OH} = V_{DD} - 0.4V$ 

<sup>\*2:</sup> For output current characteristics, refer to "A4.1.3 Output Driver Characteristics." \*3: The \* symbol corresponds to "1" for a resistance of  $60k\Omega$  or "2" for a resistance of  $120k\Omega$ .

Table 6-12-2 Bi-directional Buffers (2/2) (V<sub>DD</sub> = 5.0V)

Input Level	Function	lо∟/lон <sup>*1 *2</sup>	No Resistor	With Pull-down Resistor <sup>*3</sup>	With Pull-up Resistor <sup>*3</sup>
	Bi-directional output (with bus hold function)	1mA/-1mA 3mA/-3mA 8mA/-8mA 12mA/-12mA	BTMHT BT1HT BT2HT BT3HT	None	None
TTL	Bi-directional output for high speed (with bus hold function)	12mA/-12mA	ВТЗАНТ	None	None
	Bi-directional output for low noise (with bus hold function)	12mA/-12mA	втзвнт	None	None
TTL	Bi-directional output (with bus hold function)	1mA/-1mA 3mA/-3mA 8mA/-8mA 12mA/-12mA	BSMHT BS1HT BS2HT BS3HT	None	None
Schmitt	Bi-directional output for high speed (with bus hold function)	12mA/-12mA	BS3AHT	None	None
	Bi-directional output for low noise (with bus hold function)	12mA/-12mA	BS3BHT	None	None
	Bi-directional output (with bus hold function)	1mA/-1mA 3mA/-3mA 8mA/-8mA 12mA/-12mA	BCMHT BC1HT BC2HT BC3HT	None	None
CMOS	Bi-directional output for high speed (with bus hold function)	3mA/-3mA 8mA/-8mA 12mA/-12mA	BC1CHT BC2CHT BC3AHT	None	None
	Bi-directional output for low noise (with bus hold function)	12mA/-12mA	всзвнт	None	None
	Bi-directional output (with bus hold function)	1mA/-1mA 3mA/-3mA 8mA/-8mA 12mA/-12mA	BHMHT BH1HT BH2HT BH3HT	None	None
CMOS Schmitt	Bi-directional output for high speed (with bus hold function)	3mA/-3mA 8mA/-8mA 12mA/-12mA	BH1CHT BH2CHT BH3AHT	None	None
NOTE: *1	Bi-directional output for low noise (with bus hold function)	Type 3 (12mA/-12mA)	внзвнт	None	None

NOTE: \*1:  $V_{OL} = 0.4V$ ,  $V_{OH} = V_{DD} - 0.4V$ \*2: For output current characteristics, refer to "A4.1.3 Output Driver Characteristics."

Table 6-13 N-Channel Open Drain Bi-directional Buffers (V<sub>DD</sub> = 5.0V)

Input Level	Function	l <sub>OL</sub> *1*2	Cell Name
TTL	Bi-directional output	3mA 8mA 12mA	BDT1T BDT2T BDT3T
TTL Schmitt	Bi-directional output	3mA 8mA 12mA	BDS1T BDS2T BDS3T
CMOS	Bi-directional output	3mA 8mA 12mA	BDC1T BDC2T BDC3T
	Bi-directional output for high speed	3mA 8mA	BDC1CT BDC2CT
CMOS Schmitt	Bi-directional output	3mA 8mA 12mA	BDH1T BDH2T BDH3T
	Bi-directional output for high speed	3mA 8mA	BDH1CT BDH2CT

NOTE: \*1:  $V_{OL} = 0.4V$ 

<sup>\*2:</sup> For output current characteristics, refer to "A4.1.3 Output Driver Characteristics-."

Table 6-14 Bi-directional Buffers (V<sub>DD</sub> = 3.3V)

Input Level	Function	lо∟/lон <sup>*1 *2</sup>	No Resistor	With Pull-down Resistor <sup>*3</sup>	With Pull-up Resistor <sup>*3</sup>
LVTTL	Bi-directional output	0.1mA/-0.1mA 1mA/-1mA 2mA/-2mA 6mA/-6mA 10mA/-10mA	BCST BCMT BC1T BC2T BC3T	BCSD*T BCMD*T BC1D*T BC2D*T BC3D*T	BCSP*T BCMP*T BC1P*T BC2P*T BC3P*T
	Bi-directional output for high speed	2mA/-2mA 6mA/-6mA 10mA/-10mA	BC1CT BC2CT BC3AT	BC1CD*T BC2CD*T BC3AD*T	BC1CP*T BC2CP*T BC3AP*T
	Bi-directional output for low noise	10mA/-10mA	BC3BT	BC3BD*T	BC3BP*T
LVTTL	Bi-directional output	0.1mA/-0.1mA 1mA/-1mA 2mA/-2mA 6mA/-6mA 10mA/-10mA	BHST BHMT BH1T BH2T BH3T	BHSD*T BHMD*T BH1D*T BH2D*T BH3D*T	BHSP*T BHMP*T BH1P*T BH2P*T BH3P*T
Schmitt	Bi-directional output for high speed	2mA/-2mA 6mA/-6mA 10mA/-10mA	BH1CT BH2CT BH3AT	BH1CD*T BH2CD*T BH3AD*T	BH1CP*T BH2CP*T BH3AP*T
	Bi-directional output for low noise	10mA/-10mA	BH3BT	BH3BD*T	BH3BP*T
	Bi-directional output (with bus hold function)	1mA/-1mA 2mA/-2mA 6mA/-6mA 10mA/-10mA	BCMHT BC1HT BC2HT BC3HT	None	None
LVTTL	Bi-directional output for high speed (with bus hold function)	2mA/-2mA 6mA/-6mA 10mA/-10mA	BC1CHT BC2CHT BC3AHT	None	None
	Bi-directional output for low noise (with bus hold function)	10mA/-10mA	всзвнт	None	None
LVTTL Schmitt	Bi-directional output (with bus hold function)	1mA/-1mA 2mA/-2mA 6mA/-6mA 10mA/-10mA	BHMHT BH1HT BH2HT BH3HT	None	None
	Bi-directional output for high speed (with bus hold function)	2mA/-2mA 6mA/-6mA 10mA/-10mA	BH1CHT BH2CHT BH3AHT	None	None
	Bi-directional output for low noise (with bus hold function)	10mA/-10mA	внзвнт	None	None

NOTE: \*1:  $V_{OL} = 0.4V$ ,  $V_{OH} = V_{DD} - 0.4V$ \*2: For output current characteristics, refer to "A4.2.3 Output Driver Characteristics." \*3: The \* symbol corresponds to "1" for a resistance of  $100k\Omega$  or "2" for a resistance of  $200k\Omega$ .

Table 6-15 N-Channel Open Drain Bi-directional Buffers (V<sub>DD</sub> = 3.3V)

(5V can also be applied)

Input Level	Function	I <sub>OL</sub> *1*2	Cell Name
		2mA	BDC1T
	Bi-directional output	6mA	BDC2T
LVTTL		10mA	BDC3T
	Di directional autout for high anged	2mA	BDC1CT
	Bi-directional output for high speed	6mA/-6mA	BDC2CT
		2mA	BDH1T
11/771	Bi-directional output	6mA	BDH2T
LVTTL Schmitt		10mA	BDH3T
	Di dinational autout for binb and	2mA	BDH1CT
	Bi-directional output for high speed	6mA	BDH2CT

NOTE: \*1:  $V_{OL} = 0.4V$ 

<sup>\*2:</sup> For output current characteristics, refer to "A4.2.3 Output Driver Characteristics."

### 6.3 Fail-Safe I/O Buffers

### 6.3.1 Outline

The S1L5V000 Series fail-safe I/O buffers for single power supply designs enable interfacing with signals that exceed the power supply voltage without the need for a dedicated interface power supply.

### 6.3.2 Features

- (1) No constraints apply to cell count and placement, allowing placement to suit requirements.
- (2) No large current flows other than the input leakage current in the fail-safe buffer, even when an input signal exceeding the power supply voltage is applied while the power supply is on.
- (3) No large current flows other than the input leakage current in the fail-safe buffer, even when an external input signal is applied while the power is cut off.
- (4) Two types of LVTTL/LVTTL Schmitt input levels ( $V_{DD} = 3.3V$ ) are available.

### 6.3.3 Notes on Use

- (1) If a signal exceeding the power supply voltage is input in High output mode, a relatively large current will flow in the same way as with regular I/O buffers. Care must be taken because this also happens when an external pull-up resistor greater than the power supply voltage exists.
- (2) Note that the signal voltage that can be applied to a fail-safe buffer must not exceed the absolute maximum rating.

### 6.3.4 Cell Listing

### (1) Fail-safe input buffers

Tables 6-16 to 6-18 list the fail-safe I/O buffers. Input buffers allowing 5V input without pull-up will be input level shifters.

Table 6-16 Fail-Safe Input Buffers ( $V_{DD} = 3.3V$ ) (5V input also permitted)

Cell Name*1	Input Level	Pull-up resistor*2 *3
IBBP#	LVTTL	Pull-up resistor (100k $\Omega$ , 200k $\Omega$ )

NOTE: \*1: The # symbol corresponds to "1" for Type 1 resistance and "2" for Type 2 resistance.

\*2: For more information on pull-up resistances, refer to <u>Table 1-6</u>.

\*3: For the input buffer characteristics graphs, refer to "A4.2.2."

### (2) Fail-safe output buffers

Table 6-17 Fail-Safe Output Buffers (V<sub>DD</sub> = 3.3V)

Function	I <sub>OL</sub> /I <sub>OH</sub> *1 *2	Cell Name
2 state output	2mA/-2mA	TBF1
3-state output	6mA/-6mA	TBF2
	2mA/-2mA	TBF1C
3-state output for high speed	6mA/-6mA	TBF2C
	12mA/-12mA	TBF3A

NOTE: \*1:  $V_{OL} = 0.4V$ ,  $V_{OH} = V_{DD} - 0.4V$ 

<sup>\*2:</sup> For output current characteristics, refer to "A4.2.3 Output Driver Characteristics."

### (3) Fail-safe bi-directional buffers

Table 6-18 Fail-Safe Bi-directional Buffers ( $V_{DD} = 3.3V$ )

Input Level	Function	lo∟/loн <sup>*1 *2</sup>	No Resistor	With Pull-down Resistor*3	With Pull-up Resistor*3
	Bi-directional output	2mA/-2mA 6mA/-6mA	BB1 BB2	BB1D* BB2D*	BB1P* BB2P*
LVTTL	Bi-directional output for high speed	2mA/-2mA 6mA/-6mA 10mA/-10mA	BB1C BB2C BB3A	BB1CD* BB2CD* BB3AD*	BB1CP* BB2CP* BB3AP*
LVTTL Schmitt	Bi-directional output	2mA/-2mA 6mA/-6mA	BG1 BG2	BG1D* BG2D*	BG1P* BG2P*
	Bi-directional output for high speed	2mA/-2mA 6mA/-6mA 10mA/-10mA	BG1C BG2C BG3A	BG1CD* BG2CD* BG3AD*	BG1CP* BG2CP* BG3AP*

NOTE: \*1:  $V_{OL} = 0.4V$ ,  $V_{OH} = V_{DD} - 0.4V$ 

\*2: For output current characteristics, refer to "A4.2.3 Output Driver Characteristics."

\*3: The \* symbol corresponds to "1" for a resistance of  $100k\Omega$  or "2" for a resistance of  $200~k\Omega$ .

### (4) $V_{DD} = 3.3V$ fail-safe configuration example




Figure 6-2  $V_{DD} = 3.3V$  Fail-Safe Configuration Example

### 6.4 Gated I/O Buffers

### 6.4.1 Outline

The S1L5V000 Series gated I/O buffers allow the pin input to be set to floating state—i.e., to the high impedance state—without using a pull-up or pull-down resistor circuit. Buffers are available in two types: one that cuts off for a high level control signal and another that cuts off for a low level control signal. Select the type to suit the required level cut-off for the design.

#### 6.4.2 Features

- (1) No constraints on cell count and placement provide the designer with great flexibility to meet the customer's layout requirement.
- (2) Possible to set the input to the high impedance state without using the pull-up or pull-down circuit.
- (3) Two types of control signals are available: one for cutting off the current flow at the high level voltage and the other, at the low level voltage.

#### 6.4.3 Notes on Use

- (1) If the input changes to the high impedance state, use a control signal to cut off the input signal in advance. If the input changes from high impedance to 0 or 1, cancel the input signal cut-off after the change. A flow-through current may flow if this is not performed.
- (2) Use a control signal to cut off the input signal before  $V_{DD}$  is cut off. Likewise, if  $V_{DD}$  turns on from cut-off, cancel the input signal cut-off once the power supply voltage has reached the rated level and the input signal has stabilized at 0 or 1.

# 6.4.4 Cell Listing

# (1) Gated input buffers

Tables 6-19 list the gated input buffers.

Table 6-19 Gated Input Buffers

Cell	Input	Input	Pull-up/Pull-down Resistors		
Name*1	Туре	Level	$V_{DD} = 5.0V^{*2*3}$	$V_{DD} = 3.3V^{*4}^{*5}$	
IBA	CMOS		None	None	
IBAP#	CMOS	AND Type	Pull-up resistor (60kΩ, 120kΩ)	Pull-up resistor (100kΩ, 200kΩ)	
IBAD#	CMOS		Pull-down resistor (60kΩ, 120kΩ)	Pull-down resistor (100kΩ, 200kΩ)	
IBO	CMOS		None	None	
IBOP#	CMOS	OR Type	Pull-up resistor (60kΩ, 120kΩ)	Pull-up resistor (100kΩ, 200kΩ)	
IBOD#	CMOS		Pull-down resistor (60kΩ, 120kΩ)	Pull-down resistor (100kΩ, 200kΩ)	

NOTE: \*1: The # symbol corresponds to "1" for Type 1 resistance and "2" for Type 2 resistance.

<sup>\*2:</sup> For more information on pull-up and pull-down resistances, refer to <u>Table 1-5</u> and "A4.1.6."

<sup>\*3:</sup> For the input buffer characteristics graphs, refer to "A4.1.2."

<sup>\*4:</sup> For more information on pull-down/pull-up resistance values, refer to <u>Table 1-6</u>.

<sup>\*5:</sup> For the input buffer characteristics graphs, refer to "A4.2.2."

### (2) Gated bi-directional buffers

Table 6-20 Gated Bi-directional Buffers

			lo <sub>L</sub> /l	он <sup>*1</sup> ,	No	With	With		
Input Level		Function	$V_{DD} = 5.0V^{*2}$	$V_{DD} = 3.3V^{*3}$	Resistor	Pull-down Resistor*4	Pull-up Resistor*4		
		Bi-directional output	3mA/-3mA 8mA/-8mA 12mA/-12mA	2mA/-2mA 6mA/-6mA 10mA/-10mA	BA1T BA2T BA3T	BA1D*T BA2D*T BA3D*T	BA1P*T BA2P*T BA3P*T		
	AND Type	Bi-directional output for high speed	3mA/-3mA 8mA/-8mA 12mA/-12mA	2mA/-2mA 6mA/-6mA 10mA/-10mA	BA1CT BA2CT BA3AT	BA1CD*T BA2CD*T BA3AD*T	BA1CP*T BA2CP*T BA3AP*T		
CMOS				Bi-directional output for low noise	12mA/-12mA	10mA/-10mA	BA3BT	BA3BD*T	BA3BP*T
CIVIOS		Bi-directional output	3mA/-3mA 8mA/-8mA 12mA/-12mA	2mA/-2mA 6mA/-6mA 10mA/-10mA	BO1T BO2T BO3T	BO1D*T BO2D*T BO3D*T	BO1P*T BO2P*T BO3P*T		
	OR Type	Bi-directional output for high speed	3mA/-3mA 8mA/-8mA 12mA/-12mA	2mA/-2mA 6mA/-6mA 10mA/-10mA	BO1CT BO2CT BO3AT	BO1CD*T BO2CD*T BO3AD*T	BO1CP*T BO2CP*T BO3AP*T		
		Bi-directional output for low noise	12mA/-12mA	10mA/-10mA	BO3BT	BO3BD*T	BO3BP*T		

NOTE: \*1:  $V_{OL} = 0.4V$ ,  $V_{OH} = V_{DD} - 0.4V$ 

With 1 corresponding to a resistance of  $60k\Omega$  and 2 corresponding to  $120k\Omega$  for  $V_{DD}=5.0V$  And 1 corresponding to a resistance of  $100k\Omega$  and 2 corresponding to  $200k\Omega$  for  $V_{DD}=3.3V$ 

<sup>\*2:</sup> For output current characteristics, refer to "A4.1.3 Output Driver Characteristics."

<sup>\*3:</sup> For output current characteristics, refer to "A4.2.3 Output Driver Characteristics."

<sup>\*4: \*</sup> is either 1 or 2.

# **Chapter 7 Notes on Pinout**

This chapter discusses the points the designer needs to pay special attention when deciding package pinout and adding power supply pins to avoid malfunctions due to simultaneous switching of output buffers.

# 7.1 Estimating Power Supply Pin Count

The designer needs to estimate the power supply pin count according to the IC power consumption and output buffer count. Care must be taken especially for output buffers, as significant amount of transient current flows when they switch. The greater the output buffer drivability is, the larger transient current flows.

The following describes how to estimate the power supply pin count required for an IC in relation to the consumption current:

If the consumption current is  $I_{DD}$  [mA], the power supply pin count  $N_{IDD}$  is estimated as follows in relation to the consumption current:

 $N_{IDD} \ge I_{DD} \div 50$  (pair): That is, up to 50mA can be supplied to one pair of  $V_{DD}$  and  $V_{SS}$  pins.

- At least one pair of power supply pins must be inserted in each side of the package. That is, at least 4 pairs of V<sub>DD</sub> and V<sub>SS</sub> pins are inserted for each package.
   To obtain I<sub>DD</sub>, calculate the power consumption using the formula discussed in Chapter 10, "10.1 Calculating Power Consumption," and then divide the power consumption by the operating voltage.
  - 2. If the output buffer is connected to DC load and current steadily flows, power supply pins need to be added. For details, contact our sales representative.

### 7.2 Simultaneous Switching and Power Supply Addition

The maximum output drivability is 12mA ( $V_{DD} = 5.0\text{V}$ ) for the S1L5V000 Series. Switching multiple output buffers simultaneously may generate large noise.

When a number of output buffers simultaneously switch, add power supplies referring to Tables 7-1 to 7-4 below to prevent noise-induced errors.

Table 7-1 V<sub>SS</sub> Power Supply Addition for Output Buffer Simultaneous Switching (V<sub>DD</sub> = 5.0V)

Output drivability	Simultaneous	Number of power supplies to add			
(loL)	switching count	CL ≤ 50pF	CL ≤ 100pF	CL ≤ 200pF	
	≤ 8	0	1	2	
Ο Λ	≤ 16	1	2	4	
8mA	≤ 24	1	3	6	
	≤ 32	2	4	8	
	≤ 8	1	2	3	
4.O A	≤ 16	2	3	5	
12mA	≤ 24	2	5	7	
	≤ 32	3	6	12	

Table 7-2 V<sub>DD</sub> Power Supply Addition for Output Buffer Simultaneous Switching (V<sub>DD</sub> = 5.0V)

Output drivability	Simultaneous	Number of power supplies to add			
(loL)	switching count	CL ≤ 50pF	CL ≤ 100pF	CL ≤ 200pF	
	≤ 8	0	1	1	
Ο Λ	≤ 16	1	1	3	
8mA	≤ 24	1	2	4	
	≤ 32	1	3	5	
	≤ 8	1	2	3	
12mA	≤ 16	2	3	4	
	≤ 24	3	4	5	
	≤ 32	4	6	10	

Table 7-3 V<sub>SS</sub> Power Supply Addition for Output Buffer Simultaneous Switching (V<sub>DD</sub> = 3.3V)

Output drivability (I <sub>OL</sub> )	Simultaneous switching count	Number of power supplies to add		
		CL ≤ 50pF	CL ≤ 100pF	CL ≤ 200pF
6mA	≤ 8	0	1	2
	≤ 16	1	2	3
	≤ 24	1	2	4
	≤ 32	2	3	5
12mA	≤ 8	1	2	2
	≤ 16	2	2	3
	≤ 24	2	3	5
	≤ 32	2	4	8

Table 7-4  $V_{DD}$  Power Supply Addition for Output Buffer Simultaneous Switching ( $V_{DD} = 3.3V$ )

Output drivability (IoL)	Simultaneous switching count	Number of power supplies to add		
		CL ≤ 50pF	CL ≤ 100pF	CL ≤ 200pF
6mA	≤ 8	0	1	1
	≤ 16	1	1	2
	≤ 24	1	2	3
	≤ 32	1	2	3
12mA	≤ 8	1	2	2
	≤ 16	2	2	3
	≤ 24	2	3	3
	≤ 32	3	3	6

### 7.3 Notes on Pinout

After selecting the right device to suit a particular design, determine the package pinout. The power supply pin information and usable I/O pin count will then be estimated.

Please submit the pinout to Epson together with the development start order in the form of a "pinout table" (format unspecified) describing the pinout. Epson will then proceed with the placement and routing process based on the pinout table received from the customer.

## 7.3.1 Fixed Location Power Supply Pins

Depending on package combinations, some pins may be used only as power supply pins. For more information, please contact our sales representative.

#### 7.3.2 Notes on Pinout

The pinout sometimes affects the IC logic functions and electrical characteristics. Also there may be constraints on pinout because of the IC packaging and the circuit or master configurations. The following describes points that require caution when determining the pinout, such as power supply current, input and output pin separation, critical signals, inputs with pull-up/pull-down resistors, simultaneous output switching, and high-current drivers.

#### (1) Power supply current (I<sub>DD</sub>, I<sub>SS</sub>)

Power supply current ( $I_{DD}$ ,  $I_{SS}$ ) defines the allowable supply current flowing to the power supply pins when the device is active. If the current exceeding this allowable value flows, the current density in the power lines within the IC becomes too high, and this may lower the IC reliability and even destroys the device. Also, the IC internal voltage either increases or decreases depending on the voltage generated by the current and wire resistance. This voltage change induces functional errors and inversely affects the DC or AC characteristics.

To prevent these problems, the current density and power line impedance need to be lowered. To achieve this, estimate the power consumption in the design phase, and ensure enough power supply pins to prevent excessive current from flowing through each power supply pin. For power supply pins, refer to "7.1 Estimating Power Supply Pin Count." These power supply pins should not be placed close to each other, but should be scattered.

The total power supply pin count should include the power supply pins discussed above and additional power supply pins to reduce noise. For additional power supply pin count, see "7.2 Simultaneous Switching and Power Supply Addition."

#### (2) Noise caused by output buffer operation

The following two types of noise occur due to the output buffer operation. To reduce these types of noise, one possible solution is to have as many power supplies as possible.

### (a) Noise generated in power supply lines

Noise generated in power supply lines becomes an issue when a large number of output pins simultaneously switch; and it changes the IC input threshold level, which will end up with malfunctions. The noise in power supply lines occurs when large current flows through the power supply lines by the simultaneous switching of output buffers.

Inductance element affects power supply noise. The IC equivalent circuit is illustrated in Figure 7-1. In this circuit, when the output changes from high to low, the current flows into the IC from the output pin through the equivalent inductance L2, which is due to the IC package, etc. When this happens, the equivalent inductance L2 changes the voltage of IC internal  $V_{SS}$  power line. The voltage change in this  $V_{SS}$  power line is the noise that occurs to the power line. This noise is generated mainly by the equivalent inductance L2, and thus the quicker the power supply current changes, the larger noise occurs.

### (b) Overshoot, undershoot, and ringing

Noise such as overshoot, undershoot and ringing, occurs due to the equivalent inductance of output pins. The L3 shown in Figure 7-1 is this equivalent inductance. Since inductance has the property to save energy, whether the output goes low or high, the saved energy makes the overshoot or undershoot proportional to the amount of flowing electric current and the rate of current change.

The most effective way to reduce overshoot or undershoot is use of output buffers with small drivability. As the load capacitance increases, overshoot or undershoot noise tends to become smaller. Therefore, care must be taken when using output buffers with high drivability.




Figure 7-1 IC Equivalent Circuit

## (3) Separating input and output pins

Separating the group of input pins from that of output pins is an important pinout technique to reduce noise effect.

To avoid the effect of noise generated from output pins, input pins and bi-directional pins in the input state must be positioned at a distance from output pins, where possible. Separate groups of input pins, output pins, and bi-directional pins from each other by corresponding power supply pins  $(V_{DD}, V_{SS})$ . (Figure 7-2)




Figure 7-2 Example of Separating Input and Output Pins

### (4) Critical signals

Pay attention to the following points for the pinout of critical signal pins such as clock input and high-speed output pins.

- (a) Do not place clock and reset pins, that are vulnerable to noise, close to the output pins, but place them close to the power supply pins. (Figure 7-3)
- (b) Place the high-speed input and output pins in the middle of the IC (package) side. (Figure 7-3)
- (c) When the delay from an input pin to an output pin is hard to meet the customer's specification, place these input and output pins close to each other. (Figure 7-3)
- (d) Place the oscillator circuit input and output pins (OSCIN, OSCOUNT) close to each other and enclose them by the power supply pins ( $V_{DD}$  and  $V_{SS}$ ). Also, do not place the output pins synchronous to the oscillator circuit close to the output pins. (Figure 7-4)




Figure 7-3 Critical Signal Pinout Example 1




Figure 7-4 Critical Signal Pinout Example 2

(5) Inputs with pull-up/pull-down resistors

Pull-up/pull-down resistance is relatively large, from some tens of kilo-ohm to some hundreds of kilo-ohm, and dependent on the power supply voltage due to the resistor structure.

Note the following points when using these pins in the open state (e.g., for testing purposes). They are susceptible to power supply noise and may cause malfunctions.

- (a) Place pull-up/pull-down resistor pins as far away from high-speed input pins (clock input pins, etc.) as possible.
  - Refer to Figure 7-5 Pull-up/Pull-down Resistor Input Pin Pinout Example 1.
- (b) Place pull-up/pull-down resistor pins away from the output pins (especially from the high-current output pins).

Refer to Figure 7-6 Pull-up/Pull-down Resistor Input Pin Pinout Example 2.




Figure 7-5 Pull-up/Pull-down Resistor Input Pin Pinout Example 1




Figure 7-6 Pull-up/Pull-down Resistor Input Pin Pinout Example 2

In addition to the pinout notes, consider the following points in advance:

- Perform pull-up or pull-down process on the printed circuit board wherever possible.
- Select pins with the smallest possible resistance.

### (6) Simultaneous output switching

Noise caused by simultaneous switching of output pins induces IC malfunctions. When switching many output pins simultaneously, add power supply pins to the group of output pins to avoid errors by noise. As for the number of required power supply pins and how to place additional power pins, refer to "7.2 Simultaneous Switching and Power Supply Addition." (Figure 7-7)

Output pins that simultaneously switch




Figure 7-7 Example of Adding Power Supply Pins

Simultaneous signal switching and noise from output cells can be reduced by adding a delay cell to the input of the output cells in one group. (Figure 7-8)




Figure 7-8 Example of Adding a Delay Cell

## (7) High current drivers

When used with high current drivers ( $I_{OL} = 12$ mA), the pinout must comply with the following constraints:

(a) Constraint on power supply enhancement

Since high current drivers have high drivability, the noise that would occur when output buffers are active is also large, sometimes causing malfunctions to IC.

When using high current drivers, place the power supply pins close to the driver pins to secure power supply. (Figure 7-9)




Figure 7-9 Example of Power Supply Enhancement

### (8) Other notes

(a) NC pins (non-connection)

Do not connect anything to the NC pin.

### 7.3.3 Recommended Pinout

The pinout is important to have IC devices function correctly. The following is a pinout example that meets the constraints discussed above (Figure 7-10). Determine the pinout referring to the following example.

Table 7-5 describes the pins and pinout in the recommended pinout shown in Figure 7-10.

The input pins are placed at the upper and left sides of the package, the output pins that simultaneously switch are placed at the right side, and bi-directional and other output pins are placed at the lower side of the package.




Figure 7-10 Recommended Pinout Example

Table 7-5 Description of Pinout Example

Place	Pin Name	Pin Name Description	Pinout Description
Llanar	PLUP	Pull-up input pin	Place in the location where noise effect is small
Upper Side	CLK	Clock iput pin	Place in the middle of the package side, and close to the power supply pin
	OSCIN	Oscillator pin	Place in the middle of the package side, and close to the power supply pin
Left Side	OSCOUT		Place in the middle of the package side, and close to the power supply pin
	INP0-19	Input pins	Separate from other pins by the power supply pin
Right Side	SOUT0-9	Simultaneous switching output pins	Separate from other pins by the power supply pin, and add power supply pins
	BID0-4	Bi-directional pins	Seprate from other pins by the power supply pin
Lower	MOSC	Oscillation monitor output pin	Place away from the oscillator pin, and close to the power supply pin
Side	HOUT	High-drivability output pin	Place close to the power supply pin
	OUT01	Output pin	Separate from other pins by the power supply pin
All	$V_{DD}$	V <sub>DD</sub> power supply pin	
Sides	V <sub>SS</sub>	V <sub>SS</sub> (GND) power supply pin	

# Chapter 8 RAM Specifications

The S1L5V000 Series supports asynchronous 1-port/2-port RAM and synchronous 1-port/2-port RAM.

## 8.1 Asynchronous 1-Port RAM

#### 8.1.1 Features

- (1) Asynchronous 1-port RAM
- (2) Fully static operation
- (3) One address port (shared read/write), one input data port, one output data port
- (4) 16- to 256-word deep, configurable in 16-word increments 1- to 32-bit wide, configurable in 1-bit increments
- (5) Maximum size: 8K bits/module

### 8.1.2 Word-Bit Configurations and RAM Cell Names

Table 8-1 shows RAM cell names corresponding to typical word-bit configurations. The RAM cells are named in accordance with the following rule, depending on the word-bit configuration.

1-port RAM: "V1N XXX YY" where "XXX" is the word depth (hexadecimal) and "YY" is the bit count (hexadecimal).

If asynchronous RAM for which the word-bit configuration exceeds the configurable range is required, configure using multiple asynchronous RAMs in combination.

Table 8-1 RAM Cell Naming for Asynchronous 1-port RAM Word-Bit Configuration Examples

Bit count Word depth	4 bits	8 bits	16 bits	32 bits
32 words	V1N02004	V1N02008	V1N02010	V1N02020
64 words	V1N04004	V1N04008	V1N04010	V1N04020
128 words	V1N08004	V1N08008	V1N08010	V1N08020
256 words	V1N10004	V1N10008	V1N10010	V1N10020

### 8.1.3 RAM Size Estimation

Use the following formulas for estimating the BC count for X and Y directions:

X direction size:  $RX = 3 \times Word/2 + 20$ Y direction size:  $RY = 2 \times Bit + 12$ BC count:  $RAMBCS = RX \times RY$ 

Where Word is the word depth and Bit is the bit count

Table 8-2 Asynchronous 1-port RAM Configuration Examples and BC Counts

Bit count Word depth	Bit count Vord depth 4 bits		16 bits	32 bits		
32 words	1,360 (68 × 20)	1,904 (68 × 28)	2,992 (68 × 44)	5,168 (68 × 76)		
64 words	2,320 (116 × 20)	3,248 (116 × 28)	5,104 (116 × 44)	8,816 (116 × 76)		
128 words	4,240 (212 × 20)	5,936 (212 × 28)	9,328 (212 × 44)	16,112 (212 × 76)		
256 words	8,080 (404 × 20)	11,312 (404 × 28)	17,776 (404 × 44)	30,704 (404 × 76)		

## 8.1.4 Function Descriptions

Table 8-3-1 Asynchronous 1-port RAM Signal Descriptions

Signal name	I/O	Function
CS	IN	Chip select signal, H: RAM active
RW	IN	Read/Write signal, H: Read, L: Write
A0, A1,, A (m-1)	IN	Read/Write address port, A0 : LSB
D0, D1,, D (n-1)	IN	Data input port, D0: LSB
Y0, Y1,, Y (n-1)	OUT	Data output port, Y0: LSB

Table 8-3-2 Asynchronous 1-port RAM Truth Table

CS	RW	A0, A1,, A (m-1)	Y0, Y1,, Y (n-1)	Mode
0	X	X	Unknown	Standby
1	0	Stable	Unknown	Write
1	1	Stable	Read data	Read

X: High or Low

### (1) Data read

Set address with CS and RW held High to read data.

## (2) Data write

There are two ways to write data:

- ① Set address with CS held High, and input Low-level pulse to RW.
- ② Set address with RW held Low, and input High-level pulse to CS.

In both cases, the RAM latches the data at the falling edge of the pulse.

## (3) Standby state

When CS is Low, the 1-port RAM goes standby and only holds data. The current that flows through the RAM is only leakage current.

## 8.1.5 Timing Chart (Asynchronous 1-port RAM)




Figure 8-1 Read Cycle




Figure 8-2 Write Cycle (RW Control)




Figure 8-3 Write Cycle (CS Control)

## 8.2 Asynchronous 2-Port RAM

### 8.2.1 Features

- (1) Asynchronous 2-port RAM
- (2) Fully static operation
- (3) Two address ports (separate read/write), one input data port, one output data port
- (4) 16- to 256-word deep, configurable in 16-word increments 1- to 32-bit wide, configurable in 1-bit increments
- (5) Maximum size: 8K bits/module

## 8.2.2 Word-Bit Configurations and RAM Cell Names

Table 8-4 shows RAM cell names corresponding to typical word-bit configurations. The RAM cells are named in accordance with the following rule, depending on the word-bit configuration.

2-port RAM: "V2N XXX YY" where "XXX" is the word depth (hexadecimal) and "YY" is the bit count (hexadecimal).

Table 8-4 RAM Cell Naming for Asynchronous 2-port RAM Word-Bit Configuration Examples

Bit count Word depth	4 bits	8 bits	16 bits	32 bits
32 words	V2N02004	V2N02008	V2N02010	V2N020020
64 words	V2N04004	V2N04008	V2N04010	V2N04020
128 words	V2N08004	V2N08008	V2N08010	V2N08020
256 words	V2N10004	V2N10008	V2N10010	V2N10020

### 8.2.3 RAM Size Estimation

Use the following formulas for estimating the BC count for X and Y directions:

X direction size:  $RX = 3 \times Word/2 + 20$ Y direction size:  $RY = 2 \times Bit + 15$ BC count:  $RAMBCS = RX \times RY$ 

Where Word is the word depth and Bit is the bit count

Table 8-5 Asynchronous 2-port RAM Configuration Examples and BC Counts

Bit count Word depth	4 bits	8 bits	16 bits	32 bits
32 words	1,564 (68 × 23)	2,108 (68 × 31)	3,196 (68 × 47)	5,372 (68 × 79)
64 words	2,668 (116 × 23)	3,596 (116 × 31)	5,452 (116 × 47)	9,164 (116 × 79)
128 words	4,876 (212 × 23)	6,572 (212 × 31)	9,964 (212 × 47)	16,748 (212 × 79)
256 words	9,292 (404 × 23)	12,524 (404 × 31)	18,988 (404 × 47)	31,916 (404 × 79)

## 8.2.4 Function Descriptions

Table 8-6-1 Asynchronous 2-port RAM Signal Descriptions

Signal name	I/O	Function
CS	IN	Chip select signal, H: RAM active
RD	IN	Read signal, H: Read enable
WR	IN	Write signal, H: Write enable
RA0, RA (m-1)	IN	Read address port, RA0: LSB
WA0, WA (m-1)	IN	Write address port, WA0: LSB
D0, D1, D (n-1)	IN	Data input port, D0: LSB
Y0, Y1, Y (n-1)	OUT	Data output port, Y0: LSB

Table 8-6-2 Asynchronous 2-port RAM Truth Table

cs	RD	WR	RA0,, RA (n-1)	WA0,, WA (m-1)	Y0,, Y (n-1)	Mode
0	X	Х	X	X	Unknown	Standby
1	0	0	X	X	Unknown	Standby
1	0	1	X	Stable	Unknown	Write
1	1	0	Stable	Х	Read data	Read
1	1	1	Stable	Stable	Read data	Read/Write

X: High or Low

### (1) Data read

Set address with CS and RW held High to read data.

### (2) Data write

There are two ways to write data:

- ① Set address with CS held High, and input High-level pulse to WR.
- ② Set address with WR held High, and input High-level pulse to CS.

#### (3) Data read and write

Simultaneous reading and writing is possible using read and write addresses. However, simultaneous read and write access to the same address is prohibited. As described in "8.3 Asynchronous RAM Delay Parameters," the read cycle access time is applicable to data for which the write operation has finished.

## (4) Standby state

In the following two conditions, 2-port RAM will switch to standby and hold data only. The only consumption current that flows through the RAM is leakage current.

- (1) When CS is Low
- ② When CS is High, RD is Low, and WR is Low

## 8.2.5 Timing Charts (Asynchronous 2-port RAM)




Figure 8-4 Read Cycle




Figure 8-5 Write Cycle (WR Control)




Figure 8-6 Write Cycle (CS Control)

# 8.3 Asynchronous RAM Delay Parameters

## 8.3.1 5.0V Specifications ( $V_{DD} = 4.5 \text{ to } 5.5\text{V}$ , Ta = -40 to 110°C)

Table 8-7-1 Asynchronous 1-port/2-port RAM Read Cycle (1/2)

Parameter	Symbol		64word x 16bit V1N/V2N04010		64word x 32bit V1N/V2N04020		128word x 16bit V1N/V2N08010		128word x 32bit V1N/V2N08020	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle	t <sub>RC</sub>	7.5	_	8.2	_	9.3	_	9.9	_	
Address access time	tacc	_	7.5	_	8.2	_	9.3	_	9.9	
CS access time	t <sub>ACS</sub>		7.5	_	8.2	_	9.3		9.9	
RW access time	t <sub>ARW</sub>		7.5	_	8.2	_	9.3		9.9	
CS active time	t <sub>RCS</sub>	7.5	_	8.2	_	9.3	_	9.9	_	
Output hold time after address change	tон	0.1	_	0.2	_	0.1	_	0.2	_	ns
Output hold time after CS is disabled	toncs	0.1	_	0.2	_	0.1	_	0.2	_	
Output hold time after RW is disabled	t <sub>OHRW</sub>	0.1	_	0.2	_	0.1		0.2	_	

NOTE: 1: Use the next size up for G/A RAM for configurations not shown in this table.

Table 8-7-1 Asynchronous 1-port/2-port RAM Read Cycle (2/2)

Parameter	Symbol		d x 16bit N0C010		d x 32bit N0C020		d x 16bit N10010		d x 32bit N10020	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle	t <sub>RC</sub>	11.0	_	11.6	_	12.8	_	13.2	_	
Address access time	t <sub>ACC</sub>	_	11.0	_	11.6	_	12.8	_	13.2	
CS access time	tacs	_	11.0	_	11.6	_	12.8	_	13.2	
RW access time	t <sub>ARW</sub>	_	11.0	_	11.6	_	12.8	_	13.2	
CS active time	t <sub>RCS</sub>	11.0	_	11.6	_	12.8	_	13.2	_	
Output hold time after address change	tон	0.1	_	0.2	_	0.1	_	0.2	_	ns
Output hold time after CS is disabled	tонсs	0.1	_	0.2	_	0.1	_	0.2	_	
Output hold time after RW is disabled	t <sub>OHRW</sub>	0.1	_	0.2	_	0.1	_	0.2	_	

Table 8-7-2 Asynchronous 1-port/2-port RAM Write Cycle (1)

Parameter	Symbol	64word x 16bit V1N/V2N04010		64word x 32bit V1N/V2N04020		128word x 16bit V1N/V2N08010		128word x 32bit V1N/V2N08020		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle	twc	4.9	_	6.3	_	5.1	_	6.5		
Write pulse width	t <sub>WP</sub>	2.3	_	3.7	_	2.3	_	3.7	_	
CS active time	twcs	2.3	_	3.7	_	2.3	_	3.7	_	
Address setup time	tas	0.9	_	0.9	_	1.1	_	1.1	1	ns
Address hold time	Тан	1.7	_	1.7	_	1.7	_	1.7		
Data setup time	t <sub>DS</sub>	0.0	_	0.0	_	0.0	_	0.0		
Data hold time	t <sub>DH</sub>	2.7	_	3.9	_	2.9		3.9	_	

Table 8-7-2 Asynchronous 1-port/2-port RAM Write Cycle (2)

Parameter	Symbol	192word V1N/V2N		192word V1N/V2I			d x 16bit N10010	256word V1N/V2I		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle	twc	5.3	_	6.7	_	5.7	-	7.1		
Write pulse width	twp	2.5	_	3.9	_	2.7	1	4.1	1	
CS active time	twcs	2.5		3.9		2.7	1	4.1	1	
Address setup time	t <sub>AS</sub>	1.1	_	1.1	_	1.3	ı	1.3	ı	ns
Address hold time	T <sub>AH</sub>	1.7	_	1.7	_	1.7	_	1.7	_	
Data setup time	t <sub>DS</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Data hold time	t <sub>DH</sub>	2.9	_	4.1	_	3.1		4.1		

## 8.3.2 3.3V Specifications ( $V_{DD} = 3.0 \text{ to } 3.6\text{V}$ , Ta = -40 to 110°C)

Table 8-8-1 Asynchronous 1-port/2-port RAM Read Cycle (1/2)

Parameter	Symbol	64word V1N/V2		0.111.01.01	x 32bit N04020		d x 16bit N08010	1	d x 32bit N08020	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle	t <sub>RC</sub>	14.3	_	15.9	_	17.8	_	19.2	_	
Address access time	t <sub>ACC</sub>	_	14.3	_	15.9	_	17.8	_	19.2	
CS access time	tacs	_	14.3	_	15.9	_	17.8	_	19.2	
RW access time	tarw		14.3	_	15.9	_	17.8	_	19.2	
CS active time	t <sub>RCS</sub>	14.3	_	15.9	_	17.8	_	19.2	_	
Output hold time after address change	tон	0.2	_	0.3	_	0.2	_	0.3	_	ns
Output hold time after CS is disabled	toncs	0.2	_	0.3	_	0.2	_	0.3	_	
Output hold time after RW is disabled	tohrw	0.2	_	0.3	_	0.2	_	0.3	_	

NOTE: 1: Use the next size up for G/A RAM for configurations not shown in this table.

Table 8-8-1 Asynchronous 1-port/2-port RAM Read Cycle (2/2)

Parameter	Symbol		d x 16bit N0C010		d x 32bit N0C020		d x 16bit N10010		d x 32bit N10020	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle	t <sub>RC</sub>	21.4	_	22.5	_	24.9	_	25.8	_	
Address access time	tacc	_	21.4	_	22.5	_	24.9	_	25.8	
CS access time	t <sub>ACS</sub>	_	21.4	_	22.5	_	24.9	_	25.8	
RW access time	tarw	_	21.4	_	22.5	_	24.9	_	25.8	
CS active time	t <sub>RCS</sub>	21.4	_	22.5	_	24.9	_	25.8	_	
Output hold time after address change	tон	0.2	_	0.3	_	0.2	_	0.3	_	ns
Output hold time after CS is disabled	toncs	0.2	_	0.3	_	0.2	_	0.3	_	
Output hold time after RW is disabled	tohrw	0.2	_	0.3	_	0.2	_	0.3	_	

Table 8-8-2 Asynchronous 1-port/2-port RAM Write Cycle (1/2)

Parameter	Symbol	64word V1N/V2I		64word V1N/V2I		12011011	d x 16bit N08010	128word V1N/V2I		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle	t <sub>WC</sub>	9.7	_	12.5	_	10.1	_	12.9	_	
Write pulse width	t <sub>WP</sub>	4.5	_	7.3	_	4.5	_	7.3	_	
CS active time	twcs	4.5	_	7.3	_	4.5	_	7.3	_	
Address setup time	t <sub>AS</sub>	1.8	_	1.8	_	2.2	_	2.2	_	ns
Address hold time	Тан	3.4	_	3.4	_	3.4		3.4		
Data setup time	t <sub>DS</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Data hold time	t <sub>DH</sub>	5.3	_	7.7	_	5.7	_	7.7	_	

Table 8-8-2 Asynchronous 1-port/2-port RAM Write Cycle (2/2)

Parameter	Symbol	192word V1N/V2N		192word V1N/V2N	A 0_1011		d x 16bit N10010	256word V1N/V2I		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle	t <sub>WC</sub>	10.5	_	13.3	_	11.3	-	14.0		
Write pulse width	twp	4.9	_	7.7	_	5.3	1	8.0	1	
CS active time	twcs	4.9	_	7.7		5.3	1	8.0	1	
Address setup time	t <sub>AS</sub>	2.2	_	2.2	_	2.6	ı	2.6	1	ns
Address hold time	T <sub>AH</sub>	3.4	_	3.4	_	3.4	_	3.4	_	
Data setup time	tos	0.0	_	0.0	_	0.0		0.0		
Data hold time	t <sub>DH</sub>	5.7	_	8.0	_	6.1		8.0		

## 8.4 Synchronous 1-port RAM

In addition to the clock asynchronous RAM described in section 8.1, clock synchronous RAM is also available for the S1L5V000 Series. This includes latch circuits for chip selection, write enable, address, and data input areas, allowing high-speed operation synchronized with the clock.

### 8.4.1 Features

- (1) Clock synchronized 1-port RAM
- (2) Latch circuits for chip select, write enable, address, and data input areas, allowing high-speed operation synchronized with the clock
- (3) Separate data input and output ports
- (4) 16- to 256-word deep, configurable in 4-word increments 1- to 32-bit wide, configurable in 1-bit increments
- (5) Maximum size: 8K bits/module

## 8.4.2 Word-Bit Configurations and RAM Cell Names

Table 8-9 shows RAM cell names corresponding to typical word-bit configurations. The RAM cells are named in accordance with the following rule, depending on the word-bit configuration.

1-port RAM: "V1S XXX YY" where "XXX" is the word depth (hexadecimal) and "YY" is the bit count (hexadecimal).

If synchronous RAM for which the word-bit configuration exceeds the configurable range is required, configure using multiple synchronous RAMs in combination.

Table 8-9 Synchronous 1-port RAM Cell Names According to Word-Bit Configuration

Bit count Word depth	4 bits	8 bits	16 bits	32 bits
32 words	V1S02004	V1S02008	V1S02010	V1S02020
64 words	V1S04004	V1S04008	V1S04010	V1S04020
128 words	V1S08004	V1S08008	V1S08010	V1S08020
256 words	V1S10004	V1S10008	V1S10010	V1S10020

### 8.4.3 RAM Size Estimation

Use the following formulas for estimating the BC count for X and Y directions:

X direction size:  $RX = (Word depth \div 4) \times 7 + 35$ Y direction size:  $RY = Bit count \times 2 + 9 + \alpha$ BC count:  $RAMBCS = RX \times RY$ 

Where  $\alpha$  is 3 when  $16 \le$  word depth  $\le$  32 and 4 when  $36 \le$  word depth  $\le$  256

Table 8-10 Synchronous 1-port RAM Configuration Examples and BC Count

Bit count Word depth	4 bits	8 bits	16 bits	32 bits
32 words	1,820 (91 × 20)	2,548 (91 × 28)	4,004 (91 × 44)	6,916 (91 × 76)
64 words	3,087 (147 × 21)	4,263 (147 × 29)	6,615 (147 × 45)	11,319 (147 × 77)
128 words	5,439 (259 × 21)	7,511 (259 × 29)	11,655 (259 × 45)	19,943 (259 × 77)
256 words	10,143 (483 × 21)	14,007 (483 × 29)	21,735 (483 × 45)	37,191 (483 × 77)

## 8.4.4 Function Descriptions

### (1) I/O signals

Table 8-11 Synchronous 1-port RAM Signal Descriptions

,	I/O signal	Function description
Symbol	Name	Function description
СК	Clock input	Latches chip select (XCS), write enable (XWE), address input (A0 to An), and data input (D0 to Dn) at the clock input (CK) rising edge (L → H) and retains inside RAM.
XCS	Chip select	Latched at the clock input (CK) rising edge. Operation starts when the latched value is L.
XWE	Write enable	Latched at the clock input (CK) rising edge. Writing is performed when the latched value is L and reading is performed when the value is H.
A0 to An	Address input	Latched at the clock input (CK) rising edge.
D0 to Dn	Data input	Latched at the clock input (CK) rising edge. Writing to the memory cell is performed when write enable (XWE) is L.
Y0 to Yn	Data output	Data is output from the memory cell once the access time has elapsed after the clock input (CK) rising edge during reading. During writing, data written is output to this pin synchronized with CK. Note that the data read first will not be retained during writing.

## (2) Operation description

Writing enables (sets to L) chip select (XCS) and write enable (XWE) before the clock input (CK) rises, and sets the address input (A0 to An) and data input (D0 to Dn). When the clock input rises, the chip select, write enable, address input, and data input signals are all latched, and writing starts. Data written is output from the data output pins (Y0 to Yn) until the clock input rises next.

Reading enables (sets to L) chip select (XCS) and disables (sets to H) write enable (XWE) before the clock input (CK) rises, and sets the address input (A0 to An). When the clock input rises, the chip select, write enable, and address input signals are all latched, and reading starts. Data is output from the data output pins (Y0 to Yn) during this period from when the clock rises until the access time has elapsed.

Table 8-12 Synchronized 1-port RAM Operation Truth Table

CK	xcs	XWE	Output state	Operation mode
L→H	L	Н	Read Data	Read
L→H	L	L	Write Data	Write
L→H	Н	L or H	Data Hold	Standby

## 8.4.5 Timing Charts (Synchronous 1-port RAM)

## Read




Figure 8-7 Read Cycle

### Write




Figure 8-8 Write Cycle

## 8.5 Synchronous 2-port RAM

### 8.5.1 Features

- (1) Clock synchronized 2-port RAM
- (2) Latch circuits for chip select, write enable, address, and data input areas, allowing high-speed operation synchronized with the clock
- (3) Separate data input and output ports
- (4) 16- to 256-word deep, configurable in 4-word increments 1- to 32-bit wide, configurable in 1-bit increments
- (5) Maximum size: 8K bits/module

### 8.5.2 Word-Bit Configurations and RAM Cell Names

Table 8-13 shows RAM cell names corresponding to typical word-bit configurations. The RAM cells are named in accordance with the following rule, depending on the word-bit configuration.

2-port RAM: "V2S XXX YY" where "XXX" is the word depth (hexadecimal) and "YY" is the bit count (hexadecimal).

Table 8-13 Synchronous 2-port RAM Cell Names According to Word-Bit Configuration

Bit count Word depth	4 bits	8 bits	16 bits	32 bits
32 words	V2S02004	V2S02008	V2S02010	V2S02020
64 words	V2S04004	V2S04008	V2S04010	V2S04020
128 words	V2S08004	V2S08008	V2S08010	V2S08020
256 words	V2S10004	V2S10008	V2S10010	V2S10020

#### 8.5.3 RAM Size Estimation

Use the following formulas for estimating the BC count for X and Y directions:

X direction size:  $RX = (Word depth \div 4) \times 7 + 32$ Y direction size:  $RY = Bit count \times 2 + 9 + \alpha$ BC count:  $RAMBCS = RX \times RY$ 

Where  $\alpha$  is 4 when  $16 \le$  word depth  $\le 32$  and 6 when  $36 \le$  word depth  $\le 256$ 

Table 8-14 Synchronous 2-port RAM Configuration Examples and BC Count

Bit count Word depth	4 bits	8 bits	16 bits	32 bits
32 words	1,848 (88 × 21)	2,552 (88 × 29)	3,960 (88 × 45)	6,776 (88 × 77)
64 words	3,312 (144 × 23)	4,464 (144 × 31)	6,768 (144 × 47)	11,376 (144 × 79)
128 words	5,888 (256 × 23)	7,936 (256 × 31)	12,032 (256 × 47)	20,224 (256 × 79)
256 words	11,040 (480 × 23)	14,880 (480 × 31)	22,560 (480 × 47)	37,920 (480 × 79)

## 8.5.4 Function Descriptions

## (1) I/O signals

Port 1 is used for writing only. Port 2 is used for reading only. Each port has its own clock input pin to allow operation with separate frequencies and timing.

The RAM will be in standby state when write enable (XWA) for port 1 and read enable (XRB) for port 2 are both latched at "H".

Table 8-15 Synchronous 2-port RAM Signal Descriptions

Port 1 synchronous signal (write only)

	I/O signal	Franctica de contentar
Symbol	Name	Function description
CKA	Clock input	Latches write enable (XWA), address input (AA0 to AAn), and data input (D0 to Dn) at the clock input (CKA) rising edge (L → H) and retains inside RAM.
XWA	Write enable	Latched at the clock input (CKA) rising edge. Write operation starts when the latched value is L.
AA0 to AAn	Address input	Latched at the clock input (CKA) rising edge.
D0 to Dn	Data input	Latched at the clock input (CKA) rising edge. Writes to the memory cell when write enable (XWA) is L.

Port 2 signal (read only)

	I/O signal	
Symbol	Name	Function description
СКВ	Clock input	Latches read enable (XRB) and address input (AB0 to ABn) at the clock input (CKB) rising edge (L $\rightarrow$ H) and retains inside RAM.
I XRB I Read enable I		Latched at the clock input (CKB) rising edge. Read operation starts when the latched value is L.
AB0 to ABn	Address input	Latched at the clock input (CKB) rising edge.
I YI) to Yn I Data inniit I		Data is output from the memory cell once the access time has elapsed after the clock input (CKB) rising edge.

## **Chapter 8 RAM Specifications**

### (2) Operation description

Writing enables (sets to L) write enable (XWA) before the clock input (CKA) rises, and sets the address input (AA0 to AAn) and data input (D0 to Dn). When the clock input (CKA) rises, the write enable (XWA), address input (AA0 to AAn), and data input (D0 to Dn) signals are all latched, and writing starts.

Reading enables (sets to L) read enable (XRB) before the clock input (CKB) rises, and sets the address input (AB0 to ABn). When the clock input (CKB) rises, the read enable (XRB) and address input (AB0 to ABn) signals are all latched, and reading starts. Data is output from the data output pins (Y0 to Yn) during this period from when the clock input (CKB) rises until the access time has elapsed.

Table 8-16 Synchronized 2-port RAM Operation Truth Table

(Port 1 (write only) operation truth table)

CKA	XWA	Operation mode
L→H	Н	Standby
L→H	L	Write

(Port 2 (read only) operation truth table)

СКВ	XRB	Output state	Operation mode
L→H	Н	Data Hold	Standby
L→H	L	Read Data	Read

Note that if writing and reading are performed simultaneously on the same memory, data will be written to the memory, but the data read out will be unknown.

## 8.5.5 Timing Charts (Synchronous 2-port RAM)

## (1) Port 1




Figure 8-9 Write

## (2) Port 2




Figure 8-10 Read

# 8.6 Synchronous RAM Delay Parameters

## 8.6.1 5.0V Specifications ( $V_{DD} = 4.5 \text{ to } 5.5V$ , $T_a = -40 \text{ to } 110^{\circ}\text{C}$ )

Table 8-17-1 Synchronous 1-port/2-port RAM Read Cycle (1/2)

Parameter	Symbol	64word x 16bit V1S/V2S04010		64word x 32bit V1S/V2S04020		128word x 16bit V1S/V2S08010		128word x 32bit V1S/V2S08020		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Access time	t <sub>ACS</sub>	l	11.3	_	11.6	_	14.5	_	14.8	
Read cycle time	t <sub>RCY</sub>	11.3		11.6	_	14.5		14.8	_	
Clock high pulse width	tскн	1.2	1	1.2	_	1.2		1.2	_	
Clock low pulse width	tckL	1.2	_	1.2	_	1.2	_	1.2	_	
XCS setup time	tcss	2.6	_	2.6	_	2.6	_	2.6	_	
XCS hold time	t <sub>CSH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
XWE setup time	twes	2.6	_	2.6	_	2.6	_	2.6	_	ns
XWE hold time	t <sub>WEH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
XRB setup time	t <sub>RBS</sub>	2.6	_	2.6	_	2.6	_	2.6	_	
XRB hold time	t <sub>RBH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Address setup time	t <sub>AS</sub>	2.6	_	2.6	_	2.6	_	2.6	_	
Address hold time	t <sub>AH</sub>	0.0		0.0		0.0		0.0	_	
Output hold time	tон	1.5	_	1.6	_	1.5	_	1.6	_	

Table 8-17-1 Synchronous 1-port/2-port RAM Read Cycle (2/2)

Parameter	Symbol		d x 16bit S0C010		d x 32bit S0C020		d x 16bit S10010	256word x 32bit V1S/V2S10020		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Access time	t <sub>ACS</sub>		17.6		17.9		20.5	_	20.8	
Read cycle time	t <sub>RCY</sub>	17.6		17.9	_	20.5	_	20.8	_	
Clock high pulse width	t <sub>CKH</sub>	1.2	_	1.2	_	1.2	_	1.2	_	
Clock low pulse width	tckl	1.2	1	1.2	_	1.2	_	1.2	_	
XCS setup time	tcss	2.6	_	2.6	_	2.6	_	2.6	_	
XCS hold time	t <sub>CSH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
XWE setup time	t <sub>WES</sub>	2.6	_	2.6	_	2.6	_	2.6	_	ns
XWE hold time	tweh	0.0	1	0.0	_	0.0	_	0.0	_	
XRB setup time	t <sub>RBS</sub>	2.6	_	2.6	_	2.6	_	2.6	_	
XRB hold time	t <sub>RBH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Address setup time	t <sub>AS</sub>	2.6	_	2.6	_	2.6	_	2.6	_	
Address hold time	t <sub>AH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Output hold time	toH	1.6	_	1.6	_	1.6	_	1.7	_	

Table 8-17-2 Synchronous 1-port/2-port RAM Write Cycle (1/2)

Parameter	Symbol		x 16bit S04010		64word x 32bit V1S/V2S04020		128word x 16bit V1S/V2S08010		128word x 32bit V1S/V2S08020	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle time	twcy	10.1	_	10.8	_	10.4		11.0	_	
Clock high pulse width	t <sub>CKH</sub>	1.2	_	1.2	_	1.2	_	1.2	_	
Clock low pulse width	t <sub>CKL</sub>	1.2	_	1.2	_	1.2	_	1.2	_	
XCS setup time	tcss	2.6	_	2.6	_	2.6	_	2.6	_	
XCS hold time	tсsн	0.0	_	0.0	_	0.0	_	0.0	_	
Address setup time	t <sub>AS</sub>	2.6	_	2.6	_	2.6	_	2.6	_	
XWE setup time	t <sub>WES</sub>	2.6	_	2.6	_	2.6	_	2.6	_	
XWE hold time	tweh	0.0	_	0.0	_	0.0	_	0.0	_	ns
XRA setup time	twas	2.6	_	2.6	_	2.6	_	2.6	_	113
XRA hold time	t <sub>WAH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Address hold time	t <sub>AH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Data hold time	T <sub>DH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Data setup time	t <sub>DS</sub>	2.6	_	2.6	_	2.6	_	2.6	_	
Write data hold time	twdh	2.7	_	2.8	_	2.8	_	2.9	_	
Write data through time	twdt	_	10.1	_	10.8	_	10.4	_	11.0	

Table 8-17-2 Synchronous 1-port/2-port RAM Write Cycle (2/2)

Parameter	Symbol		d x 16bit S0C010		192word x 32bit V1S/V2S0C020		d x 16bit S10010	256word x 32bit V1S/V2S10020		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle time	twcy	10.6	_	11.3	_	11.0	_	11.6	_	
Clock high pulse width	tckH	1.2	_	1.2	_	1.2	_	1.2	_	
Clock low pulse width	t <sub>CKL</sub>	1.2	_	1.2	_	1.2	_	1.2	_	
XCS setup time	tcss	2.6	_	2.6	_	2.6	_	2.6	_	
XCS hold time	tсsн	0.0	_	0.0	_	0.0	_	0.0	_	
Address setup time	t <sub>AS</sub>	2.6	_	2.6	_	2.6	_	2.6	_	
XWE setup time	t <sub>WES</sub>	2.6	_	2.6	_	2.6	_	2.6	_	
XWE hold time	tweh	0.0	_	0.0	_	0.0	_	0.0	_	ns
XRA setup time	twas	2.6	_	2.6	_	2.6	_	2.6	_	113
XRA hold time	t <sub>WAH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Address hold time	t <sub>AH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Data hold time	T <sub>DH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Data setup time	t <sub>DS</sub>	2.6	_	2.6	_	2.6	_	2.6	_	
Write data hold time	twdh	2.9		3.1		3.0		3.1		
Write data through time	twdt	_	10.6	_	11.3	_	11.0	_	11.6	

# 8.6.2 3.3V Specifications ( $V_{DD} = 3.0 \text{ to } 3.6\text{V}, T_a = -40 \text{ to } 110^{\circ}\text{C}$ )

Table 8-18-1 Synchronous 1-port/2-port RAM Read Cycle (1/2)

Parameter	Symbol	64word x 16bit V1S/V2S04010			64word x 32bit V1S/V2S04020		1 x 16bit S08010	128word x 32bit V1S/V2S08020		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Access time	t <sub>ACS</sub>		20.7	_	21.3	_	27.1	_	27.7	
Read cycle time	t <sub>RCY</sub>	20.7	_	21.3	_	27.1	_	27.7	_	
Clock high pulse width	tckH	2.3	_	2.3	_	2.3	_	2.3	_	
Clock low pulse width	t <sub>CKL</sub>	2.3	_	2.3	_	2.3	_	2.3	_	
XCS setup time	tcss	4.9	_	4.9	_	4.9	_	4.9	_	
XCS hold time	tсsн	0.0	_	0.0	_	0.0	_	0.0	_	
XWE setup time	t <sub>WES</sub>	4.9	_	4.9	_	4.9	_	4.9	_	ns
XWE hold time	t <sub>WEH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
XRB setup time	t <sub>RBS</sub>	4.9	_	4.9	_	4.9	_	4.9	_	
XRB hold time	t <sub>RBH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Address setup time	t <sub>AS</sub>	4.9	_	4.9	_	4.9	_	4.9	_	
Address hold time	t <sub>AH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Output hold time	tон	2.0		2.1		2.0		2.1		

Table 8-18-1 Synchronous 1-port/2-port RAM Read Cycle (2/2)

Parameter	Symbol	192word x 16bit V1S/V2S0C010		10_1101	192word x 32bit V1S/V2S0C020		1 x 16bit S10010	256word x 32bit V1S/V2S10020		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Access time	t <sub>ACS</sub>		33.4	_	33.9	_	39.1	_	39.7	
Read cycle time	t <sub>RCY</sub>	33.4	_	33.9	_	39.1	_	39.7	_	
Clock high pulse width	t <sub>CKH</sub>	2.3	_	2.3	_	2.3	_	2.3	_	
Clock low pulse width	tckL	2.3	_	2.3	_	2.3	_	2.3	_	
XCS setup time	tcss	4.9	_	4.9	_	4.9	_	4.9	_	
XCS hold time	t <sub>CSH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
XWE setup time	t <sub>WES</sub>	4.9	_	4.9	_	4.9	_	4.9	_	ns
XWE hold time	tweh	0.0	_	0.0	_	0.0	_	0.0	_	
XRA setup time	t <sub>RBS</sub>	4.9	_	4.9	_	4.9	_	4.9	_	
XRA hold time	t <sub>RBH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Address setup time	t <sub>AS</sub>	4.9	_	4.9	_	4.9	_	4.9	_	
Address hold time	t <sub>AH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Output hold time	tон	2.1	_	2.1	_	2.1	_	2.2	_	

Table 8-18-2 Synchronous 1-port/2-port RAM Write Cycle (1/2)

Parameter	Symbol	64word x 16bit V1S/V2S04010			x 32bit S04020		1 x 16bit S08010	128word x 32bit V1S/V2S08020		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle time	twcy	18.9	_	20.2	_	19.5	_	20.6	_	
Clock high pulse width	t <sub>CKH</sub>	2.3	_	2.3	_	2.3	_	2.3	_	
Clock low pulse width	t <sub>CKL</sub>	2.3	_	2.3	_	2.3	_	2.3	_	
XCS setup time	tcss	4.9	1	4.9	_	4.9		4.9	1	
XCS hold time	tсsн	0.0	_	0.0	_	0.0	_	0.0	_	
Address setup time	t <sub>AS</sub>	4.9	_	4.9	_	4.9	_	4.9	_	
XWE setup time	t <sub>WES</sub>	4.9	_	4.9	_	4.9	_	4.9	_	
XWE hold time	tweh	0.0	1	0.0	_	0.0		0.0	1	ns
XRA setup time	twas	4.9	1	4.9	_	4.9		4.9	1	113
XRA hold time	t <sub>WAH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Address hold time	t <sub>AH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Data hold time	T <sub>DH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Data setup time	t <sub>DS</sub>	4.9	_	4.9	_	4.9	_	4.9	_	
Write data hold time	twdh	3.6	_	3.7	_	3.7	_	3.9	_	
Write data through time	twdt	_	18.9	_	20.2	_	19.5	_	20.6	

Table 8-18-2 Synchronous 1-port/2-port RAM Write Cycle (2/2)

Parameter	Symbol		d x 16bit S0C010		192word x 32bit V1S/V2S0C020		256word x 16bit V1S/V2S10010		256word x 32bit V1S/V2S10020	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle time	twcy	19.9	_	21.2	_	20.6	_	21.7	_	
Clock high pulse width	t <sub>CKH</sub>	2.3	_	2.3	_	2.3	_	2.3	_	
Clock low pulse width	t <sub>CKL</sub>	2.3	_	2.3	_	2.3	_	2.3	_	
XCS setup time	tcss	4.9	_	4.9	_	4.9	_	4.9	_	
XCS hold time	tсsн	0.0	_	0.0	_	0.0	_	0.0	_	
Address setup time	t <sub>AS</sub>	4.9	_	4.9	_	4.9	_	4.9	_	
XWE setup time	t <sub>WES</sub>	4.9	_	4.9	_	4.9	_	4.9	_	
XWE hold time	tweh	0.0	_	0.0	_	0.0	_	0.0	_	ns
XRA setup time	twas	4.9	_	4.9	_	4.9	_	4.9	_	113
XRA hold time	t <sub>WAH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Address hold time	t <sub>AH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Data hold time	T <sub>DH</sub>	0.0	_	0.0	_	0.0	_	0.0	_	
Data setup time	t <sub>DS</sub>	4.9	_	4.9	_	4.9	_	4.9	_	
Write data hold time	twdh	3.9		4.1		4.0		4.1		
Write data through time	twdt	_	19.9	_	21.2	_	20.6	_	21.7	

### 8.7 Access to Invalid Addresses

If the RAM has 48- or 88-word deep configuration, access to invalid addresses may occur. If an invalid address is accessed to read data in the actual IC, all word lines go to the off state and all bit lines go floating. Access to invalid addresses is therefore prohibited for the following reasons:

- (1) Read operation with all bit lines floating outputs unknown to all the RAM output bits
- (2) Read operation with all bit lines floating generates a current flow path in the circuit. The value of this current varies depending on the RAM size or configuration; but it deviates the IC's dynamic and static current values from the specified values.

In the logic simulation, invalid addresses are checked at the rising time of the clock signal in the read/write operation, and if an invalid address is accessed, a timing error is output.

### 8.8 Embeddable RAM Size

The X and Y dimensions of the location where a RAM is to be embedded must exceed the RAM size in terms of the number of master basic cells used.

If multiple RAMs are used, they should be placed next to each other. The formula mentioned previously includes the wiring area around the RAM. To determine whether the RAM block is embeddable, simply add the RX and RY sizes.

For information on individual master basic cell counts in the X and Y directions, refer to Table 1-1-1.

# **Chapter 9 PLL Specifications**

The S1L5V000 Series includes three types of masters with built-in PLL. When embedding PLL, select from "1.2.2 Built-in PLL Master Lineup." Note that only 5V power supply voltage types are available.

#### 9.1 Features

Input frequency: 5MHz to 40MHz
 Output frequency: 20MHz to 135MHz

• Multiplication rate: 2, 3, 4, 6, 8, 9, 10, 12, 14, 16, 18, 20, 22, 24, 26

Pout = Refck \* NN \* LL (where Refck \* LL < 68MHz)

NN = 2, 3, 4LL = 1 to 16

• Clock accuracy: Peak to peak jitter

When TVC = 000 (POUT = 20 to 40MHz): Output frequency  $\pm 1\%$  When TVC = 010 (POUT = 41 to 60MHz): Output frequency  $\pm 1.5\%$  When TVC = 100 (POUT = 61 to 80MHz): Output frequency  $\pm 2\%$  When TVC = 110 (POUT = 81 to 130MHz): Output frequency  $\pm 3\%$ 

Example: Target frequency  $\pm 222ps$  when Pout = 135MHz

\* Does not include phase matching function.

• Output duty:  $50\% \pm 10\%$ 

Consumption current: Condition 1: MCLVDD = AVDD = 5.0V, REFCK =  $13MHz \rightarrow$ 

POUT = 52MHz (×4)  $\Rightarrow$  Iop1 =  $950\mu$ A @typ

• Oscillation start time: Max. 100µs from power down reset when input clock is stable

• Low pass filter: Built-in RC filter (external part not required)

• Power-down function (consumption current not exceeding 3μA)

\* Output monitor pin: Using the output monitor (VCP) pin as the output pin is recommended for

monitoring the PLL operating status.

Power supply

separation: Separating power supplies is recommended to increase noise immunity.

## 9.2 Block Diagram




Figure 9-1 PLL Block Diagram

### 9.3 Pin Functions

Table 9-1 shows the PLL pin attributes.

Table 9-1 PLL Pin List

Signal name	Attribute*1	Function	Comment		
MCLVDD	Р	PLL Digital power supply	4.5V-5.5V		
MCLVSS		PLL Digital GND	OV		
AVDD		PLL Analog power supply	= MCLVDD		
AVSS		PLL Digital GND	0V		
Normal Func	tion				
REFCK	I	Reference clock input pin	-		
POUT	0	PLL output pin	PLLPD = 1: POUT = Low		
PLLPD	I	Power down setting (= reset signal*2)	PLLPD = 0: PLL enable PLLPD = 1: Power down		
TSEN	I	Test enable	TSEN = 0: Normal mode TSEN = 1: Test mode		
TN[1:0]	I	Multiplication rate setting NN = TN[1:0]+1 (= 2, 3, 4)	eg.) $N[1:0] = 11 \implies \times 4$ $N[1:0] = 01 \implies \times 2$ $N[1:0] = 00 \implies Prohibited$		
L[3:0]	I	Multiplication rate setting LL = L[3:0]+1	eg.) L[3:0] = 1111 ⇒ ×16 L[3:0] = 0000 ⇒ ×1		
		Output frequency POUT_freq = F	REFCK × NN × LL		
TVC[2:0]	I	VCO speed setting	POUT = 20MHz-40MHz $\Rightarrow$ TVC[2:0] = 000 POUT = 41MHz-60MHz $\Rightarrow$ TVC[2:0] = 010 POUT = 61MHz-80MHz $\Rightarrow$ TVC[2:0] = 100 POUT = 81MHz-135MHz $\Rightarrow$ TVC[2:0] = 110		
Test Function	)				
VCP	AO	Analog monitor output	TMON = 0: Hi-Z, TMON = 1: Monitor		
TMON	I	VCP setting			
TM[1:0]	I	Charge pump test setting	Disabled for TSEN = 0		
TDIV4	I	POUT division output enable	(Used only for pre-shipment testing)		
TLFC	I	LPF test	Fixed at "0" in normal mode		
TLFR	I	LPF test	Fixed at "0" in normal mode		
TCP[5:0]	I	Charge pump current setting	Fixed at "11_0100" in normal mode		
THGH	I	Lock test	Fixed at "0" in normal mode		
CAP[1:0]	I	On-chip LPF setting	Fixed at "10" in normal mode		
RSEL0	I	On-chip LPF setting	Fixed at "0" in normal mode		

NOTE: \*1: P: Power, I: Input, O: Output, AO: Analog output

<sup>\*2:</sup> Be sure to initialize (PLLPD = 1) before starting PLL operation.

#### 9.4 **Electrical Characteristics**

#### 9.4.1 **Operating Conditions**

Table 9-2 Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
MCLVDD AVDD	MCLVDD/AVDD reference to MCLVSS/AVSS	4.5	5.0	5.5	V
Tj	Junction temperature	-40	25	135	°C
Vin	Input voltage range	0	1	MCLVDD	V
Fin	Input reference clock frequency	5	1	40	MHz
Fout	PLL output frequency	20	_	135	MHz
Fvco	VCO frequency	20	_	135	MHz

#### **DC Characteristics** 9.4.2

Table 9-3 DC Characteristics

 $(MCLVDD/AVDD = 5.0V \pm 0.5V, MCLVSS/AVSS = 0V, Tj = -40$ °C to 135°C)

Item	Symbol	Conditions	Min	Тур	Max	Unit
PLL current	Idd1 Output unloaded, Fin = 13MHz, Fout = 52MHz(×4) TN[1:0] = 11, L[3:0] = 0000		_	950	1280	μΑ
PLL current	ldd2	Output unloaded, Fin = 20MHz, Fout = 120MHz(×6) TN[1:0] = 10, L[3:0] = 0001	I	2600	3150	μΑ
Power down current	lq	PLLPD = 1	1		3	μΑ

### 9.4.3 AC Characteristics

Table 9-4 AC Characteristics


(MCLVDD/AVDD =  $5.0V \pm 0.5V$ , MCLVSS/AVSS = 0V, Tj = -40°C to 135°C)

Item	Symbol	Conditions	Min	Тур	Max	Unit
PLLPD minimum pulse width	Thpd	High pulse width	20	_	_	ns
POUT duty	Duty	CMOS level High_Duty	40	50	60	%
		TVC = 000 (POUT = 20 to 40MHz)	-1	_	+1	
Dook iittaa	D:	TVC = 010 (POUT = 41 to 60MHz)	-1.5	_	+1.5	0/
Peak jitter	Pj	TVC = 100 (POUT = 61 to 80MHz)	-2	1	+2	%
		TVC = 110 (POUT = 81 to 130MHz)*1	-3	-	+3	
Lockup time	Tlock1	from PLLPD = 1→0 release REFCK, MCLVDD and AVDD be stable			100	μs

NOTE: \*1: When peak to peak jitter is the target frequency  $\pm 3\%$  (see figure below)

Example: Pout frequency = 135MHz, clock cycle = 7.407ns

"Pj =  $\pm 3\%$ " so the clock cycle range will be 7.407ns  $\pm 220$ ps.



### 9.4.4 Multiplication Rate Setting

Determined by the combination of N\_divider (TN[1:0]) and L\_Divider (L[3:0])

NN = TN[1:0] + 1, LL = L[3:0] + 1

- a) TN[1:0] = 00 is prohibited
- b) REFCK \* LL < 68MHz
- c)  $135MHz \ge POUT \text{ freq} \ge 20MHz$

Table 9-5 All Multiplication Rate Settings for REFCK = 10MHz

TN[1:0]	NN	L[3:0]	LL	Multiplication rate (= NN * LL)	REFCK * LL (max. 68MHz)	POUT_freq
01	2	0000	1	2	10MHz	20MHz
01	2	0001	2	4	20MHz	40MHz
01	2	0010	3	6	30MHz	60MHz
01	2	0011	4	8	40MHz	80MHz
01	2	0100	5	10	50MHz	100MHz
01	2	0101	6	12	60MHz	120MHz
10	3	0000	1	3	10MHz	30MHz
10	3	0001	2	6	20MHz	60MHz
10	3	0010	3	9	30MHz	90MHz
10	3	0011	4	12	40MHz	120MHz
11	4	0000	1	4	10MHz	40MHz
11	4	0001	2	8	20MHz	80MHz
11	4	0010	3	12	30MHz	120MHz

<sup>\*</sup> For example, while there are three possible setting methods if the multiplication rate is 12, electrical characteristics such as jitter, lockup time, and output duty will be the same. The consumption current however may differ slightly.

Table 9-6 All Multiplication Rate Settings for REFCK = 40MHz

TN[1:0]	NN	L[3:0]	LL	Multiplication rate (= NN * LL)	REFCK * LL (max. 68MHz)	POUT_freq
01	2	0000	1	2	40MHz	80MHz
01	2	0001	2	4	80MHz	Prohibited by constraint b)
10	3	0000	1	3	40MHz	120MHz

<sup>\*</sup> If the constraints are not met, the PLL will output a clock that cannot be guaranteed.

<sup>\*</sup> Constraints

# **Chapter 10 Calculating Total Power Consumption**

The power consumption values calculated in this chapter are not guaranteed figures and should be used strictly for reference purposes. Calculate power consumption as a reference for determining whether the power consumption is within the allowable range.

### 10.1 Calculating Power Consumption

The power consumption is dependent on operating frequency, load capacitance, and power supply (except in special cases involving steady-state currents, such as special macros).

To estimate IC total power consumption, obtain the power consumption of each block in the internal circuit first, and add them up. Then obtain the power consumption of input and output buffers, and add up these values, too.

### 10.1.1 Internal Cells (Pint)

The internal circuit power consumption  $P_{int}$  is calculated as the sum of the internal circuit area power consumption calculated for each block.

(1) Power consumption P<sub>BC</sub> when internal circuits are logic circuits only

$$P_{int} = P_{BC} = \sum_{i=1}^{K} (Nb \times fi \times Spi \times Kpint) [\mu W]$$

where

Nb: Total BC count for circuits operating at fi [MHz]

fi: Operating frequency [MHz]

Spi: Proportion of BCs out of Nb operating simultaneously at fi [MHz]

Example: Spi = 1.0 when all circuits operate simultaneously at fi [MHz]

Spi = 0.5 when 50% of circuits operate at fi [MHz] due to block division

Kpint: Power consumption per BC

Table 10-1 shows the power consumption values per BC (Kpint).

Table 10-1 Kpint per BC for S1L5V000 Series

V <sub>DD</sub> (TYP)	Крі	
5.0V	1.30µW/MHz	
3.3V	0.54µW/MHz	

### (2) If RAM blocks are used

$$P_{int} = P_{BC} + P_{BM} \label{eq:Pint}$$

where

P<sub>BC</sub>: Power consumption for basic cell area

P<sub>BM</sub>: RAM power consumption

For information on RAM power consumption, please contact our sales representative, indicating the bit-word configuration.

### 10.1.2 Input Buffers (Pi)

The power consumption for input buffers is the sum of the frequency f [MHz] of the signal input to each buffer multiplied by Kpi [ $\mu$ W/MHz].

$$P_i = \sum_{i=1}^{K} (Kpi \times fi) [\mu W]$$

fi: Ith input buffer operating frequency [MHz]

Kpi: Input buffer voltage coefficient (See Table 10-2.)

Table 10-2 S1L5V000 Series Input Cell Kpi

V <sub>DD</sub> (TYP)	Крі
5.0V	17.7µW/MHz
3.3V	6.2µW/MHz

### 10.1.3 Output Buffers (Po)

The power consumption for output buffers will differ between DC loads (resistance loads: for example, when a TTL device is connected) and AC loads (capacitance load: for example, when a CMOS device is connected).

If the DC power consumption is  $P_{DC}$  and the AC power consumption is  $P_{AC}$ , the power consumption  $P_o$  for the output buffer can be calculated using the following formula:

$$P_o = P_{AC} + P_{DC}$$

#### (1) AC power consumption (P<sub>AC</sub>)

The power consumption with an AC load can be estimated using the following formula:

$$P_{AC}\!=\!\sum_{i=1}^{K}\left\{fi\times C_L\times (V_{DD})^2\right\}$$

where

fi: Output buffer operating frequency [Hz]

C<sub>L</sub> Output load capacitance [F]

V<sub>DD</sub>: Power supply voltage [V]

#### (2) DC Power Consumption (P<sub>DC</sub>)

Approximate DC power consumption is obtained by the following formula:

 $P_{DC} = P_{DCH} + P_{DCL}$ 

 $P_{DCH} = |I_{OH}| \times (V_{DD} - V_{OH})$ 

 $P_{DCL} = I_{OL} \times V_{OL}$ 

Here, the ratio of PDCH to PDCL is determined by the duty ratio of output signal.




Figure 10-1 Duty Cycle Example

In Figure 10-1,

$$\begin{aligned} &Duty \ H = (T_1 + T_2) \div T \\ &Duty \ L = (T - T_1 - T_2) \div T \end{aligned}$$

Therefore

$$\begin{split} P_{DC} &= P_{DCH} + P_{DCL} \\ &= \sum_{i=1}^{K} \left\{ (V_{DD} - V_{OH}i) \times I_{OH}i \times Duty \; H \right\} + \sum_{i=1}^{K} \left[ V_{OL}i \times I_{OL}i \times Duty \; L \right] \end{split}$$

### 10.2 Limit on Power Consumption

The chip temperature will increase with power consumption. The IC delay will also vary depending on the IC chip junction temperature Tj. Standard IC specifications are indicated using Ta, but the correlation between Tj and Ta is not constant, and will vary depending on the thermal resistance and power consumption for that IC package.

The IC chip temperature can be calculated as follows from the ambient temperature Ta, package thermal resistance  $\theta$ j-a, and power consumption PD. For the thermal resistance of each package, refer to our web site: www.global.epson.com/products and drivers/semicon/products/asic/package list.html#ac06.

Chip temperature (Tj) = Ta + (
$$P_D \times \theta j$$
-a) (°C)

Specifications are normally stipulated using Ta, so the delay library is provided using the following guide:

Please note that Epson may add other conditions in cases in which the correlation between Ta and Tj varies significantly depending on the package and estimated power consumption.

Use the S1L5V000 Series with a chip temperature (Tj) not exceeding 135°C.

## **Appendix**

### A1. Simulation Results Example

### A1.1 Comparison File Example for Simulation Results and Expected Values

```
# APF file comparison program (apfcomp)
# version 2.70 Copyright (c) 1995-2003. SEIKO EPSON CORPORATION
                 : samp.apf
     EXPECT
                                                ← Expected value file name to be compared
     COMPARE
                                                ← APF file name to be compared
                  : samp.sammax
#
     RESULT
                 : samp.expmax
                                                ← Comparison results file
               : Wed Feb 13 15:03:14 2008
#
     RUN DATE
                                                ← Program run date/time
     DON'T CARE:
                                                ← "X" if "-noxcare" option was specified; "." if "-nodotcare" was specified
#
                                                ← "YES" if "-norzcare" was specified
     IGNORE RZ: NO
$DESIGN sample
$RATE 100000
$STROBE 98000
$RESOLUTION 0.001ns
$IOCONT
I 14.E E0 DATA3
I_15.E E0 DATA2
I_16.E E0 DATA1
$ENDIOCONT
$NODE
           0
SEL
       1
       N 0 50000
CK
RESET I 0
DATA1 BU 0
DATA2 BU 0
DATA3 BU
            0
$ENDNODE
# Compared
$PATTERN
             SCRDDD
#
             EKEAAA
#
             L STTT
#
               EAAA
#
               T123
#
#
             INIBBB
                UUU
         3
             ONOLLL
#Mismatch
                                                   ← Mismatch line and mismatch value
             0N1LLH
        10
#Mismatch
                HX
                                                   ← Mismatch line and mismatch value
             0N1LHL
        12
#Mismatch
                                                   ← Mismatch line and mismatch value
                H?
$ENDPATTERN
      3 Mismatch lines found. 93.2% Matched
                                                   ← Number of mismatch lines and matched percentage within pattern
# End event of EXPECT_file = 43
                                                   ← End event of expected value file
# End event of COMPARE_file = 43
                                                   ← End event of APF file
                         Actual / Total number of mismatches at each node.
# MISMATCH SIGNAL
# * Actual = Total number of mismatches at each node minus(-) number of "?".
# << DATA1
                       COUNT =
                                     3/3
                                                   ← Mismatch signal name and number of mismatches
              >>
                                                      Number of mismatches excluding COUNT=? out of total mismatches
# << DATA2
                       COUNT =
                                     1/1
               >>
                       COUNT =
                                     0/1
# << DATA3
               >>
```

Mismatches arising in the comparison file may be due to the following causes:

#### (1) Flip-flop mismatch

Note that errors will not appear on the timing error list if the setup time or hold time constraints are exceeded.

### (2) Strobe point exceeded due to output delay

This may occur in cases in which the output results from one output pin appear to change constantly with a delay corresponding to one cycle from the expected output value. The delay may occur for L output or H output only.

### (3) Combination circuit hazard at output end stage

Hazards (glitches, spike pulses) occurring in combination circuits may be output externally. This can be confirmed in the NARROW report on the timing error list. To avoid this, signals from combination circuits should first be received using a flip-flop before being output.

#### (4) Unknown value (X) propagation

The RAM and flip-flop output is unknown before initialization.

If combination circuits exist on the clock line, the flip-flop output will be unknown if hazards occurring due to variations coinciding with input are input to that flip-flop clock pin.

Likewise, if a composite cell for clock gating (e.g., CLPSAD2X4) is inserted using Power Compiler or similar tool, the output clock will be unknown if an unknown signal is input to the enable pin.

### A1.2 Timing Error List

A list (\*.errmax, \*.errmin) like that shown in Figure A1-1 is output if a timing error occurs during simulation. This section describes how to read the timing list in conjunction with Figure A1-2.

Figure A1-1 Timing Error List Example




Figure A1-2 Illustration with Waveform

### (a) Timing error instance name

Displays the instance name for the timing error as a full path.

In the case shown in the example of Figure A1-1, the error instance name is the FF "top.ffreg1\_reg". The instance name can be used to determine whether the timing error constitutes a problem location. Note that the instance name may change during logic synthesis.

### (b) Timing error detection conditions

The specific conditions under which a timing error occurs.

"A -> B&&&(C)" indicates that "B changes after A changes under condition C".

In the case shown in the example of Figure A1-1, the condition corresponds to "A rising signal is input to pin C after the pin D signal changes while flag VM6 is at a state other than 0". "VM\*" indicates the timing error detection flag in the cell (FF in this case) simulation model. Ignore this if the condition statement is "VM\*". In this example, check only the relationship between pins C and D.

If "NARROW\*" is indicated, refer to the description from "MINIMUM PULSE WIDTH" onward in (c) below.

#### (c) Types of timing constraints

The following are the major types of timing constraints causing errors:

SETUP TIME: Setup time constraint HOLD TIME: Hold time constraint

MINIMUM PULSE WIDTH: Minimum pulse width constraint

"NARROW\*" may be indicated in section (b). This indicates that the length is 75% or less of the rate (reference cycle time), since it is difficult to check the output waveform in detail when checking simulation results using the sampled data (APF). The "NARROW\*" indication does not necessarily mean that this error must be fixed. Check the circuit specifications to determine that this causes no issues.

### (d) Timing error detection standards (units: ps)

The minimum value for which no error occurs

In the example shown above, an interval of at least 325ps must be left between the "D" change and "posedge C" to prevent a SETUP error from occurring.

#### (e) Actual timing value (units: ps)

In the example shown above, the SETUP constraint was short by 2ps (= 325ps - 323ps).

## **Appendix**

(f) Timing error offset (units: ps)

The time from event start until an error occurs

In the case shown in the example of Figure A1-1, this indicates that a timing error occurred 471ps after the event start.

(g) Timing error event (cycle) number

This lists the event numbers for which timing errors have occurred. In the case shown in Figure A1-1, errors have occurred for event numbers 3, 35, 120, and 185. Check against the simulation results to determine whether this constitutes a problem with circuit specifications.

(h) Timing error subtotal

Number of timing errors with the same instance name, error detection conditions, and timing constraints

(i) Timing error total

Total number of timing errors

## A2. RTL Design Restrictions and Limitations (VHDL)

As described in section 1.5.3, provisional circuit data provided by the customer can be used to identify problems in the RTL description in advance. However, depending on the description, errors may also be detected in locations not intended by the customer. Circuits should be designed in accordance with the general RTL design style guide to avoid such issues.

## A2.1 Provision of RTL Supporting Logic Synthesis

The RTL provided should use only descriptions that allow logic synthesis. Logic synthesis is not possible if behavior level descriptions are included. If the description supports logic synthesis, splitting into separate files should not give rise to problems.

### A2.2 Provision of Hierarchical Design Diagrams

The module may be a hierarchical design. If a hierarchical design is used, please send hierarchical structure diagrams (tree diagrams) or documentation showing the hierarchical relationship between modules.

### A2.3 RAM Description

Epson does not provide support for RAM VITAL models. Only Verilog models can be provided. If you need a Verilog model, please specify the required RAM size and quantities. Please note that providing RAM Verilog models may take several days.

If RAM models are described by the customer, please ensure that these comply with the specifications described in "<u>Chapter 8 RAM Specifications</u>" of the Design Guide. Additionally, provide module names for the model.

### A2.4 Constant Assignment to Input Ports

Constants cannot be assigned directly to input ports using the port\_map statement. Likewise, it is not possible to assign "open" or to omit the description. Otherwise, errors will occur during logic synthesis. To avoid this, map "signal" with a constant.

```
Architecture BEHAVIOR of example3_4
signal dummy0 std_logic;
signal dummy1 std_logic;
begin
  dummy0 <= 0;
  dummy1 <= 1;
port map abcx ( a => dummy0, b=> dummy1, c=> data_in, x => data_out )
end BEHAVIOR;
```

Figure A2-1 Mapping "signal" with a Constant

#### A2.5 Pin Name Constraints

We recommend that the names of external and internal pins conform to the constraints described in the design guide. Please note that names that fail to comply with the constraints may be changed to unintended names during logic synthesis.

### (1) External pin name constraints

- ① Describe entirely in upper case.
- ② Only alphanumeric characters and the underscore ("\_") character can be used.

  The first character must be a letter of the alphabet and the last character must be an alphanumeric character.
- The underscore ("\_") character cannot be used in succession.
- 4 Names must be two to 32 characters long.
- ⑤ "read" and "write" are not reserved words but cannot be used (for system use).

#### (2) Internal pin name constraints

- Names may include both upper and lower case characters. However, identical names cannot be used if they differ by upper or lower case.
   Example: "ABC" and "Abc" cannot be used at the same time.
- ② Alphanumeric characters, the underscore ("\_") character, and parentheses "(" and ")" for bus descriptions can be used.
- ③ Names must be two to 32 characters long.

#### (3) VHDL reserved words

118

The following text strings cannot be used as user-defined names:

abs	access	after	alias	all	and	architecture
array	assert	attribute	begin	block	body	buffer
bus	case	component	configuration	constant	disconnect	downto
else	elsif	end	entity	exit	file	for
function	generate	generic	guarded	if	in	inout
is	label	library	linkage	loop	map	mod
nand	new	next	nor	not	null	of
on	open	or	others	out	pakage	port
procedure	process	range	record	register	rem	report
return	select	severity	signal	subtype	then	to
transport	type	units	until	use	variable	wait
when	while	with	xor			

#### (4) Verilog-HDL reserved words

VHDL-RTL needs to be converted to Verilog netlists for compatibility with the tools used in the work carried out at Epson.

Thus, the following text strings cannot be used as user-defined names:

always	and	assign	begin	buf	bufif0	bufif1
case	casex	casez	cmos	deassign	default	defparam
disable	edge	else	end	endcase	endmodule	endfunction
endprimitive	endspecify	endtable	endtask	event	for	force
forever	fork	function	highz0	highz1	if	ifnone
initial	inout	input	integer	join	large	macromodule
medium	module	nand	negedge	nmos	nor	not
notif0	notif1	or	output	parameter	pmos	posedge
primitive	pull0	pull1	pullup	pulldown	rcmos	real
realtime	reg	release	repeat	rnmos	rpmos	rtranif0
rtranif1	scalared	small	specify	specparam	strong0	strong1
supply0	supply1	table	task	time	tran	tranif0
tranif1	tri	tri0	triand	trior	trireg	vectored
wait	wand	weak0	weak1	while	wire	wor
xnor	xor					

#### A2.6 Port Data Format

Only the std\_logic data format can be used for the uppermost module ports. Bus descriptions are not permitted. Use std\_logic and std\_logic\_vector for all other module ports. Note that bus descriptions may be expanded during logic synthesis at Epson.

### A2.7 "integer" Usage

Care is required with the bit width when using "integer". We recommend making "signal" declarations using std\_logic\_vector, then converting with conv\_integer when calculating.

#### A2.8 I/O Buffers

I/O buffers will be added at Epson. Please provide pinout tables specifying buffer types and output load capacitances. If the timing conditions are exacting or if special buffers such as fail-safe buffers are used, specify this when submitting the provisional data.

The top module of I/O buffers can be safely and easily changed from an RTL type to a gate type. A top module for gate use will be created at Epson. The customer only need include descriptions related to input and output in the RTL top module. More specifically, uni-directional ports should only be connected to lower modules on a one-to-one basis. Bi-directional ports should include description for bi-directional signals within the top module extracting the input signal ports, output signal ports, and enable signal ports from the lower layers.

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity TOP is
  port( IN1 : in std_logic; OUT1 : out std_logic; BID1 : inout std_logic);
end TOP:
architecture rtl of TOP is
  signal en, bid1_out : std_logic;
  component CORE
                             : in std_logic;
    port(in1, bid1_in
          out1, bid1_out, en : out std_logic );
  end component;
begin
    U_CORE : CORE port map( in1 => IN1, out1 => OUT1, bid1_in => BID1,
                                     bid1_out => bid1_out, en => en);
    BID1 \le 'Z' when en = '1' else bid1_out;
end rtl;
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity CORE is
  port(in1, bid1_in
                           : in std_logic;
        out1, bid1_out, en : out std_logic );
end CORE;
architecture rtl of CORE is
begin
end rtl;
```

Figure A2-2 Top Module RTL Example

120




Figure A2-3 Top Module Schematic

### A2.9 Primitive Cell Usage

Please notify us of module names within the RTL calling up Epson primitive cells as well as the primitive cell names. The settings will be configured to ensure that primitive cells are not deleted during logic synthesis. Additionally, delete statements related to Epson libraries described during simulation. Asynchronous RAM model library statements should also be deleted.

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

----- comment out -----
-- library S1L50000_TYP,S1L50000_RAM;
-- use S1L50000_TYP.all;
-- use S1L50000_TYP.all;
----- comment out -----
```

Figure A2-4 Commenting Out Epson Library Statements

#### A3. AC/DC Test Patterns

### A3.1 DC Test Patterns

The following test items should be taken into consideration if the customer prepares DC test circuits.

DC testing verifies the DC characteristics of the IC. The test makes its measurements at the end of a test event. The pins tested should remain in the same state in the test event after the strobe.

The following DC characteristics are measured:

#### (1) Static current (I<sub>DDS</sub>) test

Static current is leakage current that flows through the IC power supplies when input signals are stable. This leakage current is normally extremely small and must be measured with no other currents flowing. All of the following conditions must be met to achieve this. Additionally, there must be at least two events in which the static current is measurable.

- ① All input pins must be stable.
- ② There must be high or low level input or output to/from bi-directional pins.
- ③ There must be no active elements such as oscillators in the circuit.
- ④ Internal 3-state buffers (internal bus) must be neither floating nor in contention.
- ⑤ Current must not be flowing through function cells such as RAM.
- 6 There must be high level input to input pins with pull-up resistors.
- There must be high level input or output to/from bi-directional pins with pull-up resistors.
- Bi-directional pins with pull-down resistors must be in the input state or outputting low level.

#### (2) Input current test

This tests parameters related to the input of input buffers, including input leakage current and pull-up and pull-down currents. The test measures the current flowing when  $V_{DD}$  or  $V_{SS}$  level voltage is applied to the target pin. That is, either high or low level voltage is applied to the pins under test.

For example, if a  $V_{DD}$  level (high level) voltage is applied to a target pin with a low level voltage applied, the target pin state will change from low to high, and the IC may behave unexpectedly.

To test the input current, the  $V_{DD}$  level voltage is applied to the target pin in an event in the test pattern in which the pin is subjected to high input, and the  $V_{SS}$  level voltage is applied in an event in which the pin is subjected to low input. These target pin states must therefore exist in the test patterns to enable testing.

Input current testing is further subdivided into the following tests:

#### (3) Input leakage current test (I<sub>IH</sub>, I<sub>IL</sub>)

This tests parameters related to the input current of input buffers without pull-up or pull-down resistors.

The current that flows when high level voltage is applied to the input buffer is called  $I_{IH}$ . This is guaranteed up to the maximum current. Test patterns for this test must contain events with high level input to the pins under test. In the case of bi-directional pins, there must be high level input while in the input state.

The current that flows when low level voltage is applied to the input buffer is called  $I_{\rm IL}$ . This is guaranteed up to the maximum current. Test patterns for this test must contain events with low level input to the pins under test. In the case of bi-directional pins, there must be low level input while in the input state.

#### (4) Pull-up current test (I<sub>PU</sub>)

This measures the current flowing when the low level voltage is applied to an input buffer with a pull-up resistor. Test patterns for this test must contain events in which low level signals are input to the pins under test. In the case of bi-directional pins, low level signals must be input while in the input state.

#### (5) Pull-down current test (I<sub>PD</sub>)

This measures the current flowing when the high level voltage is applied to an input buffer with a pull-down resistor. Test patterns for this test must contain events with high level input to the pins under test. In the case of bi-directional pins, there must be high level input while in the input state.

#### (6) Output characteristics test (V<sub>OH</sub>, V<sub>OL</sub>)

This tests the current drivability of output buffers. With the test pins driven to the target output level, the voltage drop is measured when the specified current load is applied.

To test the output characteristics, the test patterns must include all possible target pin states. Also, those states must remain unchanged during the test event even if the test rate is indefinitely extended.

#### (7) Off-state leakage current (I<sub>OZ</sub>)

This measures the leakage current that flows to an open drain or 3-state output buffer when the output state is high impedance. It actually measures the current when the  $V_{DD}$  level or  $V_{SS}$  level voltage is applied to the test pins in the high impedance state. This means the test patterns must contain events in which the test pins are in the high impedance state.

#### A3.2 AC Test Patterns

AC testing measures the time taken for a signal change occurring in an input pin to propagate to an output pin. If the customer prepares the AC test circuit, the customer should select the AC test path.

#### (1) Constraints on test events

This test method is typically performed by the binary search method. The target test pin (output pin subject to change) must have only a single change point within a test event. (Pins that output RZ waveforms cannot be tested. Pins that output hazard in the test event cannot be tested, either.) The tested signal changes must be "High" to "Low" or "Low" to "High." (Changes related to Z cannot be tested.)

Take care to avoid selecting test events in which multiple output signals change simultaneously or bi-directional and IC tester signals are in contention. The presence of simultaneous signal changes or signal contention destabilizes the IC power supply, affecting the output waveforms of the test pins and preventing accurate testing.

#### (2) Constraints on AC test points

The number of AC test points must be four or fewer.

### (3) Constraints on test path delay

Testing accuracy increases with increased test path delay. Set the test path delay to at least 30ns and less than the strobe point for the test simulation maximum condition.

### (4) Other constraints

- ① Do not specify paths from oscillator circuits.
- ② Specify paths not passing through the internal 3-state circuit (internal bus).
- ③ Do not specify paths passing through other bi-directional buffers between the test path input buffer and an output buffer.
- ④ If the IC has multiple operating voltage ranges, test within one voltage range.

## (5) Constraints on bi-directional pin test patterns

It is not possible to switch the input and output modes of bi-directional pins multiple times within one event due to the limits of the tester. Generate test patterns to ensure that the RZ waveform is not used to switch the input and output modes of bi-directional buffers.

### A4. I/O Buffer Characteristics

## A4.1 5.0V Operation

## A4.1.1 Output Current Characteristics (5.0V ±0.5V)

Table A4-1 Output Current Characteristics (5.0V ±0.5V)

	Output current			
Type No.	lo∟ (mA)	Iон (mA)		
TYPE S	0.1	-0.1		
TYPE M	1	-1		
TYPE 1	3	-3		
TYPE 2	8	-8		
TYPE 3	12	-12		

<sup>&</sup>quot;S," "M," and "1" through "3" following "TYPE" are the numbers corresponding to \* in the "XX\*X" section of the names of output cells.

Example: OB3T indicates TYPE 3.

### A4.1.2 Input Buffer Characteristics (5.0V ±0.5V)

### • Standard cell input buffer




Figure A4-1 Input Characteristic (TTL Level)




Figure A4-2 Input Characteristic (CMOS Level)

### • Schmitt trigger cell input buffer




Figure A4-3 Input Characteristic (TTL Level)




Figure A4-4 Input Characteristic (CMOS Level)

### A4.1.3 Output Driver Characteristics

### • Low-level output current




Figure A4-5




Figure A4-6




Figure A4-7




Figure A4-8




Figure A4-9




Figure A4-10

### • High level output current




Figure A4-11




Figure A4-13

Output voltage  $V_{DH}$  – Power supply voltage  $V_{DD}$  (V)

-1.0




Figure A4-15




Figure A4-12




Figure A4-14






Figure A4-16








Figure A4-18 Ambient Temperature (Ta) vs. Output Current (I<sub>OH</sub>)

### A4.1.4 Output Delay Time vs. Output Load Capacitance (CL)




Figure A4-19 Output Delay Tme (t<sub>PLH</sub>) vs. Output Load Capacitance (C<sub>L</sub>)




Figure A4-20 Output Delay Time  $(t_{PHL})$  vs. Output Load Capacitance  $(C_L)$ 




Figure A4-21 Output Delay Time ( $t_{PLH}$ ) vs. Output Load Capacitance ( $C_L$ )




Figure A4-22 Output Delay Time ( $t_{PHL}$ ) vs. Output Load Capacitance ( $C_L$ )




Figure A4-23 Output Delay Time ( $t_{PLH}$ ) vs. Output Load Capacitance ( $C_L$ )




Figure A4-24 Output Delay Time (t<sub>PHL</sub>) vs. Output Load Capacitance (C<sub>L</sub>)

### A4.1.5 Output Buffer Rising/Falling Time vs. Output Load Capacitance (CL)




Figure A4-25 Rising Time (t<sub>r</sub>) vs. Output Load Capacitance (C<sub>L</sub>)




Figure A4-26 Falling Time  $(t_f)$  vs. Output Load Capacitance  $(C_L)$ 




Figure A4-27 Rising Time (t<sub>r</sub>) vs. Output Load Capacitance (C<sub>L</sub>)




Figure A4-28 Falling Time (t<sub>f</sub>) vs. Output Load Capacitance (C<sub>L</sub>)




Figure A4-29 Rising Time (t<sub>r</sub>) vs. Output Load Capacitance (C<sub>L</sub>)




Figure A4-30 Falling Time (t<sub>f</sub>) vs. Output Load Capacitance (C<sub>L</sub>)

### A4.1.6 Pull-up/Pull-down Resistance

### • Pull-up characteristics




Figure A4-31 Power Supply Voltage Dependency of Pull-up Resistance




Figure A4-32 Ambient Temperature Dependency of Pull-up Resistance

### Pull-down characteristics




Figure A4-33 Power Supply Voltage Dependency of Pull-down Resistance




Figure A4-34 Ambient Temperature Dependency of Pull-down Resistance

## A4.1.7 Output Waveforms

• High-speed type output buffer waveform (OB3AT)




Figure A4-35

• Normal type output buffer waveform (OB3T)




Figure A4-36

• Low-noise type output buffer waveform (OB3BT)




Figure A4-37

### A4.2 3.3-V operation

## A4.2.1 Output Current Characteristics (3.3V ±0.3V)

Table A4-2 Output Current Characteristics (3.3V ±0.3V)

	Output current			
Type No.	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)		
TYPE S	0.1	-0.1		
TYPE M	1	-1		
TYPE 1	2	-2		
TYPE 2	6	-6		
TYPE 3	12	-12		

<sup>&</sup>quot;S," "M," and "1" through "4" following "TYPE" are the numbers corresponding to \* in the "XX\*X" section of the names of output cells.

Example: OB3T indicates TYPE 3.

### A4.2.2 Input Buffer Characteristics (3.3V ±0.3V)

• Standard cell input buffer




Figure A4-38 Input Characteristic (LVTTL Level)

• Schmitt input buffer




Figure A4-39 Input Characteristic (LVTTL Level)

### A4.2.3 Output Driver Characteristics

### • Low-level output current




Figure A4-40




Figure A4-41




Figure A4-42




Figure A4-43




Figure A4-44




Figure A4-45

### • High-level output current




Figure A4-46




Figure A4-47




Figure A4-48




Figure A4-49




Figure A4-50






Figure A4-51



Ambient temperature Ta - Output current I<sub>OL</sub>



Ambient temperature Ta - Output current Ioн

Figure A4-52

Figure A4-53

### A4.2.4 Output Delay Time vs. Output Load Capacitance (CL)




Figure A4-54 Output Delay Time (t<sub>PLH</sub>) vs. Output Load Capacitance (C<sub>L</sub>)




Figure A4-55 Output Delay Time (t<sub>PHL</sub>) vs. Output Load Capacitance (C<sub>1</sub>)




Figure A4-56 Output Delay Time (t<sub>PLH</sub>) vs. Output Load Capacitance (C<sub>L</sub>)




Figure A4-57 Output Delay Time (t<sub>PHL</sub>) vs. Output Load Capacitance (C<sub>L</sub>)




Figure A4-58 Output Delay Time (t<sub>PLH</sub>) vs. Output Load Capacitance (C<sub>L</sub>)




Figure A4-59 Output Delay Time (t<sub>PHL</sub>) vs. Output Load Capacitance (C<sub>L</sub>)

### A4.2.5 Output Buffer Rising/Falling Time vs. Output Load Capacitance (CL)




Figure A4-60 Rising Time (t<sub>r</sub>) vs. Output Load Capacitance (C<sub>L</sub>)




Figure A4-61 Falling Time (t<sub>f</sub>) vs. Output Load Capacitance (C<sub>L</sub>)




Figure A4-62 Rising Time (t<sub>r</sub>) vs. Output Load Capacitance (C<sub>L</sub>)




Figure A4-63 Falling Time (t<sub>f</sub>) vs. Output Load Capacitance (C<sub>L</sub>)




Figure A4-64 Rising Time (t<sub>r</sub>) vs. Output Load Capacitance (C<sub>L</sub>)




Figure A4-65 Falling Time  $(t_f)$  vs. Output Load Capacitance  $(C_L)$ 

### A4.2.6 Pull-up/Pull-down Resistance

### • Pull-up characteristics




Figure A4-66 Power Supply Voltage Dependency of Pull-up Resistance




Figure A4-67 Ambient Temperature Dependency of Pull-up Resistance

### Pull-down characteristics




Figure A4-68 Power Supply Voltage Dependency of Pull-down Resistance




Figure A4-69 Ambient Temperature Dependency of Pull-down Resistance

## A4.2.7 Output Waveforms

• High-speed type output buffer waveform (OB3AT)




Figure A4-70

• Normal type output buffer waveform (OB3T)




Figure A4-71

• Low-noise type output buffer waveform (OB3BT)




Figure A4-72

#### A4.3 **Schmitt Input Buffer Electrical Characteristics**

Figure A4-73 shows the electrical characteristics of Schmitt input buffers. VT+ and VT- are within the respective maximum and minimum specifications and vary depending on individual and environmental conditions. The difference between the two is more than the minimum value for VH.




Figure A4-73 Correlation Between Input Voltage and Logic Values for Schmitt Input Buffers

VT+: Voltage at which High is detected when the input signal changes from Low to High

VT-: Voltage at which Low is detected when the input signal changes from High to Low

VH: Voltage difference required to detect the time point when a signal previously detected as High (or Low) changes to Low (or High)

# **Revision History**

## Attachment-1

				Revision Details (incl. previous details) and
Rev. No.	Year/Month	Page	Category	Reason for Revision
Rev. 1.2	2013/7	All pages	New	Issue limited to electrical characteristics
Rev. 1.3	2014/5	All pages	Revision	Complete revision with expansion of information
Rev. 1.4	2015/4	All pages	Revision	Complete revision to make the content consistent with S1X50000/S1L50000 Series revisions
Rev. 1.5	2015/12	All pages	Revision	Addition of Chapter 9 PLL
Rev. 1.6	2016/4	Appendix	Revision	Addition of VHDL to A2 Notes on RTL Design Correction of A3.1 Scan Correction of errors in A5.1.4 and A5.1.5
Rev. 1.7	2016/10	Chapter 5	Revision	Deletion of Figure 5-1 Continuous Oscillation Type and Figure 5-2 Intermittent Oscillation Type in Section 5.1.1
Rev. 1.8	2017/7	Chapters 1 and 8	Revision	Addition of S1L5V48* to Table 1-1-1 S1L5V000 Series Master List in Section 1.2.1 Addition of S1L5V48* to Table 1-7 Static Current Consumption in Section 1.4 Addition of 8.3 Asynchronous RAM Delay Parameters and 8.6 Synchronous RAM Delay Parameters
Rev. 1.9	2018/3	Chapter 1	Revision	Deletion of "under development" for S1L5V48* following official release Addition of A5.3 Schmitt Input Buffer Electrical Characteristics
Rev. 2.0	2019/4	Appendix	Revision	Addition of 3.3V pull-up and pull-down electrical characteristics and temperature characteristics graphs in A5.2.6.
Rev. 3.0	2020/7	All pages	Revision	Overall reorganization
Rev. 3.1	2021/3	P.111	Revision	Change description of 10.2 Limit on power consumption



# **International Sales Operations**

#### **America**

#### Epson America, Inc.

Headquarter:

3131 Katella Ave., Los Alamitos, CA 90720, USA

Phone: +1-562-290-4677

San Jose Office: 214 Devcon Drive San Jose, CA 95112 USA

Phone: +1-800-228-3964 or +1-408-922-0200

#### **Europe**

#### **Epson Europe Electronics GmbH**

Riesstrasse 15, 80992 Munich,

Germany

Phone: +49-89-14005-0 FAX: +49-89-14005-110

### Asia

#### Epson (China) Co., Ltd.

4th Floor, Tower 1 of China Central Place, 81 Jianguo Road, Chaoyang

District, Beijing 100025 China

Phone: +86-10-8522-1199 FAX: +86-10-8522-1120

#### Shanghai Branch

Room 1701 & 1704, 17 Floor, Greenland Center II, 562 Dong An Road, Xu Hui District, Shanghai, China Phone: +86-21-5330-4888 FAX: +86-21-5423-4677

#### **Shenzhen Branch**

Room 804-805, 8 Floor, Tower 2, Ali Center, No.3331 Keyuan South RD (Shenzhen bay) , Nanshan District, Shenzhen

518054, China

### Epson Taiwan Technology & Trading Ltd.

15F, No.100, Songren Rd, Sinyi Dist, Taipei City 110. Taiwan

Phone: +886-2-8786-6688

#### Epson Singapore Pte., Ltd.

438B Alexandra Road,

Block B Alexandra TechnoPark, #04-01/04, Singapore 119968 Phone: +65-6586-5500 FAX: +65-6271-7066

#### Epson Korea Co.,Ltd

10F Posco Tower Yeoksam, Teheranro 134 Gangnam-gu, Seoul, 06235, Korea

Phone: +82-2-3420-6695

#### Seiko Epson Corp. Sales & Marketing Division

#### **Device Sales & Marketing Department**

29th Floor, JR Shinjuku Miraina Tower, 4-1-6 Shinjuku, Shinjuku-ku, Tokyo 160-8801, Japan