

S1C63358

4-bit Single Chip Microcomputer



- Original Architecture Core CPU
- Low Current Consumption
- Wide-range Operating Voltage (0.9V to 3.6V)
- High Speed Operation in Low Voltage
- A/D Converter

DESCRIPTION

The S1C63358 is a microcomputer which has a high-performance 4-bit CPU S1C63000 as the core CPU, ROM (8,192 words × 13 bits), RAM (512 words × 4 bits), serial interface, watchdog timer, programmable timer, time base counter (1 system), SVD circuit, a segment type LCD driver that can drive a maximum 32 segments × 4 commons, a 4-channel A/D converter and a special input port that can implement key position discrimination function using with the A/D converter. The S1C63358 features low voltage/high speed (4 MHz Max.) operation and low current consumption while the LCD is ON (current consumption in HALT: 2.5 μ A), this makes it suitable for battery driven portable equipment such as a head phone stereo.

FEATURES


- OSC1 oscillation circuit 32.768 kHz (Typ.) Crystal oscillation circuit or CR oscillation circuit (*1)
- OSC3 oscillation circuit 1.8 MHz (Typ.) CR or 4 MHz (Max.) Ceramic oscillation circuit (*1)
Operatable in 2.3 V
- Instruction set Basic instruction: 46 types (411 instructions with all)
Addressing mode: 8 types
- Instruction execution time During operation at 32.768 kHz: Min. 61 μ sec
During operation at 4 MHz: Min. 0.5 μ sec
- ROM capacity Code ROM: 8,192 words × 13 bits
- RAM capacity Data memory: 512 words × 4 bits
Display memory: 32 words × 4 bits
- Input port 9 bits 8 bits (Pull-up resistors may be supplemented *1)
1 bit (Input interrupt for key position sensing by A/D)
- Output port 12 bits (It is possible to switch the 2 bits to special output *2)
- I/O port 20 bits (It is possible to switch the 4 bits to serial input/output *2)
(It is possible to switch the 4 bits to A/D input *2)
- Serial interface 1 port (8-bit clock synchronous system)
- LCD driver 32 segments × 4, 3 or 2 commons (*2) 1/3 or 1/2 bias drive (*1)
- Time base counter 1 system (Clock timer)
- Programmable timer Built-in, 2 channels × 8 bits, with event counter function
or 1 channel × 16 bits (*2)
- Watchdog timer Built-in
- A/D converter 8-bit resolution
Maximum error:
±3 LSB, A/D clock: OSC1, OSC3, 2.7 V to 3.6 V
±3 LSB, A/D clock: OSC1, OSC3 ≤ 2.5 MHz, 2.3 V to 2.7 V
±5 LSB, A/D clock: OSC1, 1.6 V to 2.3 V
±5 LSB, A/D clock: OSC1, 0.9 V to 1.6 V
- Buzzer output Buzzer frequency: 2 kHz or 4 kHz (*2), 2 Hz interval (*2)
- Supply voltage detection (SVD) circuit ... 16 values, programmable (1.05 V to 2.60 V)

S1C63358


- External interrupt Input port interrupt: 2 systems
Key sensing interrupt: 1 system
- Internal interrupt Clock timer interrupt: 4 systems
Programmable timer interrupt: 2 systems
Serial interface interrupt: 1 system
A/D converter: 1 system
- Power supply voltage 0.9 V to 3.6 V (One battery or two batteries)
- Operating temperature range -20°C to 70°C
- Current consumption (Typ.) Single clock:
During HALT (32 kHz) 1.5 V (LCD power OFF) 2 μ A
1.5 V (LCD power ON) 2.5 μ A
During operation (32 kHz) 1.5 V (LCD power ON) 6 μ A
Twin clock:
During operation (4 MHz) 3.0 V (LCD power ON) 900 μ A
- Package QFP15-100pin (plastic)

*1: Can be selected with mask option *2: Can be selected with software

■ BLOCK DIAGRAM



PIN CONFIGURATION



No.	Name	No.	Name	No.	Name	No.	Name
1	SEG7	26	N.C.	51	N.C.	76	R13
2	SEG8	27	N.C.	52	P43	77	R12
3	SEG9	28	COM0	53	P42	78	R11
4	SEG10	29	COM1	54	P41	79	R10
5	SEG11	30	COM2	55	P40	80	R03
6	SEG12	31	COM3	56	P33	81	R02
7	SEG13	32	CB	57	P32	82	R01
8	SEG14	33	CA	58	P31	83	R00
9	SEG15	34	Vc3	59	P30	84	BZ
10	SEG16	35	Vc2	60	P23	85	K00
11	SEG17	36	Vc1	61	P22	86	K01
12	SEG18	37	Vss	62	P21	87	K02
13	SEG19	38	OSC1	63	P20	88	K03
14	SEG20	39	OSC2	64	P13	89	K10
15	SEG21	40	Vd1	65	P12	90	K11
16	SEG22	41	OSC3	66	P11	91	K12
17	SEG23	42	OSC4	67	P10	92	K13
18	SEG24	43	VDD	68	P03	93	K20
19	SEG25	44	RESET	69	P02	94	SEG0
20	SEG26	45	TEST	70	P01	95	SEG1
21	SEG27	46	AVREF	71	P00	96	SEG2
22	SEG28	47	AVDD	72	R23	97	SEG3
23	SEG29	48	AVss	73	R22	98	SEG4
24	SEG30	49	N.C.	74	R21	99	SEG5
25	SEG31	50	N.C.	75	R20	100	SEG6

N.C. : No Connection

PIN DESCRIPTION

Pin name	Pin No.	In/Out	Function
VDD	43	–	Power (+) supply pin
Vss	37	–	Power (–) supply pin
Vd1	40	–	Oscillation/internal logic system regulated voltage output pin
Vc1–Vc3	36–34	–	LCD system power supply pin 1/3 or 1/2 bias (selected by mask option)
CA, CB	33, 32	–	LCD system boosting/reducing capacitor connecting pin
OSC1	38	I	Crystal or CR oscillation input pin (selected by mask option)
OSC2	39	O	Crystal or CR oscillation output pin (selected by mask option)
OSC3	41	I	Ceramic or CR oscillation input pin (selected by mask option)
OSC4	42	O	Ceramic or CR oscillation output pin (selected by mask option)
K00–K03	85–88	I	Input port
K10–K13	89–92	I	Input port
K20	93	I	Input port with control
P00–P03	71–68	I/O	I/O port
P10–P13	67–64	I/O	I/O port (switching to serial I/F input/output is possible by software)
P20–P23	63–60	I/O	I/O port
P30–P33	59–56	I/O	I/O port
P40–P43	55–52	I/O	I/O port (can be used as A/D input)
R00	83	O	Output port
R01	82	O	Output port
R02	81	O	Output port (switching to TOUT output is possible by software)
R03	80	O	Output port (switching to FOUT output is possible by software)
R10–R13	79–76	O	Output port
R20–R23	75–72	O	Output port
COM0–COM3	28–31	O	LCD common output pin (1/4, 1/3, 1/2 duty can be selected by software)
SEG0–SEG31	94–100, 1–25	O	LCD segment output pin
AVDD	47	–	Power (+) supply pin for A/D converter
AVss	48	–	Power (–) supply pin for A/D converter
AVREF	46	–	Reference voltage for A/D converter
BZ	84	O	Buzzer output pin
RESET	44	I	Initial reset input pin
TEST	45	I	Testing input pin

■ OPTION LIST

- 1 OSC1 SYSTEM CLOCK
 - ☐ 1. Crystal (32.768 KHz)
 - ☐ 2. CR (50 KHz)
- 2 OSC3 SYSTEM CLOCK
 - ☐ 1. Use <Ceramic (2 MHz)>
 - ☐ 2. Use <CR (2 MHz)>
- 3 MULTIPLE KEY ENTRY RESET COMBINATION
 - ☐ 1. Not Use
 - ☐ 2. Use <K00, K01, K02, K03>
 - ☐ 3. Use <K00, K01, K02>
 - ☐ 4. Use <K00, K01>
- 4 MULTIPLE KEY ENTRY RESET TIME AUTHORIZE
 - ☐ 1. Not Use
 - ☐ 2. Use
- 5 INPUT PORT PULL UP RESISTOR

• K00	☐ 1. With Resistor	☐ 2. Gate Direct
• K01	☐ 1. With Resistor	☐ 2. Gate Direct
• K02	☐ 1. With Resistor	☐ 2. Gate Direct
• K03	☐ 1. With Resistor	☐ 2. Gate Direct
• K10	☐ 1. With Resistor	☐ 2. Gate Direct
• K11	☐ 1. With Resistor	☐ 2. Gate Direct
• K12	☐ 1. With Resistor	☐ 2. Gate Direct
• K13	☐ 1. With Resistor	☐ 2. Gate Direct
• K20	☐ 1. With Resistor	☐ 2. Gate Direct
- 6 OUTPUT PORT OUTPUT SPECIFICATION

• R1x	☐ 1. Complementary	☐ 2. Nch-OpenDrain
• R2x	☐ 1. Complementary	☐ 2. Nch-OpenDrain
- 7 I/O PORT OUTPUT SPECIFICATION

• P1x	☐ 1. Complementary	☐ 2. Nch-OpenDrain
• P20	☐ 1. Complementary	☐ 2. Nch-OpenDrain
• P21	☐ 1. Complementary	☐ 2. Nch-OpenDrain
• P22	☐ 1. Complementary	☐ 2. Nch-OpenDrain
• P23	☐ 1. Complementary	☐ 2. Nch-OpenDrain
• P30	☐ 1. Complementary	☐ 2. Nch-OpenDrain
• P31	☐ 1. Complementary	☐ 2. Nch-OpenDrain
• P32	☐ 1. Complementary	☐ 2. Nch-OpenDrain
• P33	☐ 1. Complementary	☐ 2. Nch-OpenDrain
• P40	☐ 1. Complementary	☐ 2. Nch-OpenDrain
• P41	☐ 1. Complementary	☐ 2. Nch-OpenDrain
• P42	☐ 1. Complementary	☐ 2. Nch-OpenDrain
• P43	☐ 1. Complementary	☐ 2. Nch-OpenDrain
- 8 I/O PORT PULL UP RESISTOR

• P1x	☐ 1. With Resistor	☐ 2. Gate Direct
• P20	☐ 1. With Resistor	☐ 2. Gate Direct
• P21	☐ 1. With Resistor	☐ 2. Gate Direct
• P22	☐ 1. With Resistor	☐ 2. Gate Direct
• P23	☐ 1. With Resistor	☐ 2. Gate Direct

- P30 ☐ 1. With Resistor ☐ 2. Gate Direct
- P31 ☐ 1. With Resistor ☐ 2. Gate Direct
- P32 ☐ 1. With Resistor ☐ 2. Gate Direct
- P33 ☐ 1. With Resistor ☐ 2. Gate Direct
- P40 ☐ 1. With Resistor ☐ 2. Gate Direct
- P41 ☐ 1. With Resistor ☐ 2. Gate Direct
- P42 ☐ 1. With Resistor ☐ 2. Gate Direct
- P43 ☐ 1. With Resistor ☐ 2. Gate Direct

9 LCD DRIVING POWER

- ☐ 1. Internal Power Voltage 3 V (3.0 V)
- ☐ 2. External Power Voltage 3 V $V_{DD}=V_{C1}$ (4.5 V)
- ☐ 3. External Power Voltage 3 V $V_{DD}=V_{C2}$ (4.5 V)
- ☐ 4. External Power Voltage 3 V $V_{DD}=V_{C3}$ (3.0 V)
- ☐ 5. External Power Voltage 2 V $V_{DD}=V_{C1}=V_{C2}$ (3.0 V)
- ☐ 6. External Power Voltage 2 V $V_{DD}=V_{C3}, V_{C1}=V_{C2}$ (3.0 V)

10 SERIAL PORT INTERFACE POLARITY

- ☐ 1. Positive
- ☐ 2. Negative

11 SOUND GENERATOR POLARITY FOR OUTPUT

- ☐ 1. Positive
- ☐ 2. Negative

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

(V_{SS}=0V)

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.5 to 7.0	V
Input voltage (1)	V _I	-0.5 to V _{DD} + 0.3	V
Input voltage (2)	V _{OSC}	-0.5 to V _{D1} + 0.3	V
Permissible total output current *1	ΣI _{VDD}	10	mA
Operating temperature	T _{opr}	-20 to 70	°C
Storage temperature	T _{stg}	-65 to 150	°C
Soldering temperature / time	T _{sol}	260°C, 10sec (lead section)	—
Permissible dissipation *2	P _d	250	mW

*1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is draw in).

*2: In case of plastic package (QFP15-100pin).

Recommended Operating Conditions

(T_a=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	V _{DD}	V _{SS} =0V				
		Booster mode (OSC3 OFF)	0.9	1.1	1.4	V
		Normal mode (OSC3 OFF)	1.4	3.0	3.6	V
		Normal mode (OSC3 ON)	2.3	3.0	3.6	V
	AV _{DD}	OSC1 CR oscillation	2.3	3.0	3.6	V
	AV _{REF}	AV _{SS} =0V	0.9	3.0	3.6	V
Oscillation frequency	f _{OSC1}	Crystal oscillation	—	32.768	—	kHz
		CR oscillation	40	60	80	kHz
	f _{OSC3}	CR oscillation		1800		kHz
		Ceramic oscillation			4100	kHz

S1C63358

● DC Characteristics

(Unless otherwise specified: V_{DD}=1.5V, V_{SS}=0V, f_{osc1}=32.768kHz, Ta=25°C, V_{D1}/V_{C1}/V_{C2}/V_{C3} are internal voltage, C₁–C₅=0.2μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V _{IH1}	K00–03, K10–13, K20, P00–03 P10–13, P20–23, P30–33, P40–43	0.8·V _{DD}		V _{DD}	V
High level input voltage (2)	V _{IH2}	RESET, TEST	0.9·V _{DD}		V _{DD}	V
Low level input voltage (1)	V _{IL1}	K00–03, K10–13, K20, P00–03 P10–13, P20–23, P30–33, P40–43	0		0.2·V _{DD}	V
Low level input voltage (2)	V _{IL2}	RESET, TEST	0		0.1·V _{DD}	V
High level input current	I _{IH}	V _{IH} =1.5V K00–03, K10–13, K20, P00–03 P10–13, P20–23, P30–33, P40–43 RESET, TEST	0		0.5	μA
Low level input current (1)	I _{IL1}	V _{IL1} =V _{SS} No Pull-up K00–03, K10–13, K20, P00–03 P10–13, P20–23, P30–33, P40–43 RESET, TEST	-0.5		0	μA
Low level input current (2)	I _{IL2}	V _{IL2} =V _{SS} With Pull-up K00–03, K10–13, K20, P00–03 P10–13, P20–23, P30–33, P40–43 RESET, TEST	-6	-3.5	-2.5	μA
High level output current (1)	I _{OH1}	V _{OH1} =0.9·V _{DD} R00–03, R10–13, R20–23, P00–03 P10–13, P20–23, P30–33, P40–43			-0.3	mA
High level output current (2)	I _{OH2}	V _{OH2} =0.9·V _{DD} BZ			-0.3	mA
Low level output current (1)	I _{OL1}	V _{OL1} =0.1·V _{DD} R00–03, R10–13, R20–23, P00–03 P10–13, P20–23, P30–33, P40–43	0.5			mA
Low level output current (2)	I _{OL2}	V _{OL2} =0.1·V _{DD} BZ	0.5			mA
Common output current	I _{OH3}	V _{OH3} =V _{C5} -0.05V COM0–3			-10	μA
	I _{OL3}	V _{OL3} =V _{SS} +0.05V	10			μA
Segment output current (during LCD output)	I _{OH4}	V _{OH4} =V _{C5} -0.05V SEG0–31			-10	μA
	I _{OL4}	V _{OL4} =V _{SS} +0.05V	10			μA
Segment output current (during DC output)	I _{OH5}	V _{OH5} =0.9·V _{DD} SEG0–31			-50	μA
	I _{OL5}	V _{OL5} =0.1·V _{DD}	50			μA

(Unless otherwise specified: V_{DD}=3.0V, V_{SS}=0V, f_{osc1}=32.768kHz, Ta=25°C, V_{D1}/V_{C1}/V_{C2}/V_{C3} are internal voltage, C₁–C₅=0.2μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V _{IH1}	K00–03, K10–13, K20, P00–03 P10–13, P20–23, P30–33, P40–43	0.8·V _{DD}		V _{DD}	V
High level input voltage (2)	V _{IH2}	RESET, TEST	0.9·V _{DD}		V _{DD}	V
Low level input voltage (1)	V _{IL1}	K00–03, K10–13, K20, P00–03 P10–13, P20–23, P30–33, P40–43	0		0.2·V _{DD}	V
Low level input voltage (2)	V _{IL2}	RESET, TEST	0		0.1·V _{DD}	V
High level input current	I _{IH}	V _{IH} =3.0V K00–03, K10–13, K20, P00–03 P10–13, P20–23, P30–33, P40–43 RESET, TEST	0		0.5	μA
Low level input current (1)	I _{IL1}	V _{IL1} =V _{SS} No Pull-up K00–03, K10–13, K20, P00–03 P10–13, P20–23, P30–33, P40–43 RESET, TEST	-0.5		0	μA
Low level input current (2)	I _{IL2}	V _{IL2} =V _{SS} With Pull-up K00–03, K10–13, K20, P00–03 P10–13, P20–23, P30–33, P40–43 RESET, TEST	-12	-7	-5	μA
High level output current (1)	I _{OH1}	V _{OH1} =0.9·V _{DD} R00–03, R10–13, R20–23, P00–03 P10–13, P20–23, P30–33, P40–43			-1.5	mA
High level output current (2)	I _{OH2}	V _{OH2} =0.9·V _{DD} BZ			-1.5	mA
Low level output current (1)	I _{OL1}	V _{OL1} =0.1·V _{DD} R00–03, R10–13, R20–23, P00–03 P10–13, P20–23, P30–33, P40–43	3			mA
Low level output current (2)	I _{OL2}	V _{OL2} =0.1·V _{DD} BZ	3			mA
Common output current	I _{OH3}	V _{OH3} =V _{C5} -0.05V COM0–3			-10	μA
	I _{OL3}	V _{OL3} =V _{SS} +0.05V	10			μA
Segment output current (during LCD output)	I _{OH4}	V _{OH4} =V _{C5} -0.05V SEG0–31			-10	μA
	I _{OL4}	V _{OL4} =V _{SS} +0.05V	10			μA
Segment output current (during DC output)	I _{OH5}	V _{OH5} =0.9·V _{DD} SEG0–31			-220	μA
	I _{OL5}	V _{OL5} =0.1·V _{DD}	220			μA

● Analog Circuit Characteristics and Current Consumption

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $f_{osc1}=32.768kHz$, $C_G=25pF$, $T_a=25^{\circ}C$, $V_{D1}/V_{C1}/V_{C2}/V_{C3}$ are internal voltage, $C_1-C_5=0.2\mu F$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	
LCD drive voltage	Vc1	Connect 1 MΩ load resistor between Vss and Vc1 (without panel load)	0.95	1.05	1.15	V	
	Vc2	Connect 1 MΩ load resistor between Vss and Vc2 (without panel load)	2·Vc1 ×0.9		2·Vc1 +0.1	V	
	Vc3	Connect 1 MΩ load resistor between Vss and Vc3 (without panel load)	3·Vc1 ×0.9		3·Vc1 +0.1	V	
SVD voltage	VSVD	SVDS0-3="0"	0.95	1.05	1.15	V	
		SVDS0-3="1"	1.02	1.10	1.18		
		SVDS0-3="2"	1.07	1.15	1.23		
		SVDS0-3="3"	1.12	1.20	1.28		
		SVDS0-3="4"	1.16	1.25	1.34		
		SVDS0-3="5"	1.21	1.30	1.39		
		SVDS0-3="6"	1.30	1.40	1.50		
		SVDS0-3="7"	1.49	1.60	1.71		
		SVDS0-3="8"	1.81	1.95	2.09		
		SVDS0-3="9"	1.86	2.00	2.14		
		SVDS0-3="10"	1.91	2.05	2.19		
		SVDS0-3="11"	1.95	2.10	2.25		
		SVDS0-3="12"	2.05	2.20	2.35		
		SVDS0-3="13"	2.14	2.30	2.46		
		SVDS0-3="14"	2.33	2.50	2.68		
SVDS0-3="15"	2.42	2.60	2.78				
SVD circuit response time	t _{SVD}				100	μS	
Current consumption	I _{OP}	During HALT Normal mode LCD power OFF	32.768kHz	2	3	μA	
		During HALT Normal mode *1 LCD power ON	32.768kHz	2.5	5		
		During HALT Booster mode (V _{DD} =1.2V) *1 LCD power ON	32.768kHz	2.5	5	μA	
		During execution Normal mode *1 LCD power ON	32.768kHz (Crystal oscillation) 60kHz (CR oscillation) 1.8MHz (CR oscillation) 4MHz (Ceramic oscillation)	6 30 700 900	10 60 1000 1200		
		During execution Booster mode (V _{DD} =1.2V) *1 LCD power ON	32.768kHz (Crystal oscillation)	10	15	μA	

*1: Without panel load. The SVD circuit and the A/D converter are OFF. AV_{REF} is open.

● A/D Converter Characteristics

(Unless otherwise specified: $AV_{DD}=V_{DD}=0.9$ to $3.6V$, $AV_{SS}=V_{SS}=0V$, $T_a=-25$ to $75^{\circ}C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Resolution			8	8	8	bit
Error		$2.7V \leq V_{DD} \leq 3.6V$ $F_{conv}=OSC3/2$ or $OSC1$	-3		3	LSB
		$2.2V \leq V_{DD} \leq 2.7V$ $F_{conv}=OSC3/2 \leq 2.5MHz$ or $OSC1$	-3		3	LSB
		$1.6V \leq V_{DD} \leq 2.2V$ $F_{conv}=OSC1$ (only)	-5		5	LSB
		$0.9V \leq V_{DD} \leq 1.6V$ $F_{conv}=OSC1$ (only), $VADSEL=1$	-5		5	LSB
Conversion time	t_{conv}	$F_{conv}=OSC3/2=2MHz$			10.5	μS
		$F_{conv}=OSC1=32kHz$			641	μS
Input voltage			AV_{SS}		AV_{REF}	V
Reference voltage	AV_{REF}		0.9		AV_{DD}	V
AV_{REF} resistance			15	20		k Ω

● Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

OSC1 Crystal Oscillation Circuit

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $f_{osc1}=32.768kHz$, $C_G=25pF$, $C_D=$ built-in, $T_a=25^{\circ}C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	V_{sta}	$t_{sta} \leq 3sec$ (V_{DD})	1.1			V
Oscillation stop voltage	V_{stp}	$t_{stp} \leq 10sec$ (V_{DD})	1.1			V
		Normal mode	0.9			V
		Booster mode				V
Built-in capacitance (drain)	C_D	Including the parasitic capacitance inside the IC (in chip)		14		pF
Frequency/voltage deviation	$\partial f/\partial V$	$V_{DD}=0.9$ to $3.6V$			10	ppm
		with VDC switching			5	ppm
		without VDC switching			10	ppm
Frequency/IC deviation	$\partial f/\partial IC$		-10			ppm
Frequency adjustment range	$\partial f/\partial C_G$	$C_G=5$ to $25pF$	25	30		ppm
Harmonic oscillation start voltage	V_{hho}	$C_G=5pF$ (V_{DD})	3.6			V
Permitted leak resistance	R_{leak}	Between OSC1 and V_{DD} , V_{SS}	200			$M\Omega$

OSC1 CR Oscillation Circuit

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $R_{CR1}=600k\Omega$, $T_a=25^{\circ}C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	f_{osc1}		-30	60kHz	30	%
Oscillation start voltage	V_{sta}	Normal mode (V_{DD})	2.3			V
Oscillation start time	t_{sta}	$V_{DD}=2.3$ to $3.6V$			3	mS
Oscillation stop voltage	V_{stp}	Normal mode (V_{DD})	2.3			V

OSC3 Ceramic Oscillation Circuit

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, Ceramic oscillator: 4MHz, $C_{GC}=C_{DC}=100pF$, $T_a=25^{\circ}C$)


Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	V_{sta}	Normal mode (V_{DD})	2.3			V
Oscillation start time	t_{sta}	$V_{DD}=2.3$ to $3.6V$			5	mS
Oscillation stop voltage	V_{stp}	Normal mode (V_{DD})	2.3			V

OSC3 CR Oscillation Circuit


(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $R_{CR2}=47k\Omega$, $T_a=25^{\circ}C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	f_{osc3}		-30	1.8MHz	30	%
Oscillation start voltage	V_{sta}	Normal mode (V_{DD})	2.3			V
Oscillation start time	t_{sta}	$V_{DD}=2.3$ to $3.6V$			3	mS
Oscillation stop voltage	V_{stp}	Normal mode (V_{DD})	2.3			V

• OSC1 CR oscillation frequency-resistance characteristic



• OSC3 CR oscillation frequency-resistance characteristic



● Serial Interface AC Characteristics

Clock Synchronous Master Mode

• During 32 kHz operation

(Condition: $V_{DD}=3.0V$, $V_{SS}=0V$, $T_a=25^{\circ}C$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t_{smd}			5	μS
Receiving data input set-up time	t_{sms}	10			μS
Receiving data input hold time	t_{smh}	5			μS

• During 1 MHz operation

(Condition: $V_{DD}=3.0V$, $V_{SS}=0V$, $T_a=25^{\circ}C$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t_{smd}			200	nS
Receiving data input set-up time	t_{sms}	400			nS
Receiving data input hold time	t_{smh}	200			nS

Clock Synchronous Slave Mode

• During 32 kHz operation

(Condition: $V_{DD}=3.0V$, $V_{SS}=0V$, $T_a=25^{\circ}C$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$)


Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t_{ssd}			10	μS
Receiving data input set-up time	t_{sss}	10			μS
Receiving data input hold time	t_{ssh}	5			μS

• During 1 MHz operation


(Condition: $V_{DD}=3.0V$, $V_{SS}=0V$, $T_a=25^{\circ}C$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t_{ssd}			500	nS
Receiving data input set-up time	t_{sss}	400			nS
Receiving data input hold time	t_{ssh}	200			nS

<Master mode>




<Slave mode>




● Timing Chart

System clock switching




(Note) When the OSC1 oscillation circuit has been selected as the CR oscillation circuit, it is not necessary to set the VDC register. Whether the VDC register value is "1" or "0" does not matter.

Supply voltage Vc2 mode control during heavy load driving



(Note) VADSEL is used only when it is required.

■ BASIC EXTERNAL CONNECTION DIAGRAM




X'tal	Crystal oscillator	32.768 kHz, C _i (Max.) = 34 kΩ
CGX	Trimmer capacitor	5–25 pF
RCR1	Resistor for OSC1 CR oscillation	600 kΩ (60 kHz)
CR	Ceramic oscillator	4 MHz (3.0 V)
CGC	Gate capacitor	100 pF
Cdc	Drain capacitor	100 pF
RCR2	Resistor for OSC3 CR oscillation	47 kΩ (1.8 MHz)
C1–C5	Capacitor	0.2 μF
CP	Capacitor	3.3 μF
CRES	RESET terminal capacitor	0.1 μF

Note: The above table is simply an example, and is not guaranteed to work.

■ PAD LAYOUT

● Diagram of Pad Layout



● Pad Coordinates

Unit: mm

No.	Pad name	X	Y	No.	Pad name	X	Y	No.	Pad name	X	Y
1	P43	1.456	2.169	35	R00	-2.052	0.769	69	SEG23	0.523	2.169
2	P42	1.285	2.169	36	BZ	-2.052	0.625	70	SEG24	0.653	2.169
3	P41	1.155	2.169	37	K00	-2.052	0.492	71	SEG25	0.783	2.169
4	P40	1.025	2.169	38	K01	-2.052	0.362	72	SEG26	0.913	2.169
5	P33	0.893	2.169	39	K02	-2.052	0.232	73	SEG27	1.043	2.169
6	P32	0.763	2.169	40	K03	-2.052	0.102	74	SEG28	1.173	2.169
7	P31	0.633	2.169	41	K10	-2.052	-0.029	75	SEG29	1.303	2.169
8	P30	0.503	2.169	42	K11	-2.052	-0.159	76	SEG30	1.433	2.169
9	P23	0.373	2.169	43	K12	-2.052	-0.289	77	SEG31	1.563	2.169
10	P22	0.243	2.169	44	K13	-2.052	-0.419	78	N.C.	1.738	2.169
11	P21	0.113	2.169	45	K20	-2.052	-0.549	79	N.C.	1.898	2.169
12	P20	-0.017	2.169	46	SEG0	-2.052	-0.726	80	COM0	2.052	-1.161
13	P13	-0.147	2.169	47	SEG1	-2.052	-0.856	81	COM1	2.052	-1.031
14	P12	-0.277	2.169	48	SEG2	-2.052	-0.986	82	COM2	2.052	-0.901
15	P11	-0.407	2.169	49	SEG3	-2.052	-1.116	83	COM3	2.052	-0.771
16	P10	-0.537	2.169	50	SEG4	-2.052	-1.246	84	CB	2.052	-0.641
17	P03	-0.667	2.169	51	SEG5	-2.052	-1.376	85	CA	2.052	-0.511
18	P02	-0.797	2.169	52	SEG6	-2.052	-1.506	86	Vc3	2.052	-0.381
19	P01	-0.927	2.169	53	SEG7	-1.557	2.169	87	Vc2	2.052	-0.251
20	P00	-1.057	2.169	54	SEG8	-1.427	2.169	88	Vc1	2.052	-0.121
21	R23	-1.192	2.169	55	SEG9	-1.297	2.169	89	Vss	2.052	0.009
22	R22	-1.322	2.169	56	SEG10	-1.167	2.169	90	OSC1	2.052	0.142
23	R21	-1.452	2.169	57	SEG11	-1.037	2.169	91	OSC2	2.052	0.272
24	R20	-1.582	2.169	58	SEG12	-0.907	2.169	92	Vd1	2.052	0.402
25	N.C.	-1.716	2.169	59	SEG13	-0.777	2.169	93	OSC3	2.052	0.532
26	N.C.	-1.876	2.169	60	SEG14	-0.647	2.169	94	OSC4	2.052	0.662
27	N.C.	-2.036	2.169	61	SEG15	-0.517	2.169	95	Vdd	2.052	0.897
28	R13	-2.052	1.679	62	SEG16	-0.387	2.169	96	RESET	2.052	1.027
29	R12	-2.052	1.549	63	SEG17	-0.257	2.169	97	TEST	2.052	1.157
30	R11	-2.052	1.419	64	SEG18	-0.127	2.169	98	AVREF	2.052	1.287
31	R10	-2.052	1.289	65	SEG19	0.003	2.169	99	AVdd	2.052	1.417
32	R03	-2.052	1.159	66	SEG20	0.133	2.169	100	AVss	2.052	1.547
33	R02	-2.052	1.029	67	SEG21	0.263	2.169				
34	R01	-2.052	0.899	68	SEG22	0.393	2.169				

N.C. : No Connection

Printed July, 2001 in Japan (L)