



CMOS 32-BIT SINGLE CHIP MICROCOMPUTER

S1C33T01 Technical Manual

S1C33T01 PRODUCT PART S1C33T01 FUNCTION PART





S1C33T01 Technical Manual

This manual describes the hardware specifications of the Seiko Epson original 32-bit microcomputers S1C33T01.

S1C33T01 PRODUCT PART

Describes the hardware specifications of the S1C33T01 except for details of the peripheral circuits.


S1C33T01 FUNCTION PART

Describes details of all the peripheral circuit blocks for the S1C33 Family microcomputers.

Refer to the "S1C33000 Core CPU Manual" for details of the S1C33000 32-bit RISC CPU.

New configuration of product number

Starting April 1, 2001, the product number has been changed as listed below. Please use the new product number when you place an order. For further information, please contact Epson sales representative.



S1C33T01 PRODUCT PART

Table of Contents

1 Outline	A-1
1.1 Features	A-1
1.2 Block Diagram	A-3
1.3 Pin Description	A-4
1.3.1 Pin Layout Diagram (plastic package)	
1.3.2 Pin Functions	A-6
2 Power Supply	A-13
2.1 Power Supply Pins	A-13
2.2 Operating Voltage (VDD)	A-13
2.3 Bus Power Supply (BVDDE)	A-13
2.4 Power Supply for I/O Interface (VDDE)	A-14
2.5 Power Supply for Analog Circuits (AVDDE)	A-14
3 Internal Memory	A-15
3.1 RAM	A-15
3.2 ROM and Boot Address	A-15
4 Peripheral Circuits	A-16
4.1 List of Peripheral Circuits	A-16
4.2 I/O Memory Map	A-17
5 Power-Down Control	A-74
6 Basic External Wiring Diagram	A-77
7 Precautions On Mounting	A-78
8 Electrical Characteristics	A-80
8.1 Absolute Maximum Rating	A-80
8.2 Recommended Operating Conditions	A-81
8.3 DC Characteristics	A-82
8.4 Current Consumption	A-84
8.5 A/D Converter Characteristics	A-85
8.6 AC Characteristics	A-87
8.6.1 Symbol Description	A-87
8.6.2 AC Characteristics Measurement Condition	
8.6.3 AC Characteristic Tables	
8.6.4 AC Characteristic Timing Charts	
8.7 Oscillation Characteristics	
8.8 PLL Characteristics	A-104
9 Package	
9.1 Plastic Package	A-105
10 Pad Layout	A-106
10.1 Pad Layout Diagram	A-106
10.2 Pad Coordinate	A-107

Appendix	Α	<reference> External Device Interface Timings</reference>	A-109
	A.1	DRAM (70ns)	A-110
		DRAM (60ns)	
	A.3	ROM and Burst ROM	A-117
	A.4	SRAM (55ns)	A-119
	A.5	SRAM (70ns)	A-121
	A.6	8255A	A-123
Appendix	В	Pin Characteristics	A-124

ii EPSON

S1C33T01 FUNCTION PART

Table of Contents

ı	OUTLINE	
I-1	INTRODUCTION	B-l-1-1
I-2	BLOCK DIAGRAM	B-I-2-1
I-3	LIST OF PINS	B-I-3-1
	List of External I/O Pins	B-I-3-1
II	CORE BLOCK	
II-1	I INTRODUCTION	B-II-1-1
II-2	2 CPU AND OPERATING MODE	B-II-2-1
	CPU	B-II-2-1
	Standby Mode	B-II-2-2
	HALT Mode	B-II-2-2
	SLEEP Mode	
	Notes on Standby Mode	B-II-2-3
	Test Mode	B-II-2-3
	Debug Mode	B-II-2-3
	Trap Table	B-II-2-4
II-3	BINITIAL RESET	B-II-3-1
	Pins for Initial Reset	B-II-3-1
	Cold Start and Hot Start	B-II-3-1
	Power-on Reset	B-II-3-2
	Reset Pulse	B-II-3-2
	Boot Address	
	Notes Related to Initial Reset	
II-4	4 BCU (BUS CONTROL UNIT)	B-II-4-1
	Pin Assignment for External System Interface	
	I/O Pin List	
	Combination of System Bus Control Signals	B-II-4-3
	Memory Area	B-II-4-4
	Memory Map	
	External Memory Map and Chip Enable	
	Using Internal Memory on External Memory Area	
	Exclusive Signals for AreasArea 10	
	Area 3	
	System Configuration in Emulation Mode	
	Setting External Bus Conditions	
	Setting Device Type and Size	
	Setting SRAM Timing Conditions	
	Setting Timing Conditions of Burst ROM	

	Bus Operation	B-II-4-14
	Data Arrangement in Memory	B-II-4-14
	Bus Operation of External Memory	B-II-4-14
	Bus Clock	B-II-4-18
	Bus Speed Mode	
	Bus Clock Output	
	Bus Cycles in External System Interface	
	SRAM Read Cycles	
	SRAM Write Cycles	
	Burst ROM Read Cycles	
	DRAM Direct Interface	
	Outline of DRAM Interface	
	DRAM Setting Conditions	
	DRAM Read/Write CyclesDRAM Refresh Cycles	
	Releasing External Bus	
	-	
	Power-down Control by External Device	
	I/O Memory of BCU	B-II-4-35
II-5 I	TC (Interrupt Controller)	B-II-5-1
	Outline of Interrupt Functions	B-II-5-1
	Maskable Interrupts	B-II-5-1
	Interrupt Factors and Intelligent DMA	
	Nonmaskable Interrupt (NMI)	
	Interrupt Processing by the CPU	
	Clearing Standby Mode by Interrupts	
	Trap Table	
	Control of Maskable Interrupts	
	Structure of the Interrupt Controller	
	Processor Status Register (PSR)	
	Interrupt Factor Flag and Interrupt Enable Register	
	Interrupt Priority Register and Interrupt Levels	
	IDMA Invocation	
	HSDMA Invocation	
	I/O Memory of Interrupt Controller	
	Programming Notes	B-II-5-25
II-6 (CLG (Clock Generator)	B-II-6-1
	Configuration of Clock Generator	B-II-6-1
	I/O Pins of Clock Generator	
	High-Speed (OSC3) Oscillation Circuit	
	PLL	
	Controlling Oscillation	
	Setting and Switching Over the CPU Operating Clock	
	Power-Control Register Protection Flag	
	· ·	
	Operation in Standby Mode	
	I/O Memory of Clock Generator	
	Programming Notes	B-II-6-9

G (Debug Unit)	B-II-7-1
ebug Circuit	B-II-7-1
O Pins of Debug Circuit	B-II-7-1
ERIPHERAL BLOCK	
RODUCTION	B-III-1-1
ESCALER	B-III-2-1
onfiguration of Prescaler	B-III-2-1
ource Clock	B-III-2-1
electing Division Ratio and Output Control for Prescaler	B-III-2-2
ource Clock Output to 8-Bit Programmable Timer	B-III-2-3
O Memory of Prescaler	B-III-2-3
rogramming Notes	B-III-2-9
SIT PROGRAMMABLE TIMERS	B-III-3-1
onfiguration of 8-Bit Programmable Timer	B-III-3-1
utput Pins of 8-Bit Programmable Timers	B-III-3-1
ses of 8-Bit Programmable Timers	B-III-3-2
ontrol and Operation of 8-Bit Programmable Timer	B-III-3-4
ontrol of Clock Output	B-III-3-7
-Bit Programmable Timer Interrupts and DMA	B-III-3-8
O Memory of 8-Bit Programmable Timers	B-III-3-10
rogramming Notes	B-III-3-18
BIT PROGRAMMABLE TIMERS	B-III-4-1
onfiguration of 16-Bit Programmable Timer	B-III-4-1
O Pins of 16-Bit Programmable Timers	B-III-4-2
ses of 16-Bit Programmable Timers	B-III-4-3
ontrol and Operation of 16-Bit Programmable Timer	B-III-4-4
ontrolling Clock Output	B-III-4-7
6-Bit Programmable Timer Interrupts and DMA	B-III-4-10
O Memory of 16-Bit Programmable Timers	B-III-4-13
rogramming Notes	B-III-4-34
ATCHDOG TIMER	B-III-5-1
onfiguration of Watchdog Timer	B-III-5-1
ontrol of Watchdog Timer	B-III-5-1
peration in Standby Modes	B-III-5-2
O Memory of Watchdog Timer	B-III-5-3
rogramming Notes	B-III-5-3
W-SPEED (OSC1) OSCILLATION CIRCUIT	B-III-6-1
onfiguration of Low-Speed (OSC1) Oscillation Circuit	B-III-6-1
O Pins of Low-Speed (OSC1) Oscillation Circuit	B-III-6-1
	control of Sebit Programmable Timers. Control of Clock Output. BIT Programmable Timers. Control of Oberation of 8-Bit Programmable Timer. Control of Clock Output. Bit Programmable Timers. Control of Clock Output. Bit Programmable Timers. Control of Clock Output. Bit Programmable Timer Interrupts and DMA. Condemory of 8-Bit Programmable Timers. Configuration of 16-Bit Programmable Timers. Control and Operation of 16-Bit Programmable Timers. Control and Operation of 16-Bit Programmable Timers. Control ond Operation of 16-Bit Programmable Timers. Configuration of Watchdog Timer. Configuration of Watchdog Timer. Configuration of Watchdog Timer. Configuration of Low-Speed (OSC1) Oscillation Circuit. Co Pins of Low-Speed (OSC1) Oscillation Circuit.

Oscillator Types	B-I	II-6-2
Controlling Oscillation	B-I	II-6-3
Switching Over the CPU Opera	ing ClockB-I	II-6-3
Power-Control Register Protect	on FlagB-I	II-6-3
_	B-I	
	DevicesB-I	
•	B-I	
•	B-I	
	B-II	
•	B-I	
Control and Operation of the C	ock TimerB-I	II-7-2
Interrupt Function	B-l	II-7-4
Examples of Use of Clock Time	rB-I	II-7-6
I/O Memory of Clock Timer	B-I	11-7-7
Programming Notes	B-III	-7-12
III.8 SEDIAL INTEDEACE	B-II	L_Q_1
•	sB-I cesB-I	
	B-I	
	B-I	
	B-I	
<u> </u>	nized InterfaceB-I	
	zed InterfaceB-I	
	Clock-Synchronized TransferB-I	
Asynchronous Interface	B-III	-8-12
Outline of Asynchronou	InterfaceB-III	-8-12
	terfaceB-III	
Control and Operation of	Asynchronous TransferB-III	-8-17
	B-III	
	B-III	
	B-III	
•	IrDA InterfaceB-III	
·	MAB-III	
<u>*</u>	B-III	
Programming Notes	B-III	-8-40
III-9 SINGLE MASTER I ² C-BUS	B-II	I-9-1
Configuration of Single-Master	² C-BUSB-I	II-9-1
	aster I ² C-BUSB-I	
Single-Master I ² C-BUS Input a	d Output PinsB-I	II-9-2
·	B-I	
*	B-I	
•	s and DMAB-I	
•	oryB-III	
•	B-III	
Noise Filter Overview		-9-25 -9-25

III-10 INPUT/OUTPUT PORTS	B-III-10-1
Input Ports (K Ports)	B-III-10-1
Structure of Input Port	
Input-Port Pins	
Notes on Use	
I/O Memory of Input Ports	
I/O Ports (P Ports)	
Structure of I/O PortI/O Port Pins	
I/O Control Register and I/O Modes	
I/O Memory of I/O Ports	
Input Interrupt	
Port Input Interrupt	
Key Input Interrupt	
Control Registers of the Interrupt Controller	
I/O Memory for Input Interrupts	B-III-10-19
Programming Notes	B-III-10-27
IV ANALOG BLOCK	
IV-1 INTRODUCTION	B-IV-1-1
IV-2 A/D CONVERTER	B-IV-2-1
Features and Structure of A/D Converter	B-IV-2-1
I/O Pins of A/D Converter	B-IV-2-2
Setting A/D Converter	B-IV-2-3
Control and Operation of A/D Conversion	
A/D Converter Interrupt and DMA	
I/O Memory of A/D Converter	
Programming Notes	
V DMA BLOCK V-1 INTRODUCTION	B-V-1-1
V-2 HSDMA (HIGH-SPEED DMA)	B-V-2-1
Functional Outline of HSDMA	
I/O Pins of HSDMA	
Programming Control Information	
Setting the Registers in Dual-Address Mode	
Setting the Registers in Single-Address Mode	
Enabling/Disabling DMA Transfer	B-V-2-7
Trigger Factor	
Operation of HSDMA	
Operation in Dual-Address Mode	
Operation in Single-Address Mode	
Timing Chart	B-V-2-13
Interrupt Function of HSDMA	B-V-2-15

I/O Memory of HSDMA	B-V-2-17
Programming Notes	
V-3 IDMA (Intelligent DMA)	B-V-3-1
Functional Outline of IDMA	B-V-3-1
Programming Control Information	B-V-3-1
IDMA Invocation	B-V-3-5
Operation of IDMA	B-V-3-8
Linking	B-V-3-12
Interrupt Function of Intelligent DMA	B-V-3-13
I/O Memory of Intelligent DMA	B-V-3-14
Programming Notes	B-V-3-17

Appendix I/O MAP

viii EPSON

S1C33T01 PRODUCT PART

1 Outline

The S1C33T01 is a Seiko Epson original 32-bit microcomputer that features high speed, low power and low-voltage operation. It is designed for portable equipment that needs advanced data processing.

The S1C33T01 consists of the S1C33000 32-bit RISC type CPU as the core, a bus control unit, a DMA controller, an interrupt controller, timers, serial interface circuits, single-master I²C-bus core, an A/D converter, and RAM. It also includes a high-speed oscillation circuit, PLL and low-speed oscillation circuit allowing high-speed operation and low-power operation and a clock timer that provides excellent clock functions.

The S1C33T01 also provides a DSP function, by using the internal MAC (multiplication and accumulation) operation function with the A/D converter, it makes it possible to design simply speech recognition and voice synthesis systems.

1.1 Features

Core CPU

Seiko Epson original 32-bit RISC CPU S1C33000 built-in

- Basic instruction set: 105 instructions (16-bit fixed size)
- Sixteen 32-bit general-purpose register
- 32-bit ALU and 8-bit shifter
- Multiplication/division instructions and MAC (multiplication and accumulation) instruction are available
- 16.7 ns of minimum instruction execution time at 60 MHz operation

Internal memory

RAM: 8K bytes

Internal peripheral circuits

Oscillation circuit: High-speed (OSC3) oscillation circuit 33 MHz max.

Crystal/ceramic oscillator or external clock input

Low-speed (OSC1) oscillation circuit 32.768 kHz typ.

Crystal oscillator or external clock input

Timers: 8-bit timer 6 channels

16-bit timer 10 channels

Watchdog timer (16-bit timer 0's function)
Clock timer 1 channel (with alarm function)

Serial interface: 4 channels (clock-synchronous system, asynchronous system and IrDA interface

are selectable)

A/D converter: $10 \text{ bits} \times 8 \text{ channels}$

DMA controller: High-speed DMA 4 channels

Intelligent DMA 128 channels

Interrupt controller: Possible to invoke DMA

Input interrupt 18 types (programmable) DMA controller interrupt 5 types 16-bit programmable timer interrupt 20 types 8-bit programmable timer interrupt 6 types Serial interface interrupt 12 types Single-master I²C-bus core 6 types A/D converter interrupt 1 type Clock timer interrupt 1 type

General-purpose input Shared with the I/O pins for internal peripheral circuits

and output ports: Input port 13 bits
I/O port 69 bits

External bus interface

BCU (bus control unit) built-in

- 24-bit address bus (internal 28-bit processing)
- · 16-bit data bus

Data size is selectable from 8 bits and 16 bits in each area.

- Little-endian memory access; big-endian may be set in each area.
- Memory mapped I/O
- Chip enable and wait control circuits built-in
- DRAM direct interface function built-in

Supports fast page mode and EDO page mode.

Supports self-refresh and CAS-before RAS refresh.

• Supports burst ROM.

Operating conditions and power consumption

Operating voltage: Core (VDD) 2.7 V to 3.6 V

I/O (VDDE) 2.7 V to 5.5 V

Operating clock frequency: Max. 60 MHz (when core voltage = I/O voltage = 3.3 V ±0.3 V)

Operating temperature: -40 to 85°C

Power consumption: During SLEEP T.B.D µW typ.

During HALT T.B.D mW typ. (3.3 V, 50 MHz)
During execution T.B.D mW typ. (3.3 V, 50 MHz)

Note: The values of power consumption during execution were measured when a test

program that consisted of 55% load instructions, 23% arithmetic operation instructions, 1% mac instruction, 12% branch instructions and 9% ext instruction

was being continuously executed.

Supply form

QFP18-176 plastic package

1.2 Block Diagram





Figure 1.2.1 S1C33T01 Block Diagram

1.3 Pin Description

1.3.1 Pin Layout Diagram (plastic package)

QFP18-176 pin



No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name
1	#X2SPD	31	VDD	61	#CE10EX	91	A18
2	EA10MD1	32	OSC2	62	BCLK	92	A19
3	EA10MD0	33	OSC1	63	Vss	93	A20
4	EA3MD	34	Vss	64	#HCAS	94	A21
5	P47/#SRDY3	35	ICEMD	65	#LCAS	95	A22
6	P46/#SCLK3	36	K67/AD7	66	#WRH/#BSH	96	A23
7	P45/SOUT3	37	K66/AD6	67	#WRL/#WR/#WE	97	BVDDE
8	P44/SIN3	38	K65/AD5	68	VDD	98	D15
9	Vss	39	K64/AD4	69	#EMEMRD	99	D14
10	P43/#SRDY2	40	K63/AD3	70	#RD	100	D13
11	P42/#SCLK2	41	K62/AD2	71	A0/#BSL	101	D12
12	P41/SOUT2	42	K61/AD1	72	A1	102	D11
13	P40/SIN2	43	K60/AD0	73	Vss	103	D10
14	P07/#SRDY1/#DMAEND3	44	AVDDE	74	A2	104	Vss
15	P06/#SCLK1/#DMAACK3	45	P35/#BUSACK	75	A3	105	D9
16	P05/SOUT1/#DMAEND2	46	P34/#BUSREQ/#CE6	76	A4	106	D8
17	P04/SIN1/#DMAACK2	47	P31/#BUSGET/#GARD	77	A5	107	D7
18	VDDE	48	P30/#WAIT/#CE4&5	78	BVDDE	108	D6
19	P03/#SRDY0	49	P21/#DWE/#GAAS	79	A6	109	D5
20	P02/#SCLK0	50	P20/#DRD	80	A7	110	V _{DD}
21	P01/SOUT0	51	#CE9/#CE17	81	A8	111	D4
22	P00/SIN0	52	#CE8/#RAS1/#CE14/ #RAS3	82	A9	112	D3
23	P33/#DMAACK1	53	Vss	83	A10	113	D2
24	P32/#DMAACK0	54	#CE7/#RAS0/#CE13/ #RAS2	84	A11	114	D1
25	Vss	55	#CE6	85	A12	115	D0
26	K54/#DMAREQ3	56	#CE5/#CE15	86	A13	116	BVDDE
27	K53/#DMAREQ2	57	#CE4/#CE11	87	A14	117	P87/TM9
28	K52/#ADTRG	58	BVDDE	88	A15	118	P86/TM8
29	K51/#DMAREQ1	59	#CE3	89	A16	119	P85/TM7
30	K50/#DMAREQ0	60	#CE10IN	90	A17	120	VDDE

Figure 1.3.1 Pin Layout Diagram (QFP18-176pin)

No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name
121	P84/TM6	135	#NMI	149	P60	163	P15/EXCL4/#DMAEND0
122	P83/EXCL9	136	PLLS1	150	P57	164	Vss
123	P82/EXCL8	137	PLLS0	151	P56	165	P14/FOSC1/DCLK
124	Vss	138	#RESET	152	P55	166	P13/EXCL3/T8UF3/DST3
125	P81/EXCL7	139	PLLC	153	P54	167	P12/EXCL2/T8UF2/DST2
126	P80/EXCL6	140	Vss	154	Vss	168	P11/EXCL1/T8UF1/DST1
127	P77	141	P67	155	OSC4	169	P10/EXCL0/T8UF0/DST0
128	P76	142	P66	156	OSC3	170	DSIO
129	P75	143	P65	157	VDD	171	P27/TM5
130	P74	144	P64	158	P53	172	P26/TM4
131	P73/SDA1	145	P63	159	P52	173	P25/TM3
132	P72/SCL1	146	P62	160	P51/T8UF5	174	P24/TM2
133	P71/SDA0	147	VDDE	161	P50/T8UF4	175	P23/TM1
134	P70/SCL0	148	P61	162	P16/EXCL5/#DMAEND1	176	P22/TM0

Figure 1.3.1 Pin Layout Diagram (QFP18-176pin) (continue)

1.3.2 Pin Functions

Table 1.3.1 List of Pins for Power Supply System

Pin name	Pin No.	I/O	I/O Level		Power supply	
VDD	31,68, 110,157	-	-	-	L	Power supply (+) for the internal logic
Vss	9,25,34, 53,63,73, 104,124, 140,154, 164	1	-	-	-	Power supply (-); GND
VDDE	18,120, 147	-	1	-	Н	Power supply (+) for the I/O block
AVDDE	44	-	-	-	Α	Analog system power supply (+); AVDDE = VDDE
BVDDE	58,78, 97,116	-	-	-	В	Bus power supply (+)

Table 1.3.2 List of Pins for External Bus Interface Signals

Pin name	Pin No.	I/O	I/O Level	Pull-	Power supply	Function
A0 #BSL	71	0	CMOS/LVTTL	-	В	A0: Address bus (A0) when SBUSST(D3/0x4812E) = "0" (default) #BSL: Bus strobe (low byte) signal when SBUSST(D3/0x4812E) = "1"
A[23:1]	72,74-77, 79-96	I/O	CMOS/LVTTL	-	В	Address bus (A1 to A23)
D[15:0]	98-103, 105-109, 111-115	0	CMOS/LVTTL	-	В	Data bus (D0 to D15)
#CE10EX	61	0	CMOS/LVTTL	-	В	Area 10 chip enable for external memory * When CEFUNC[1:0] = "1x", this pin outputs #CE9+#CE10EX signal.
#CE10IN	60	0	-	-	В	Area 10 chip enable for internal ROM emulation memory
#CE9 #CE17	51	0	CMOS/LVTTL	-		#CE9: Area 9 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00" (default) #CE17: Area 17 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01" * When CEFUNC[1:0] = "1x", this pin outputs #CE17+#CE18 signal.
#CE8 #RAS1 #CE14 #RAS3	52	0	CMOS/LVTTL	•		#CE8: Area 8 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00" and A8DRA(D8/0x48128) = "0" (default) #RAS1: Area 8 DRAM row strobe when CEFUNC[1:0](D[A:9])/0x48130) = "00" and A8DRA(D8/0x48128) = "1" #CE14: Area 14 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01" or "1x" and A14DRA(D8/0x48122) = "0" #RAS3: Area 14 DRAM row strobe when CEFUNC[1:0](D[A:9])/0x48130) = "01" or "1x" and A14DRA(D8/0x48122) = "1"
#CE7 #RAS0 #CE13 #RAS2	54	0	CMOS/LVTTL			#CE7: Area 7 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00" and A7DRA(D7/0x48128) = "0" (default) #RAS0: Area 7 DRAM row strobe when
#CE6	55	0	CMOS/LVTTL	-	В	Area 6 chip enable * When CEFUNC[1:0] = "1x", this pin outputs #CE7+#CE8 signal.
#CE5 #CE15	56	0	CMOS/LVTTL	-		#CE5: Area 5 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00" (default) #CE15: Area 15 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01" * When CEFUNC[1:0] = "1x", this pin outputs #CE15+#CE16 signal.

Table 1.3.2 List of Pins for External Bus Interface Signals (continue)

		_	able 1.3.2 L			r External Bus Interface Signals (continue)
Pin name	Pin No.	1/0	I/O Level		Power supply	Function
#CE4 #CE11	57	0	CMOS/LVTTL	-		#CE4: Area 4 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00" (default) #CE11: Area 11 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01" * When CEFUNC[1:0] = "1x", this pin outputs #CE11+#CE12 signal.
#CE3	59	0	-	-	В	Area 3 chip enable
#RD	70	0	CMOS/LVTTL	-	В	Read signal
#EMEMRD	69	0	-	-	В	Read signal for internal ROM emulation memory
#WRL #WR #WE	67	0	CMOS/LVTTL	-		#WRL: Write (low byte) signal when SBUSST(D3/0x4812E) = "0" (default) #WR: Write signal when SBUSST(D3/0x4812E) = "1" #WE: DRAM write signal (default)
#WRH #BSH	66	0	CMOS/LVTTL	-		#WRH: Write (high byte) signal when SBUSST(D3/0x4812E) = "0" (default) #BSH: Bus strobe (high byte) signal when SBUSST(D3/0x4812E) = "1"
#HCAS	64	0	-	-	В	#HCAS: DRAM column address strobe (high byte) signal
#LCAS	65	0	-	-	В	#LCAS: DRAM column address strobe (low byte) signal
BCLK	62	0	-	-	В	Bus clock output
EA10MD1	2	I	CMOS/LVTTL	Pull- up	Н	Area 10 boot mode selection EA10MD1
EA10MD0	3	I	CMOS	-	Н	1 0 Internal ROM mode 0 1 OTP mode 0 0 Internal ROM emulation
EA3MD	4	I	CMOS/LVTTL	Pull- up		Area 3 mode selection 1: Internal ROM mode, 0: Emulation mode

Table 1.3.3 List of Pins for Internal Peripheral Circuits

	1		Table 1.			FILIS IOI IIILE	ernal Peripheral Circuits
Pin name	Pin No.	I/O	I/O Level	Pull- up	Power supply		Function
K50	30	ı	CMOS	-	Н	K50:	Input port when CFK50(D0/0x402C0) = "0" (default)
#DMAREQ0			SCHMITT			#DMAREQ0:	HSDMA Ch. 0 request input when CFK50(D0/0x402C0) = "1"
K51	29	1	CMOS	-	Н	K51:	Input port when CFK51(D1/0x402C0) = "0" (default)
#DMAREQ1			SCHMITT				HSDMA Ch. 1 request input when CFK51(D1/0x402C0) = "1"
K52	28	ı	CMOS	-	Н	K52:	Input port when CFK52(D2/0x402C0) = "0" (default)
#ADTRG			SCHMITT			#ADTRG:	A/D converter trigger input when CFK52(D2/0x402C0) = "1"
K53 #DMAREQ2	27	ı	CMOS SCHMITT	-	Н	K53: #DMAREQ2:	Input port when CFK53(D3/0x402C0) = "0" (default) HSDMA Ch. 2 request input when CFK53(D3/0x402C0) = "1"
K54	26	ı	CMOS	-	Н	K54:	Input port when CFK54(D4/0x402C0) = "0" (default)
#DMAREQ3			SCHMITT			#DMAREQ3:	HSDMA Ch. 3 request input when CFK54(D4/0x402C0) = "1"
K60	43	ı		-	Α	K60:	Input port when CFK60(D0/0x402C3) = "0" (default)
AD0						AD0:	A/D converter Ch. 0 input when CFK60(D0/0x402C3) = "1"
K61	42	I		-	Α	K61:	Input port when CFK61(D1/0x402C3) = "0" (default)
AD1						AD1:	A/D converter Ch. 1 input when CFK61(D1/0x402C3) = "1"
K62	41	1	i	-	Α	K62:	Input port when CFK62(D2/0x402C3) = "0" (default)
AD2						AD2:	A/D converter Ch. 2 input when CFK62(D2/0x402C3) = "1"
K63	40	I	i	-	Α	K63:	Input port when CFK63(D3/0x402C3) = "0" (default)
AD3						AD3:	A/D converter Ch. 3 input when CFK63(D3/0x402C3) = "1"
K64	39	I	i	-	Α	K64:	Input port when CFK64(D4/0x402C3) = "0" (default)
AD4						AD4:	A/D converter Ch. 4 input when CFK64(D4/0x402C3) = "1"
K65	38	I	i	-	Α	K65:	Input port when CFK65(D5/0x402C3) = "0" (default)
AD5						AD5:	A/D converter Ch. 5 input when CFK65(D5/0x402C3) = "1"
K66	37	I	i	-	Α	K66:	Input port when CFK66(D6/0x402C3) = "0" (default)
AD6					_	AD6:	A/D converter Ch. 6 input when CFK60(D6/0x402C3) = "1"
K67	36	ı		-	Α	K67:	Input port when CFK67(D7/0x402C3) = "0" (default)
AD7		1/0	01400#1/###			AD7:	A/D converter Ch. 7 input when CFK67(D7/0x402C3) = "1"
P00	22	I/O	CMOS/LVTTL	-	Н	P00:	I/O port when CFP00(D0/0x402D0) = "0" (default)
SIN0	0.4	1/0	SCHMITT			SIN0:	Serial I/F Ch. 0 data input when CFP00(D0/0x402D0) = "1"
P01 SOUT0	21	I/O	CMOS/LVTTL SCHMITT	-	Н	P01: SOUT0:	I/O port when CFP01(D1/0x402D0) = "0" (default) Serial I/F Ch. 0 data output when CFP01(D1/0x402D0) = "1"
P02	20	I/O	CMOS/LVTTL		Н	P02:	I/O port when CFP02(D2/0x402D0) = "0" (default)
#SCLK0	20	1/0	SCHMITT	-		#SCLK0:	Serial I/F Ch. 0 clock input/output when CFP02(D2/0x402D0) = "1"
P03	19	I/O	CMOS/LVTTL	_	Н	P03:	I/O port when CFP03(D3/0x402D0) = "0" (default)
#SRDY0	13	1/0	SCHMITT			#SRDY0:	Serial I/F Ch. 0 ready signal output
"OND TO			COLIMITA			WORLD TO:	when CFP03(D3/0x402D0) = "1"
P04	17	I/O	CMOS/LVTTL	- -	Н	P04:	I/O port when CFP04(D4/0x402D0) = "0"
SIN1			SCHMITT				and CFEX4(D4/0x402DF) = "0" (default)
#DMAACK2						SIN1:	Serial I/F Ch. 1 data input when CFP04(D4/0x402D0) = "1"
			i				and CFEX4(D4/0x402DF) = "0"
			i			#DMAACK2:	HSDMA Ch. 2 acknowledge output
							when CFEX4(D4/0x402DF) = "1"
P05	16	I/O	CMOS/LVTTL	-	Н	P05:	I/O port when CFP05(D5/0x402D0) = "0"
SOUT1			SCHMITT				and CFEX5(D5/0x402DF) = "0" (default)
#DMAEND2						SOUT1:	Serial I/F Ch. 1 data output when CFP05(D5/0x402D0) = "1"
							and CFEX5(D5/0x402DF) = "0"
			i			#DMAEND2:	HSDMA Ch. 2 end-of-transfer signal output
Doo	4-		01400 " \ "	$\vdash \vdash$	<u>.</u>	Doo.	when CFEX5(D5/0x402DF) = "1"
P06	15	I/O	CMOS/LVTTL	-	Н	P06:	I/O port when CFP06(D6/0x402D0) = "0"
#SCLK1			SCHMITT			#8CL V4+	and CFEX6(D6/0x402DF) = "0" (default) Social I/F Ch. 1 clock input/output when CFP06(D6/0x402D0)
#DMAACK3						#SCLK1:	Serial I/F Ch. 1 clock input/output when CFP06(D6/0x402D0) = "1" and CFEX6(D6/0x402DF) = "0"
			1			#DΜΑΔΟΚ3·	HSDMA Ch. 3 acknowledge output
						,, DIVI, ATOING.	when CFEX6(D6/0x402DF) = "1"
			<u>. </u>				mion of End(Do/OntoEDI) = 1

Table 1.3.3 List of Pins for Internal Peripheral Circuits (continue)

				_		for internal i	Peripheral Circuits (continue)
Pin name	Pin No.	I/O	I/O Level		Power supply		Function
P07 #SRDY1 #DMAEND3	14	I/O	CMOS/LVTTL SCHMITT	-		P07: #SRDY1: #DMAEND3:	I/O port when CFP07(D7/0x402D0) = "0" and CFEX7(D7/0x402DF) = "0" (default) Serial I/F Ch. 1 ready signal output when CFP07(D7/0x402D0) = "1" and CFEX5(D5/0x402DF) = "0" HSDMA Ch. 3 end-of-transfer signal output when CFEX7(D7/0x402DF) = "1"
P10 EXCL0 T8UF0 DST0	169	I/O	CMOS/LVTTL SCHMITT	1		P10: EXCL0: T8UF0: DST0:	I/O port when CFP10(D0/0x402D4) = "0" and CFEX1(D1/0x402DF) = "0" 16-bit timer 0 event counter input when CFP10(D0/0x402D4) = "1", IOC10(D0/0x402D6) = "0" and CFEX1(D1/0x402DF) = "0" 8-bit timer 0 output when CFP10(D0/0x402D4) = "1", IOC10(D0/0x402D6) = "1" and CFEX1(D1/0x402DF) = "0" DST0 signal output when CFEX1(D1/0x402DF) = "1" (default)
P11 EXCL1 T8UF1 DST1	168	I/O	CMOS/LVTTL SCHMITT	1		P11: EXCL1: T8UF1: DST1:	I/O port when CFP11(D1/0x402D4) = "0" and CFEX1(D1/0x402DF) = "0" 16-bit timer 1 event counter input when CFP11(D1/0x402D4) = "1", IOC11(D1/0x402D6) = "0" and CFEX1(D1/0x402DF) = "0" 8-bit timer 1 output when CFP11(D1/0x402D4) = "1", IOC11(D1/0x402D6) = "1" and CFEX1(D1/0x402DF) = "0" DST1 signal output when CFEX1(D1/0x402DF) = "1" (default)
P12 EXCL2 T8UF2 DST2	167	I/O	CMOS/LVTTL SCHMITT	•		P12: EXCL2: T8UF2: DST2:	I/O port when CFP12(D2/0x402D4) = "0" and CFEX0(D0/0x402DF) = "0" 16-bit timer 2 event counter input when CFP12(D2/0x402D4) = "1", IOC12(D2/0x402D6) = "0" and CFEX0(D0/0x402DF) = "0" 8-bit timer 2 output when CFP12(D2/0x402D4) = "1", IOC12(D2/0x402D6) = "1" and CFEX0(D0/0x402DF) = "0" DST2 signal output when CFEX0(D0/0x402DF) = "1" (default)
P13 EXCL3 T8UF3 DCPO	166	I/O	CMOS/LVTTL SCHMITT			P13: EXCL3: T8UF3: DPCO:	I/O port when CFP13(D3/0x402D4) = "0" and CFEX1(D1/0x402DF) = "0" 16-bit timer 3 event counter input when CFP13(D3/0x402D4) = "1", IOC13(D3/0x402D6) = "0" and CFEX1(D1/0x402DF) = "0" 8-bit timer 3 output when CFP13(D3/0x402D4) = "1", IOC13(D3/0x402D6) = "1" and CFEX1(D1/0x402DF) = "0" DPCO signal output when CFEX1(D1/0x402DF) = "1" (default)
P14 FOSC1 DCLK	165	I/O	CMOS/LVTTL SCHMITT	-		P14: FOSC1: DCLK:	I/O port when CFP14(D4/0x402D4) = "0" and CFEX0(D0/0x402DF) = "0"
P15 EXCL4 #DMAEND0	163	I/O	CMOS/LVTTL SCHMITT	1		P15: EXCL4: #DMAEND0:	I/O port when CFP15(D5/0x402D4) = "0" (default) 16-bit timer 4 event counter input when CFP15(D5/0x402D4) = "1" and IOC15(D5/0x402D6) = "0" HSDMA Ch. 0 end-of-transfer signal output when CFP15(D5/0x402D4) = "1" and IOC15(D5/0x402D6) = "1"
P16 EXCL5 #DMAEND1	162	I/O	CMOS/LVTTL SCHMITT	-		P16: EXCL5: #DMAEND1:	I/O port when CFP16(D6/0x402D4) = "0" (default) 16-bit timer 5 event counter input when CFP16(D6/0x402D4) = "1" and IOC16(D6/0x402D6) = "0" HSDMA Ch. 1 end-of-transfer signal output when CFP16(D6/0x402D4) = "1" and IOC16(D6/0x402D6) = "1"

Table 1.3.3 List of Pins for Internal Peripheral Circuits (continue)

Pin name	Pin No.	I/O	I able 1.3.3	Pull-	Power	ior intornari	Peripheral Circuits (continue) Function
1 III IIaille	1 111 140.	2)	I/O Level	up	supply		Tunction
P20	50	I/O	CMOS/LVTTL	-	В	P20:	I/O port when CFP20 (D0/0x402D8) = "0"(default)
#DRD			SCHMITT			#DRD:	DRAM read signal output for successive RAS mode when
							CFP20 (D0/0x402D8) = "1"
P21	49	I/O	CMOS/LVTTL	-	В	P21:	I/O port when CFP21 (D1/0x402D8) = "0" and CFEX2
#DWE			SCHMITT				(D2/0x402DF) = "0"(default)
#GAAS						#DWE:	DRAM write signal output for successive RAS mode when
						#GAAS:	CFP21 (D1/0x402D8) = "1" and CFEX2 (D2/0x402DF)="0"
						#GAAS.	Area address strobeoutput for GA when CFEX2(D2/0x402DF) = "1"
P22	176	I/O	CMOS/LVTTL	_	Н	P22:	I/O port when CFP22 (D2/0x402D8) = "0" (default)
TM0		., 0	SCHMITT			TM0:	16-bit timer 0 output when CFP22 (D2/0x402D8) = "1"
P23	175	I/O	CMOS/LVTTL	-	Н	P23:	I/O port when CFP23 (D3/0x402D8) = "0" (default)
TM1			SCHMITT			TM1:	16-bit timer 1 output when CFP23 (D3/0x402D8) = "1"
P24	174	I/O	CMOS/LVTTL	-	Н	P24:	I/O port when CFP24 (D4/0x402D8) = "0" (default)
TM2			SCHMITT			TM2:	16-bit timer 2 output when CFP24 (D4/0x402D8) = "1"
P25	173	I/O	CMOS/LVTTL	-	Н	P25:	I/O port when CFP25 (D5/0x402D8) = "0" (default)
TM3			SCHMITT			TM3:	16-bit timer 3 output when CFP25 (D5/0x402D8) = "1"
P26	172	I/O		-	Н	P26:	I/O port when CFP26 (D6/0x402D8) = "0" (default)
TM4			SCHMITT			TM4:	16-bit timer 4 output when CFP26 (D6/0x402D8) = "1"
P27	171	I/O	CMOS/LVTTL	-	Н	P27:	I/O port when CFP27 (D7/0x402D8) = "0" (default)
TM5			SCHMITT			TM5:	16-bit timer 5 output when CFP27 (D7/0x402D8) = "1"
P30	48	I/O		-	В	P30:	I/O port when CFP30 (D0/0x402DC) = "0"(default)
#WAIT			SCHMITT			#WAIT:	Wait cycle request input when CFP30 (D0/0x402DC) = "1"
#CE4&5						#CE4&5:	Area 4 and 5 chip enable when CFP30 (D0/0x402DC) = "1"
D24	47	1/0	CMOS/LVTTL	_	D	P31:	and IOC30 (D0/0x402DE) = "1"
P31 #BUSGET	47	1/0	SCHMITT	-	В	P31:	I/O port when CFP31 (D1/0x402DC) = "0" and CFEX3 (D3/0x402DF) = "0"
#GARD						#BUSGET:	Bus status monitor signal output for bus request when CFP31 (D0/0x402DC) = "1" and CFEX3 (D3/0x402DF) = "0"
						#GARD:	Area read signal output GA when CFEX3 (D3/0x402DF) = "1"
P32	24	I/O	CMOS/LVTTL	_	Н	P32:	I/O port when CFP32 (D2/0x402DC) = "0" (default)
#DMAACK0		., 0	SCHMITT			_	HSDMA Ch.0 acknowledge output when CFP32
							(D2/0x402DC) = "1"
P33	23	I/O	CMOS/LVTTL	-	Н	P33:	I/O port when CFP33 (D3/0x402DC) = "0" (default)
#DMAACK1			SCHMITT			#DMAACK1:	HSDMA Ch. 1 acknowledge output when CFP33 (D3/
							0x402DC) = "1"
P34	46	I/O		-		P34:	I/O port when CFP34 (D4/0x402DC) = "0" (default)
#BUSREQ			SCHMITT			#BUSREQ:	Bus release request input when CFP34 (D4/0x402DC) = "1"
#CE6						#CE6:	Area 6 chip enable when CFP34 (D4/0x402DC) = "1" and
P35	45	1/0	CMOS/LVTTL	_	В	P35:	IOC34 (D4/0x402DE) = "1" I/O port when CFP35 (D5/0x402DC) = "0" (default)
#BUSACK	40	1,0	SCHMITT			#BUSACK:	Bus release request input when CFP35 (D5/0x402DC) = "1"
P40	13	I/O		-		P40:	I/O port when CFP40 (D0/0x40300) = "0" (default)
SIN2			SCHMITT			SIN2:	Serial I/F Ch. 2 data input when CFP40 (D0/0x40300) = "1"
P41	12	I/O		-	Н	P41:	I/O port when CFP41 (D1/0x40300) = "0" (default)
SOUT2			SCHMITT			SOUT2:	Serial I/F Ch. 2 data output when CFP41 (D3/0x40300) = "1"
P42	11	I/O	CMOS/LVTTL	-	Н	P42:	I/O port when CFP42 (D2/0x40300) = "0" (default)
#SCLK2			SCHMITT			#SCLK2:	Serial I/F Ch. 2 clock I/O when CFP42 (D2/0x40300) = "1"
P43	10	I/O	CMOS/LVTTL	-	Н	P43:	I/O port when CFP43 (D3/0x40300) = "0" (default)
#SRDY2			SCHMITT			#SRDY2:	Serial I/F Ch. 2 ready signal I/O when CFP43 (D4/0x40300)= "1"
P44	8	I/O	CMOS/LVTTL	_	Н	P44:	I/O port when CFP44 (D4/0x40300) = "0" (default)
SIN3		0	SCHMITT			SIN3:	Serial I/F Ch. 3 data input when CFP44 (D4/0x40300) = "1"
P45	7	I/O		-	Н	P45:	I/O port when CFP45 (D5/0x40300) = "0" (default)
SOUT3			SCHMITT			SOUT3:	Serial I/F Ch. 3 data output when CFP45 (D5/0x40300) = "1"
P46	6	I/O		-	Н	P46:	I/O port when CFP46 (D6/0x40300) = "0" (default)
#SCLK3			SCHMITT			#SCLK3:	Serial I/F Ch. 3 clock I/O when CFP46 (D6/0x40300) = "1"

Table 1.3.3 List of Pins for Internal Peripheral Circuits (continue)

			Table 1.3.3	LIST C	T PINS	or internal i	Peripheral Circuits (continue)
Pin name	Pin No.	1/0	I/O Level		Power supply		Function
P47 #SRDY3	5	I/O	CMOS/LVTTL SCHMITT	1		P47: #SRDY3:	I/O port when CFP47 (D7/0x40300) = "0" (default) Serial I/F Ch. 3 ready signal I/O when CFP47 (D7/0x40300) = "1"
P50 T8UF4	161	I/O	CMOS/LVTTL SCHMITT	-		P50: T8UF4:	I/O port when CFP50 (D0/0x40303) = "0" (default) 8-bit timer 4 output when CFP50 (D0/0x40303) = "1"
P51 T8UF5	160	I/O	CMOS/LVTTL SCHMITT	-	Н	P51: T8UF5:	I/O port when CFP51 (D1/0x40303) = "0" (default) 8-bit timer 5 output when CFP51 (D1/0x40303) = "1"
P52	159	I/O	CMOS/LVTTL SCHMITT	-	Н	I/O port	
P53	158	I/O	CMOS/LVTTL SCHMITT	-	Н	I/O port	
P54	153	I/O		-	Н	I/O port	
P55	152	I/O		-	Н	I/O port	
P56	151	I/O		-	Н	I/O port	
P57	150	I/O	CMOS/LVTTL SCHMITT	-	Н	I/O port	
P60	149	I/O		-	Н	I/O port	
P61	148	I/O		-	Н	I/O port	
P62	146	I/O		-	Н	I/O port	
P63	145	I/O	CMOS/LVTTL SCHMITT	-	Н	I/O port	
P64	144	I/O		-	Н	I/O port	
P65	143	I/O	CMOS/LVTTL SCHMITT	-	Н	I/O port	
P66	142	I/O		-	Н	I/O port	
P67	141	I/O	CMOS/LVTTL SCHMITT	-	Н	I/O port	
P70 SCL0	134	I/O		-		P70: SCL0:	I/O port when CFP70 (D0/x4030A) = "0" (default) single-master I ² C Ch.0 clock I/O CFP70(D0/0x4030A)="1"
P71 SDA0	133	I/O	CMOS/LVTTL SCHMITT	-	Н	P71: SDA0:	I/O port when CFP70(D0/x4030A) = "0" (default) single-master I ² C Ch.0 data I/OCFP70(D0/0x4030A)="1"
P72 SCL1	132	I/O	CMOS/LVTTL SCHMITT	-		P72: SCL1:	I/O port when CFP71(D1/x4030A) ="0" (default) single-master I ² C Ch.1clock I/O CFP71(D1/0x4030A)="1"
P73 SDA1	131	I/O	CMOS/LVTTL SCHMITT	-	Н	P73: SDA1:	I/O port when CFP71(D1/x4030A) ="0" (default) single-master I ² C Ch.1 data I/O CFP71(D1/0x4030A)="1"
P74	130	I/O	CMOS/LVTTL SCHMITT	-	Н	I/O port	. , ,
P75	129	I/O	CMOS/LVTTL SCHMITT	-	Н	I/O port	
P76	128	I/O	CMOS/LVTTL SCHMITT	-	Н	I/O port	
P77	127	I/O	CMOS/LVTTL SCHMITT	-	Н	I/O port	

Table 1.3.3 List of Pins for Internal Peripheral Circuits (continue)

Pin name	Pin No.	I/O	I/O Level		Power supply		Function
P80 EXCL6	126	I/O	CMOS/LVTTL SCHMITT	-	Н	P80: EXCL6:	I/O port when CFP80 (D0/0x4030D) = "0" (default) 16-bit timer 6 event counter input when CFP80 (D0/0x4030D) = "1"
P81 EXCL7	125	I/O	CMOS/LVTTL SCHMITT	-		P81: EXCL7:	I/O port when CFP81 (D1/0x4030D) = "0" (default) 16-bit timer 7 event counter input when CFP81 (D1/0x4030D) = "1"
P82 EXCL8	123	I/O	CMOS/LVTTL SCHMITT	-		P82: EXCL8:	I/O port when CFP82 (D2/0x4030D) = "0" (default) 16-bit timer 8 event counter input when CFP82 (D2/0x4030D) = "1"
P83 EXCL9	122	I/O	CMOS/LVTTL SCHMITT	-		P83: EXCL9:	I/O port when CFP83 (D3/0x4030D) = "0" (default) 16-bit timer 9 event counter input when CFP83 (D3/0x4030D) = "1"
P84 TM6	121	I/O	CMOS/LVTTL SCHMITT	-	Н	P84: TM6:	I/O port when CFP84 (D4/0x4030D) = "0" (default) 16-bit timer 6 output when CFP84 (D4/0x4030D) = "1"
P85 TM7	119	I/O	CMOS/LVTTL SCHMITT	-	Н	P85: TM7:	I/O port when CFP85 (D5/0x4030D) = "0" (default) 16-bit timer 7 output when CFP85 (D5/0x4030D) = "1"
P86 TM8	118	I/O	CMOS/LVTTL SCHMITT	-	Н	P86: TM8:	I/O port when CFP86 (D6/0x4030D) = "0" (default) 16-bit timer 8 output when CFP86 (D6/0x4030D) = "1"
P87 TM9	117	I/O	CMOS/LVTTL SCHMITT	-	Н	P87: TM9:	I/O port when CFP87 (D7/0x4030D) = "0" (default) 16-bit timer 9 output when CFP87 (D7/0x4030D) = "1"

Table 1.3.4 List of Pins for Clock Generator

Pin name	Pin No.	I/O	I/O Level		Power supply	
OSC1	33	I	ı	-	L	Low-speed (OSC1) oscillation input (32 kHz crystal oscillator or external clock input)
OSC2	32	0	Ţ	-	L	Low-speed (OSC1) oscillation output
OSC3	156	1	ı	-		High-speed (OSC3) oscillation input (crystal/ceramic oscillator or external clock input)
OSC4	155	0	-	-	L	High-speed (OSC3) oscillation output
PLLS[1:0]	136,137	_	CMOS	-	H	PLL set-up pins PLLS1 PLLS0 fin (fosc3) fout (fpscin) 1 1 10–30MHz 20–60MHz *1 10–25MHz 20–50MHz *2
						0 1 10–15MHz 40–60MHz *1 10–12.5MHz 40–50MHz *2
						0 0 PLL is not used L *1: ROM-less model with 3.3 V \pm 0.3 V operating voltage *2: ROM built-in model, or 3.0 V \pm 0.3 V operating voltage
PLLC	139	I/O	-	-	L	Capacitor connecting pin for PLL

Table 1.3.5 List of Other Pins

Pin name	Pin No.	I/O	I/O Level		Power supply	
ICEMD	35	I	-	Pull- down		High-impedance control input pin When this pinis set to High, all the output pins go into high-impedance state.
DSIO	170	I/O	-	Pull- up	L	This makes it possible to disable the S1C33 chip on the board. Serial I/O pin for debugging This pin is used to communicate with the debugging tool S5U1C33000H.
#X2SPD	1	I	CMOS	-		Clock doubling mode set-up pin 1: CPU clock = bus clock x 1, 0: CPU clock = bus clock x 2
#NMI	135	I	CMOS/LVTTL SCHMITT	Pull- up	Н	NMI request input pin
#RESET	138	I	CMOS/LVTTL SCHMITT	Pull- up	Н	Initial reset input pin

Note 1. In the description of the power supply, H = VDDE (I/O power supply), A = AVDEE (analog system power supply), B = BVDDE (bus power supply), and L = VDD (internal logic power supply).

Note: "#" in the pin names indicates that the signal is low active.

2 Power Supply

This chapter explains the operating voltage of the S1C33T01.

2.1 Power Supply Pins

The S1C33T01 has the power supply pins shown in Table 2.1.1.

Table 2.1.1	Power Supply Pins	

Pin name	Pin No.	Function
	QFP18-176 pin	
Vdd	31, 68, 110, 157	Power supply (+) for the internal logic
Vss	9,25,34,53,63,73,104,124,140,154,164	Power supply (-); GND
BVDDE		Bus power supply (+)
VDDE	18,120,147	Power supply (+) for the I/O block
AVDDE	44	Analog system power supply (+); AVDDE = VDDE




Figure 2.1.1 Power Supply System

2.2 Operating Voltage (VDD)

The core CPU and internal peripheral circuits operate with a voltage supplied between the VDD and Vss pins. The following operating voltage can be used:

 $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V} \text{ (Vss = GND)}$

Note: The S1C33T01 has four VDD pins and eleven Vss pins. Be sure to supply the operating voltage to all the pins. Do not open any of them.

The operating clock frequency range (OSC3) is 5 MHz to 50 MHz with this voltage.

2.3 Bus Power Supply (BVDDE)

The BVDDE power supply is used for the bus control signals. The S1C33T01 bus signal high level is BVDDE and the low level is Vss.

Normally, the same voltage level as VDD will be supplied as BVDDE. A power supply independent of VDD may be used when a 5 V interface is used. In this case, the ground level must be the same as that of the VSS pin.

A voltage in the following range may be used for BVDDE.

BVDDE = 2.7 V to 5.5 V (Vss = ground)

Note: The S1C33T01 has four BVDDE pins. All for of these pins must be connected to the power supply; do not leave any of these pins open.

2.4 Power Supply for I/O Interface (VDDE)

The VDDE voltage is used for interfacing with external I/O signals. For the I/O interface of the S1C33T01, the VDDE voltage is used as high level and the VSS voltage as low level.

Normally, supply the same voltage level as VDD. It can be supplied separately from VDD for 5 V interface. The Vss pin is used for the ground common with VDD.

The following voltage is enabled for VDDE:

VDDE = 2.7 V to 5.5 V (Vss = GND)

Notes: The S1C33T01 has three VDDE pins. Be sure to supply a voltage to all the pins. Do not open any of them.

- When an external clock is input to the OSC1 or OSC3 pin, the clock signal level must be VDD.
- The interface voltage level of the DSIO, P10, P11, P12, P13 and P14 pins is VDD.

2.5 Power Supply for Analog Circuits (AVDDE)

The analog power supply pin (AVDDE) is provided separately from the VDD pin in order that the digital circuits do not affect the analog circuit (A/D converter). The AVDDE pin is used to supply an analog power voltage and the Vss pin is used as the analog ground.

Supply the same voltage level as the VDDE to the AVDDE pin.

 $AVDDE = VDDE \quad (VSS = GND)$

Note: Be sure to supply VDDE to the AVDDE pin even if the analog circuit is not used.

Noise on the analog power lines decrease the A/D converting precision, so use a stabilized power supply and make the board pattern with consideration given to that.

3 Internal Memory

This chapter explains the internal memory configuration.

3.1 RAM

The S1C33T01 has a built-in RAM. Table 3.1.1 shows the size and mapping address.

Table 3.1.1 Built-in RAM										
Model	Size	Address								
S1C33T01	8K bytes	0x0-0x1FFF								

The internal RAM is a 32-bit sized device and data can be read/written in 1 cycle regardless of data size (byte, half-word or word).

Figure 3.1.1 shows the basic internal memory map.

Area	Address	S1C33T01	Bus cycle	Device size
Area 3	0x00FFFFF			
		(Reserved)		
		For middleware use		
	0x0080000			
Area 2	0x007FFFF		Fixed at 3 cycles	16 bits
		(Reserved)		
		For CPU core or debug mode		
	0x0060000			
Area 1	0x005FFFF	(Mirror of internal I/O)	Fixed at 2 cycles	8,16 bits
	0x0050000	(
	0x004FFFF			
		Internal I/O		
	0×0040000			
	$0 \times 003 FFFF$	(Mirror of internal I/O)		
	0x0030000	(**************************************		
Area 0	0x0002FFF	(Cannot be used)	Fixed at 1 cycle	32 bits
	0×0002000	(**************************************		
	0x0001FFF			
	0×0001000			
	0x0000FFF	Internal RAM (8KB)		
	0×00000800			
	0x00007FF			
	0x0000000			

Figure 3.1.1 Basic Internal Memory Map

Area 2 is used in debug mode only and it cannot be accessed in user mode (normal program execution status).

3.2 ROM and Boot Address

The S1C33T01 has no built-in ROM. Since the boot address is fixed at 0x0C00000 in the S1C33T01, an external ROM/Flash must be placed from the top of Area 10.

For setting up Area 10, refer to the "BCU (Bus Controller Unit)" section in the "S1C33T01 FUNCTION PART".

4 Peripheral Circuits

This chapter lists the built-in peripheral circuits and the I/O memory map. For details of the circuits, refer to the "S1C33T01 FUNCTION PART".

4.1 List of Peripheral Circuits

The S1C33T01 consists of C33 Core Block, C33 Peripheral Block, C33 DMA Block and C33 Analog Block.

C33 Core Block

CPU S1C33000 32-bit RISC type CPU

BCU (Bus Control Unit) 24-bit external address bus and 16-bit data bus

All the BCU functions can be used.

ITC (Interrupt Controller) 69 types of interrupts are available.

CLG (Clock Generator) OSC3 oscillation circuit (33 MHz Max.), PLL and OSC1 oscillation circuit

(32.768 kHz Typ.) built-in

DBG (Debug Unit) Functional block for debugging with the S5U1C33000H (In-Circuit Debugger

for S1C33 Family)

C33 Peripheral Block

Serial interface

Prescaler Programmable clock generator for peripheral circuits

8-bit programmable timer 6 channels with clock output function

16-bit programmable timer 10 channels with event counter, clock output and watchdog timer functions

4 channels (asynchronous mode, clock synchronous mode and IrDA are

selectable.)

Single-master I²C-bus core 2 channels

Input and I/O ports 13 bits of input ports and 29 bits of I/O ports (used for peripheral I/O)

Clock timer 1 channel with alarm function

C33 DMA Block

HSDMA (High-Speed DMA) 4 channels IDMA (Intelligent DMA) 128 channels

C33 Analog Block

A/D converter 10-bit A/D converter with 8 input channels

4.2 I/O Memory Map

Table 4.2.1 I/O Memory Map

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
8-bit timer	0040140	D7-2	-	reserved	_	-	_	0 when being read.
clock select	(B)	D1	P8TPCK5	8-bit timer 5 clock selection	1 θ/1 0 Div	ided clk. 0	R/W	θ: selected by Prescaler clock
register	, ,	D0	P8TPCK4	8-bit timer 4 clock selection	1 θ/1 0 Div	ided clk. 0	R/W	select register (0x40181)
16-bit timer 6	0040141	D7-4	i_	reserved	-	i -	Ī -	0 when being read.
clock control	(B)	D3	P16TON6	16-bit timer 6 clock control	1 On 0 Off	0	R/W	i i ii ji ii
register	` '	D2	P16TS62	16-bit timer 6	P16TS6[2:0] Division	n ratio 0	R/W	θ: selected by
.5		D1	P16TS61	clock division ratio selection	1 1 1 θ/40			Prescaler clock select
		D0	P16TS60		1 1 0 θ/10	l l		register (0x40181)
					1 0 1 θ/25	6		3 (,
					1 0 0 θ/64			
					0 1 1 θ/16			
					0 1 0 θ/4			
					0 0 1 θ/2			
					0 0 0 θ/1			
16-bit timer 7	0040142	D7-4	i_	reserved	_	-	i	0 when being read.
clock control	(B)	D3	P16TON7	16-bit timer 7 clock control	1 On 0 Off	0	R/W	
register	(-)	D2	P16TS72	16-bit timer 7	P16TS7[2:0] Division	n ratio 0	R/W	θ: selected by
		D1	P16TS71	clock division ratio selection	1 1 1 θ/40			Prescaler clock select
		D0	P16TS70		1 1 0 θ/10			register (0x40181)
					1 0 1 θ/25	6		3 (,
					1 0 0 θ/64			
					0 1 1 θ/16	;		
					0 1 0 θ/4			
					0 0 1 θ/2			
					0 0 0 θ/1			
16-bit timer 8	0040143	D7-4	Ī-	reserved	_	-	Ī -	0 when being read.
clock control	(B)	D3	P16TON8	16-bit timer 8 clock control	1 On 0 Off	0	R/W	
register		D2	P16TS82	16-bit timer 8	P16TS8[2:0] Division	n ratio 0	R/W	θ: selected by
		D1	P16TS81	clock division ratio selection	1 1 1 θ/40	96 0		Prescaler clock select
		D0	P16TS80		1 1 0 θ/10	24 0		register (0x40181)
					1 0 1 θ/25	6		
					1 0 0 θ/64			
					0 1 1 θ/16			
					0 1 0 θ/4			
					0 0 1 θ/2			
					0 0 0 θ/1			
16-bit timer 9	0040144	D7-4	-	reserved	_	-	-	0 when being read.
clock control	(B)	D3	P16TON9	16-bit timer 9 clock control	1 On 0 Off	0	R/W	
register		D2	P16TS92	16-bit timer 9	P16TS9[2:0] Division		R/W	θ: selected by
		D1	P16TS91	clock division ratio selection	1 1 1 θ/40	96 0		Prescaler clock select
		D0	P16TS90		1 1 0 θ/10			register (0x40181)
					1 0 1 θ/25	-		
					1 0 0 θ/64			
					0 1 1 θ/16			
					0 1 0 θ/4			
					0 0 1 θ/2			
					0 0 0 θ/1			

The meaning of the symbols described in [Init.] are listed below:

(However, the registers for the bus and input/output ports are not initialized at hot start.)

^{0, 1:} Initial values that are set at initial reset.

X: Not initialized at initial reset.

^{-:} Not set in the circuit.

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function		tting	Init.	R/W	Remarks
	0040145	D7	P8TON5	8-bit timer 5 clock control	1 On	0 Off	0	R/W	
clock control	(B)	D6	P8TS52	8-bit timer 5	P8TS5[2:0]	Division ratio	0	R/W	θ: selected by
register	` ′	D5	P8TS51	clock division ratio selection	1 1 1	θ/256	0		Prescaler clock select
		D4	P8TS50		1 1 0	θ/128	0		register (0x40181)
					1 0 1	θ/64			
					1 0 0	θ/32			8-bit timer 5 can
					0 1 1	θ/16			generate the clock for
					0 1 0	θ/8			the serial I/F Ch.3.
					0 0 1	θ/4			
	ŀ	D3	P8TON4	8-bit timer 4 clock control	0 0 0 0 1 1 On	θ/2 0 Off	0	R/W	
	ŀ	D3	P8TS42	8-bit timer 4	P8TS4[2:0]	Division ratio	0	R/W	θ: selected by
		D1	P8TS41	clock division ratio selection	1 1 1	θ/4096	0		Prescaler clock select
		D0	P8TS40		1 1 0	θ/2048	0		register (0x40181)
					1 0 1	θ/64			
					1 0 0	θ/32			8-bit timer 4 can
					0 1 1	θ/16			generate the clock for
					0 1 0	θ/8			the serial I/F Ch.2.
					0 0 1	θ/4			
	00.40 : : :	D7 :			0 0 0	θ/2	_		
	0040146	D7-4	- DOTDOVA	reserved	1 0/4		-	- D/4/	0 when being read.
clock select	(B)	D3 D2	P8TPCK3 P8TPCK2	8-bit timer 3 clock selection 8-bit timer 2 clock selection	1 θ/1 1 θ/1	0 Divided clk. 0 Divided clk.	0	R/W R/W	θ: selected by Prescaler clock selec
register	}	D2	P8TPCK2	8-bit timer 1 clock selection	1 0/1	Divided cik. Divided cik.	0	R/W	register (0x40181)
	}	D0	P8TPCK0	8-bit timer 0 clock selection	1 0/1	Divided clk. Divided clk.	0	R/W	J. Sgioloi (UATU IOI)
16-bit timer 0	0040147	D7-4	_	reserved	1 1 57 .		Ť	_	0 when being read.
clock control	(B)	D7-4	P16TON0	16-bit timer 0 clock control	1 On	0 Off	0	R/W	o when being read.
register	(-)	D2	P16TS02	16-bit timer 0	P16TS0[2:0]	Division ratio	0	R/W	θ: selected by
		D1	P16TS01	clock division ratio selection	1 1 1	θ/4096	0		Prescaler clock select
		D0	P16TS00		1 1 0	θ/1024	0		register (0x40181)
					1 0 1	θ/256			
					1 0 0	θ/64			16-bit timer 0 can be
					0 1 1	θ/16			used as a watchdog
					0 1 0	θ/4			timer.
					0 0 1	θ/2			
40.1%	0040440	D7. 4			0 0 0	θ/1			
16-bit timer 1 (0040148 (B)	D7-4 D3	P16TON1	reserved 16-bit timer 1 clock control	1 On	0 Off	0	R/W	0 when being read.
register	(D)	D3	P16TS12	16-bit timer 1	P16TS1[2:0]	Division ratio	0	R/W	θ: selected by
register		D1	P16TS11	clock division ratio selection	1 1 1	θ/4096	0	1000	Prescaler clock select
		D0	P16TS10		1 1 0	θ/1024	0		register (0x40181)
					1 0 1	θ/256			
					1 0 0	θ/64			
					0 1 1	θ/16			
					0 1 0	θ/4			
					0 0 1	θ/2			
					0 0 0	θ/1			
	0040149	D7-4		reserved	1100	_	-	- D/4/	0 when being read.
clock control register	(B)	D3 D2	P16TON2 P16TS22	16-bit timer 2 clock control 16-bit timer 2	1 On P16TS2[2:0]	0 Off Division ratio	0	R/W R/W	θ: selected by
register		D2	P16TS21	clock division ratio selection	1 1 1	θ/4096	0	17/ VV	Prescaler clock selec
		D0	P16TS20			θ/1024	0		register (0x40181)
					1 0 1	θ/256			(
					1 0 0	θ/64			
1					0 1 1	θ/16			
1				İ	0 1 0	θ/4			
					0 0 1	θ/2			
						θ/2 θ/1			
	004014A	D7-4		reserved	0 0 1 0 0	θ/1	_	-	0 when being read.
clock control	004014A (B)	D3	P16TON3	16-bit timer 3 clock control	0 0 1 0 0 0	θ/1 - 0 Off	_ 0	- R/W	
		D3 D2	P16TON3 P16TS32	16-bit timer 3 clock control 16-bit timer 3	0 0 1 0 0 0 1 On P16TS3[2:0]	θ/1 - 0 Off Division ratio	0	- R/W R/W	θ: selected by
clock control		D3 D2 D1	P16TON3 P16TS32 P16TS31	16-bit timer 3 clock control	0 0 1 0 0 0 1 On P16TS3[2:0] 1 1 1	θ/1 O Off Division ratio θ/4096			θ: selected by Prescaler clock selec
clock control		D3 D2	P16TON3 P16TS32	16-bit timer 3 clock control 16-bit timer 3	0 0 1 0 0 0 1 On P16TS3[2:0]	θ/1 - 0 Off Division ratio	0		θ: selected by
clock control		D3 D2 D1	P16TON3 P16TS32 P16TS31	16-bit timer 3 clock control 16-bit timer 3	1 On P16TS3[2:0] 1 1 1 1 1 0	θ/1 - 0 Off Division ratio θ/4096 θ/1024	0		θ: selected by Prescaler clock selec
clock control		D3 D2 D1	P16TON3 P16TS32 P16TS31	16-bit timer 3 clock control 16-bit timer 3	0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	θ/1 - 0 Off Division ratio θ/4096 θ/1024 θ/256	0		θ: selected by Prescaler clock selec
clock control		D3 D2 D1	P16TON3 P16TS32 P16TS31	16-bit timer 3 clock control 16-bit timer 3	0 0 1 0 0 0 1 On P16TS3[2:0] 1 1 1 1 1 1 0 1 1 0 0	θ/1 - 0 Off Division ratio θ/4096 θ/1024 θ/256 θ/64	0		θ: selected by Prescaler clock select
clock control		D3 D2 D1	P16TON3 P16TS32 P16TS31	16-bit timer 3 clock control 16-bit timer 3	0 0 1 0 0 0 0 1 On P16TS3[2:0] 1 1 1 1 1 1 0 1 1 0 0 0 1 1	θ/1 - 0 Off Division ratio θ/4096 θ/1024 θ/256 θ/64 θ/16	0		θ: selected by Prescaler clock select

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
16-bit timer 4	004014B	D7-4	-	reserved		_	_	_	0 when being read.
clock control	(B)	D3	P16TON4	16-bit timer 4 clock control	1 On	0 Off	0	R/W	Ü
register		D2	P16TS42	16-bit timer 4	P16TS4[2:0]	Division ratio	0	R/W	θ: selected by
		D1	P16TS41	clock division ratio selection	1 1 1	θ/4096	0		Prescaler clock select
		D0	P16TS40		1 1 0	θ/1024	0		register (0x40181)
					1 0 1	θ/256			
					1 0 0	θ/64			
					0 1 1	θ/16			
					0 1 0	θ/4			
					0 0 1	θ/2			
					0 0 0	θ/1			
16-bit timer 5	004014C	D7-4	-	reserved			-	_	0 when being read.
clock control	(B)	D3	P16TON5	16-bit timer 5 clock control	1 On	0 Off	0	R/W	
register		D2	P16TS52	16-bit timer 5	P16TS5[2:0]	Division ratio	0	R/W	θ: selected by
		D1	P16TS51	clock division ratio selection	1 1 1	θ/4096	0		Prescaler clock select
		D0	P16TS50		1 1 0	θ/1024	0		register (0x40181)
					1 0 1	θ/256			
					1 0 0	θ/64			
					0 1 1	θ/16			
					0 1 0	θ/4			
					0 0 1	θ/2			
0.1777	0045::=		DOTG	0122	0 0 0	θ/1	<u> </u>	L	
8-bit timer 0/1 clock control	004014D	D7 D6	P8TON1 P8TS12	8-bit timer 1 clock control 8-bit timer 1	1 On P8TS1[2:0]	0 Off Division ratio	0	R/W R/W	θ: selected by
register	(B)	D6	P8TS11	clock division ratio selection	1 1 1	θ/4096	0	IK/VV	Prescaler clock select
register		D3	P8TS10	Clock division ratio selection		θ/2048	0		register (0x40181)
		D4	1 01010		1 0 1	θ/1024			register (0x40101)
					1 0 0	θ/512			8-bit timer 1 can
					0 1 1	0/256			generate the OSC3
					0 1 0	θ/128			oscillation-stabilize
					0 0 1	θ/64			waiting period.
					0 0 0	θ/32			
		D3	P8TON0	8-bit timer 0 clock control	1 On	0 Off	0	R/W	
		D2	P8TS02	8-bit timer 0	P8TS0[2:0]	Division ratio	0	R/W	θ: selected by
		D1	P8TS01	clock division ratio selection	1 1 1	θ/256	0		Prescaler clock select
		D0	P8TS00		1 1 0	θ/128	0		register (0x40181)
					1 0 1	θ/64			
					1 0 0	θ/32			8-bit timer 0 can
					0 1 1	θ/16			generate the DRAM
					0 1 0	θ/8			refresh clock.
					0 0 1 0 0	θ/4 θ/2			
0 1: 1: 1: 0/0	004014E	D7	DOTONO	0				DAV	
8-bit timer 2/3 clock control		D7 D6	P8TON3 P8TS32	8-bit timer 3 clock control 8-bit timer 3	1 On P8TS3[2:0]	0 Off Division ratio	0	R/W R/W	θ: selected by
register	(B)	D5	P8TS31	clock division ratio selection	1 1 1	θ/256	0	I K/VV	Prescaler clock select
register		D4	P8TS30	Clock division ratio selection	1 1 0	θ/128	0		register (0x40181)
		5-	1 01000			θ/64			logister (ex-re-re-r
					1 0 0	θ/32			8-bit timer 3 can
					0 1 1	θ/16			generate the clock for
					0 1 0	θ/8			the serial I/F Ch.1.
					0 0 1	θ/4			
					0 0 0	θ/2			
		D3	P8TON2	8-bit timer 2 clock control	1 On	0 Off	0	R/W	
		D2	P8TS22	8-bit timer 2	P8TS2[2:0]	Division ratio	0	R/W	θ: selected by
		D1	P8TS21	clock division ratio selection	1 1 1	θ/4096	0		Prescaler clock select
		D0	P8TS20		1 1 0	θ/2048	0		register (0x40181)
					1 0 1	θ/64			0 hit ti 0
					1 0 0	θ/32			8-bit timer 2 can
					0 1 1	θ/16 0/8			generate the clock for
					0 1 0 0 1	θ/8 θ/4			the serial I/F Ch.0.
					0 0 0	θ/4			
			I			0/2		L	

4 PERIPHERAL CIRCUITS

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Setting					R/W	Remarks
A/D clock	004014F	D7-4	-	reserved				_	_	_	0 when being read.
control register	(B)	D3	PSONAD	A/D converter clock control	1 (On		0 Off	0	R/W	
		D2	PSAD2	A/D converter clock division ratio	P87	P8TS0[2:0]		Division ratio	0	R/W	θ: selected by
		D1	PSAD1	selection	1	1	1	θ/256	0		Prescaler clock select
		D0	PSAD0		1	1	0	θ/128	0		register (0x40181)
					1	0	1	θ/64			
					1	0	0	θ/32			
					0	1	1	θ/16			
					0	1	0	θ/8			
					0	0	1	θ/4			
					0	0	0	θ/2			

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks			
Clock timer	0040151	D7-2	-	reserved					_		_	_	0 when being read.
Run/Stop	(B)	D1	TCRST	Clock timer reset	1	Re	eset	t	0	Invalid	Х	W	0 when being read.
register	` `	D0	TCRUN	Clock timer Run/Stop control	1	Ru	ın		0	Stop	Х	R/W	,
Clock timer	0040152	D7	TCISE2	Clock timer interrupt factor	TC	CIS	E[2	2:0]	Inte	rrupt factor	Х	R/W	
interrupt	(B)	D6	TCISE1	selection	1	T	1	1		None	Х		
control register		D5	TCISE0		1	-	1	0		Day	Х		
					1	1	0	1		Hour			
					1	1	0	0		Minute			
					0	- 1	1	1		1 Hz			
					0		1	0		2 Hz			
					0	- 1	0	1		8 Hz			
		D4	TCASE2	Clock timer alarm factor selection	0	_	0	0	Λ Ι.	32 Hz		R/W	
		D3	TCASE2	Clock timer alarm factor selection	1	_	X	2:0] X	Ala	arm factor Day	X	IK/VV	
		D3	TCASE1		X	- 1	1	x		Hour	X		
		D2	TOAGLO		X	- 1	x	1		Minute			
					0		0	0		None			
		D1	TCIF	Interrupt factor generation flag	_	Ge	ene	rated	0	Not generated	Х	R/W	Reset by writing 1.
		D0	TCAF	Alarm factor generation flag	-			rated	_	Not generated	Х	R/W	Reset by writing 1.
Clock timer	0040153	D7	TCD7	Clock timer data 1 Hz	1	Hiç	gh		$\overline{}$	Low	Х	R	
divider register	(B)	D6	TCD6	Clock timer data 2 Hz	-	Hiç	_		_	Low	X	R	
		D5	TCD5	Clock timer data 4 Hz		Hiç	_		0	Low	Х	R	
		D4	TCD4	Clock timer data 8 Hz	1	Hiç	gh		0	Low	Х	R	
		D3	TCD3	Clock timer data 16 Hz	-	Ηiς	_		_	Low	Х	R	
		D2	TCD2	Clock timer data 32 Hz	-	Ηiς	_		$\overline{}$	Low	Х	R	
		D1	TCD1	Clock timer data 64 Hz	-	Hiç	_		0	Low	Х	R	
		D0	TCD0	Clock timer data 128 Hz	1	Hiç	gh		0	Low	Х	R	
Clock timer	0040154	D7-6	-	reserved					-		-	-	0 when being read.
second	(B)	D5	TCMD5	Clock timer second counter data			0	to 59	sec	onds	X	R	
register		D4	TCMD4	TCMD5 = MSB							X		
		D3	TCMD3	TCMD0 = LSB							X		
		D2 D1	TCMD2 TCMD1								X		
		D0	TCMD1								X		
Clock timer	0040155	D7-6	-	roconyod							_	l	O whon boing road
minute register	(B)	D7-6	TCHD5	reserved Clock timer minute counter data			_	to 59	- min	utoc	X	R/W	0 when being read.
minute register	(5)	D4	TCHD4	TCHD5 = MSB			0	10 50	J 111111	uics	X	10, 44	
		D3	TCHD3	TCHD0 = LSB							X		
		D2	TCHD2	101.20 = 202							X		
		D1	TCHD1								Х		
		D0	TCHD0								Х		
Clock timer	0040156	D7-5	_	reserved					_		_	_	0 when being read.
hour register	(B)	D4	TCDD4	Clock timer hour counter data				0 to 2	23 ho	urs	Х	R/W	ŭ
_		D3	TCDD3	TCDD4 = MSB	1						Х		
		D2	TCDD2	TCDD0 = LSB	1						Х		
		D1	TCDD1		1						Х		
		D0	TCDD0								Х		
Clock timer	0040157	D7	TCND7	Clock timer day counter data]			to 65		•	Х	R/W	
day (low-order)	(B)	D6	TCND6	(low-order 8 bits)	1		(lo	ow-or	der 8	bits)	Х		
register		D5	TCND5	TCND0 = LSB	1						X		
		D4	TCND4								X		
		D3 D2	TCND3 TCND2		1						X		
		D2 D1	TCND2 TCND1		1						X		
		D0	TCND0		1						X		
Clock timer	0040158	D7	TCND15	Clock timer day counter data	H		0	to 65	5535	davs	X	R/W	
day (high-	(B)	D6	TCND13	(high-order 8 bits)	1					B bits)	×	' ' ' '	
order) register	(2)	D5	TCND13	TCND15 = MSB	1		,	J Ji		,	X		
, 10 11		D4	TCND12		1						Х		
		D3	TCND11		1						Х		
		D2	TCND10		1						Х		
		D1	TCND9		1						Х		
I	I	D0	TCND8		1						Х	I	

4 PERIPHERAL CIRCUITS

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Clock timer	0040159	D7-6	_	reserved	-	_	_	0 when being read.
minute	(B)	D5	TCCH5	Clock timer minute comparison	0 to 59 minutes	Х	R/W	
comparison		D4	TCCH4	data	(Note) Can be set within 0-63.	Х		
register		D3	тссн3	TCCH5 = MSB		Х		
		D2	TCCH2	TCCH0 = LSB		Х		
		D1	TCCH1			Х		
		D0	TCCH0			Х		
Clock timer	004015A	D7-5	-	reserved	-	-	-	0 when being read.
hour	(B)	D4	TCCD4	Clock timer hour comparison data	0 to 23 hours	Х	R/W	
comparison		D3	TCCD3	TCCD4 = MSB	(Note) Can be set within 0-31.	Х		
register		D2	TCCD2	TCCD0 = LSB		Х		
		D1	TCCD1			Х		
		D0	TCCD0			Х		
Clock timer	004015B	D7-5	-	reserved	-	-	-	0 when being read.
day	(B)	D4	TCCN4	Clock timer day comparison data	0 to 31 days	Х	R/W	Compared with
comparison		D3	TCCN3	TCCN4 = MSB		Х		TCND[4:0].
register		D2	TCCN2	TCCN0 = LSB		Х		
		D1	TCCN1			Х		
		D0	TCCN0			Х		

Table 4.2.1 I/O Memory Map (continue)

Subtitimer 0	Register name	Address	Bit	Name	Function		Sett	inç	9	Init.	R/W	Remarks
B-bit timer 0	8-bit timer 0	0040160	D7-3	_	reserved		_	-		T -	-	0 when being read.
Dot	control register	(B)	D2	PTOUT0	8-bit timer 0 clock output control	1	On	0	Off	0	R/W	,
8-bit timer 0			D1	PSET0	8-bit timer 0 preset	1	Preset	0	Invalid	-	W	0 when being read.
register register Section Counter data Counte			D0	PTRUN0	8-bit timer 0 Run/Stop control	1	Run	0	Stop	0	R/W	
Part	8-bit timer 0	0040161	D7	RLD07	8-bit timer 0 reload data		0 to :	25	5	Х	R/W	
Description	reload data	(B)	D6	RLD06	RLD07 = MSB					Х		
B-bit timer 0	register		D5	RLD05	RLD00 = LSB					Х		
B-bit timer 0			D4	RLD04						Х		
B-bit timer 0			D3	RLD03						Х		
Do RLD00 R-D00			D2									
8-bit timer 0			D1									
Counter data register Cou			D0	RLD00						Х		
PTD05	8-bit timer 0	0040162	D7	PTD07	8-bit timer 0 counter data		0 to :	25	5	Х	R	
B-bit timer 1	counter data	(B)	D6	PTD06	PTD07 = MSB					Х		
B-bit timer 1 Control register Control regist	register		D5	PTD05	PTD00 = LSB							
B-bit timer 1 Control register Control regist			D4	PTD04						Х		
B-bit timer 1 Control register Control regist												
B-bit timer 1 Control register Control regist												
Substitumer 1 Control register Control regist												
Control register Control reg			D0	PTD00						Х		
S-bit timer 1		0040164	D7-3				_	-		-	_	0 when being read.
S-bit timer 1 reload data register D0 PTRUN1 S-bit timer 1 Run/Stop control 1 Run 0 Stop 0 R/W	control register	(B)				-				_		
S-bit timer 1 reload data register (B) DF RLD16 RLD14 RLD14 DF RLD15 DF RLD25						-		-		_		0 when being read.
Register Carried data Carried			D0		8-bit timer 1 Run/Stop control	1			! <u> </u>			
D5							0 to :	25	5		R/W	
D4 RLD14 D3 RLD13 D4 RLD14 D5 RLD12 D1 RLD11 D0 RLD10 RLD10 D7 RLD10 RLD10 D7 RLD10 RL		(B)	_									
D3	register				RLD10 = LSB							
D2 RLD12 RLD11 D0 RLD10												
D1 RLD11 D0 RLD10 RLD10												
S-bit timer 1 Counter data register												
S-bit timer 1 Counter data register												
Counter data register						<u> </u>						
D5							0 to :	25	5		R	
D4		(B)	_		_							
D3	register			_	PTD10 = LSB							
D2												
D1 PTD11 D0 PTD10												
B-bit timer 2 Control register (B) D7 3 - reserved - - - 0 when being read.												
S-bit timer 2 Control register (B) D7-3 - reserved - - - 0 when being read.												
Control register (B) D2 PTOUT2 8-bit timer 2 clock output control 1 On 0 Off 0 R/W D1 PSET2 8-bit timer 2 preset 1 Preset 0 Invalid - W 0 when being read. B-bit timer 2 reload data register (B) D7 RLD27 8-bit timer 2 reload data 0 to 255 X R/W RLD26 RLD27 = MSB RLD27 = MSB RLD27 = MSB RLD29 RLD24 RLD24 RLD24 RLD24 X X X	O bit times 2	0040460		1 1010	recented.	H				+		Outhor boing road
D1 PSET2 8-bit timer 2 preset 1 Preset 0 Invalid - W 0 0 0 0 0 0 0 0 0	1			PTOUT2		1	On	_	Off			o when being read.
D0 PTRUN2 8-bit timer 2 Run/Stop control 1 Run 0 Stop 0 R/W	Control register	(6)			·	_				_		0 when being read
S-bit timer 2						-		-		+		o when being read.
reload data register (B) D6 RLD26 D5 RLD25 RLD25 RLD20 = LSB RLD27 = MSB RLD20 = LSB X D4 RLD24 D3 RLD23 RLD23 RLD23 X X	9 hit timer 2	0040460			'	H			<u> </u>	-	_	
register D5 RLD25 RLD20 = LSB X D4 RLD24 X X D3 RLD23 X							0 10 .	20:	3		I K/VV	
D4 RLD24 D3 RLD23		(6)			-							
D3 RLD23 X	register				INEBZO = LOB							
D1 RLD21 X												
D0 RLD20 X												
8-bit timer 2	8-bit timer 2	0040164			8-bit timer 2 counter data	t	0 to	25	5	+	R	
counter data (B) D6 PTD26 PTD27 = MSB X							0 10 .		0		'`	
register D5 PTD25 PTD20 = LSB X		(-,				1						
D4 PTD24 X	3					1						
D3 PTD23						1						
D2 PTD22 X						1						
D1 PTD21 X						1						
D0 PTD20 X						1						

4 PERIPHERAL CIRCUITS

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function		Sett	ting	l	Init.	R/W	Remarks
8-bit timer 3	004016C	D7-3	-	reserved		_	-		-	_	0 when being read.
control register	(B)	D2	PTOUT3	8-bit timer 3 clock output control	1	On	0	Off	0	R/W	
		D1	PSET3	8-bit timer 3 preset	1	Preset	0	Invalid	-	W	0 when being read.
		D0	PTRUN3	8-bit timer 3 Run/Stop control	1	Run	0	Stop	0	R/W	
8-bit timer 3	004016D	D7	RLD37	8-bit timer 3 reload data		0 to	25	5	Х	R/W	
reload data	(B)	D6	RLD36	RLD37 = MSB					Х		
register		D5	RLD35	RLD30 = LSB					Х		
		D4	RLD34						Х		
		D3	RLD33						Х		
		D2	RLD32						Х		
		D1	RLD31						Х		
		D0	RLD30						Х		
8-bit timer 3	004016E	D7	PTD37	8-bit timer 3 counter data		0 to	255	5	Х	R	
counter data	(B)	D6	PTD36	PTD37 = MSB					Х		
register		D5	PTD35	PTD30 = LSB					Х		
		D4	PTD34						Х		
		D3	PTD33						Х		
		D2	PTD32						Х		
		D1	PTD31						Х		
		D0	PTD30						X		

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function		Set	ting	3	Init.	R/W	Remarks
Watchdog	0040170	D7	WRWD	EWD write protection	1	Write enabled	0	Write-protect	0	R/W	
timer write-	(B)	D6-0	_	-		-	_		_	-	0 when being read.
protect register					L						
Watchdog	0040171	D7-2	-	_		-			-	-	0 when being read.
timer enable	(B)	D1	EWD	Watchdog timer enable	1	NMI enabled	0	NMI disabled	0	R/W	
register		D0	-	-		=	-		-	-	0 when being read.
8-bit timer 4	0040174	D7-3	_	reserved		_	_		-	-	0 when being read.
control register	(B)	D2	PTOUT4	8-bit timer 4 clock output control	1	On	0	Off	0	R/W	
		D1	PSET4	8-bit timer 4 preset	1	Preset	0	Invalid	-	W	0 when being read.
		D0	PTRUN4	8-bit timer 4 Run/Stop control	1	Run	0	Stop	0	R/W	
8-bit timer 4	0040175	D7	RLD47	8-bit timer 4 reload data		0 to	25	5	Х	R/W	
reload data	(B)	D6	RLD46	RLD47 = MSB					Х		
register		D5	RLD45	RLD40 = LSB					Х		
		D4	RLD44						Х		
		D3	RLD43						Х		
		D2	RLD42						Х		
		D1	RLD41						Х		
		D0	RLD40						Х		
8-bit timer 4	0040176	D7	PTD47	8-bit timer 4 counter data		0 to	25	5	Х	R	
counter data	(B)	D6	PTD46	PTD47 = MSB					Х		
register		D5	PTD45	PTD40 = LSB					Х		
		D4	PTD44						Х		
		D3	PTD43						Х		
		D2	PTD42						Х		
		D1	PTD41						X		
		D0	PTD40		L				Х		
8-bit timer 5	0040178	D7-3	-	reserved	L	-	_				0 when being read.
control register	(B)	D2	PTOUT5	8-bit timer 5 clock output control	1		0	Off	0	R/W	
		D1	PSET5	8-bit timer 5 preset	1		0	Invalid	-	W	0 when being read.
		D0	PTRUN5	8-bit timer 5 Run/Stop control	1		_	Stop	0	R/W	
8-bit timer 5	0040179	D7	RLD57	8-bit timer 5 reload data		0 to	25	5	Х	R/W	
reload data	(B)	D6	RLD56	RLD57 = MSB					X		
register		D5	RLD55	RLD50 = LSB					X		
		D4	RLD54						X		
		D3	RLD53						X		
		D2	RLD52						X		
		D1 D0	RLD51						X		
0.1.44	004045:		RLD50	lating 5 , i.e.	H		05			<u> </u>	
8-bit timer 5	004017A	D7	PTD57	8-bit timer 5 counter data		0 to	25	5	X	R	
counter data	(B)	D6	PTD56	PTD57 = MSB					X		
register		D5	PTD55	PTD50 = LSB					X		
		D4	PTD54						X		
		D3 D2	PTD53 PTD52						X		
		D2	PTD52 PTD51						X		
		D1	PTD51						X		
			L 1 D20		<u> </u>				_ ^		

4 PERIPHERAL CIRCUITS

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Г		s	etting	1	Init.	R/W	Remarks
Power control	0040180	D7	CLKDT1	System clock division ratio	С	LKD	T[1:0]	Div	rision ratio	0	R/W	
register	(B)	D6	CLKDT0	selection	Ė	1	1		1/8	0		
	, ,					1	0		1/4			
						0	1		1/2			
						0	0		1/1			
		D5	PSCON	Prescaler On/Off control	1	On		0	Off	1	R/W	
		D4-3	-	reserved				_		0	-	Writing 1 not allowed.
		D2	CLKCHG	CPU operating clock switch	1	os	C3	0	OSC1	1	R/W	
		D1	SOSC3	High-speed (OSC3) oscillation On/Off	1	On		0	Off	1	R/W	
		D0	SOSC1	Low-speed (OSC1) oscillation On/Off	1	On		0	Off	1	R/W	
Prescaler clock	0040181	D7-1	-	reserved				_		0	-	
select register	(B)	D0	PSCDT0	Prescaler clock selection	1	os	C1	0	OSC3/PLL	0	R/W	
Clock option	0040190	D7-4	-	=				-		-	-	0 when being read.
register	(B)	D3	HLT2OP	HALT clock option	1	On		0	Off	0	R/W	
		D2	8T1ON	OSC3-stabilize waiting function	1	Off		0	On	1	R/W	
		D1	-	reserved				_		0	-	Do not write 1.
		D0	PF10N	OSC1 external output control	1	On		0	Off	0	R/W	
Power control	004019E	D7	CLGP7	Power control register protect flag	W	riting	10010	110 (0	x96)	0	R/W	
protect register	(B)	D6	CLGP6		rei	move	es the w	rite p	rotection of	0		
		D5	CLGP5		the	e pov	wer con	trol re	gister	0		
		D4	CLGP4		(0:	x401	80) and	the c	lock option	0		
		D3	CLGP3		re	giste	r(0x401	90).		0		
		D2	CLGP2		W	riting	anothe	r valu	e set the	0		
		D1	CLGP1		wr	ite p	rotectio	n.		0		
		D0	CLGP0							0		

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function			S	ettin	9	Init.	R/W	Remarks
Serial I/F Ch.0	00401E0	D7	TXD07	Serial I/F Ch.0 transmit data			0x0 to	0xFF	(0x7F)	Х	R/W	7-bit asynchronous
transmit data	(B)	D6	TXD06	TXD07(06) = MSB						Χ		mode does not use
register		D5	TXD05	TXD00 = LSB						Χ		TXD07.
		D4	TXD04							Χ		
		D3	TXD03							Χ		
		D2	TXD02							Χ		
		D1	TXD01							Χ		
		D0	TXD00							Х		
Serial I/F Ch.0	00401E1	D7	RXD07	Serial I/F Ch.0 receive data			0x0 to	0xFF	(0x7F)	Х	R	7-bit asynchronous
receive data	(B)	D6	RXD06	RXD07(06) = MSB						Χ		mode does not use
register		D5	RXD05	RXD00 = LSB						Х		RXD07 (fixed at 0).
		D4	RXD04							Χ		
		D3	RXD03							Χ		
		D2	RXD02							Χ		
		D1	RXD01							Χ		
		D0	RXD00							Χ		
Serial I/F Ch.0	00401E2	D7-6	-	-				_		_	-	0 when being read.
status register	(B)	D5	TEND0	Ch.0 transmit-completion flag	1	Tra	nsmittin	g 0	End	0	R	
		D4	FER0	Ch.0 flaming error flag	1	Err	ror	0	Normal	0	R/W	Reset by writing 0.
		D3	PER0	Ch.0 parity error flag	1	Err	ror	0	Normal	0	R/W	Reset by writing 0.
		D2	OER0	Ch.0 overrun error flag	1	Err	ror	0	Normal	0	R/W	Reset by writing 0.
		D1	TDBE0	Ch.0 transmit data buffer empty	1	Em	npty	0	Buffer full	1	R	
		D0	RDBF0	Ch.0 receive data buffer full	1	Bu	ffer full	0	Empty	0	R	
Serial I/F Ch.0	00401E3	D7	TXEN0	Ch.0 transmit enable	1	En	abled	0	Disabled	0	R/W	
control register	(B)	D6	RXEN0	Ch.0 receive enable	1	En	abled	0	Disabled	0	R/W	
		D5	EPR0	Ch.0 parity enable	1	Wit	th parity	y 0	No parity	Χ	R/W	Valid only in
		D4	PMD0	Ch.0 parity mode selection	1	Od	ld	0	Even	Χ	R/W	asynchronous mode.
		D3	STPB0	Ch.0 stop bit selection		2 b		0	1 bit	Χ	R/W	
		D2	SSCK0	Ch.0 input clock selection	1	#S	CLK0	0	Internal clock	Χ	R/W	
		D1	SMD01	Ch.0 transfer mode selection	S	MD	0[1:0]	Tra	nsfer mode	Χ	R/W	
		D0	SMD00			1		8-bit	asynchronous	Χ		
						1	0		asynchronous			
						0	1		k sync. Slave			
					(0	0	Clock	sync. Master			
Serial I/F Ch.0	00401E4	D7-5	-	_						_	_	0 when being read.
IrDA register	(B)	D4	DIVMD0	Ch.0 async. clock division ratio	_	1/8		0	1/16	Х	R/W	
		D3	IRTL0	Ch.0 IrDA I/F output logic inversion	_	_	rerted	0	Direct	Χ	R/W	Valid only in
		D2	IRRL0	Ch.0 IrDA I/F input logic inversion	1		erted	0	Direct	Х	R/W	asynchronous mode.
		D1	IRMD01	Ch.0 interface mode selection	-		0[1:0]	_	/F mode	Χ	R/W	
		D0	IRMD00			1	1		eserved	Χ		
						1	0		rDA 1.0			
						0	1		eserved			
						0	0	G	eneral I/F			

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	<u> </u>	Set		1	Init.	R/W	Remarks
Serial I/F Ch.1		D7	TXD17						X	R/W	
transmit data	00401E5		TXD16	Serial I/F Ch.1 transmit data		0x0 to 0x	rr(UX/F)	X	R/VV	7-bit asynchronous
	(B)	D6 D5	TXD16	TXD17(16) = MSB TXD10 = LSB					X		mode does not use TXD17.
register			TXD13	TXD10 = LSB							IADI7.
		D4							X		
		D3	TXD13 TXD12						X		
		D2							X		
		D1 D0	TXD11 TXD10						X		
				<u> </u>	_						
Serial I/F Ch.1	00401E6	D7	RXD17	Serial I/F Ch.1 receive data		0x0 to 0x	FF(0x7F)	Х	R	7-bit asynchronous
receive data	(B)	D6	RXD16	RXD17(16) = MSB					X		mode does not use
register		D5	RXD15	RXD10 = LSB					X		RXD17 (fixed at 0).
		D4	RXD14						X		
		D3	RXD13						X		
		D2	RXD12						X		
		D1	RXD11						X		
		D0	RXD10						Х		
Serial I/F Ch.1	00401E7	D7-6	-	-	4 1-		_		_	-	0 when being read.
status register	(B)	D5	TEND1	Ch.1 transmit-completion flag	-	Transmitting	_	End	0	R	D 11 11 0
		D4	FER1	Ch.1 flaming error flag	-	Error	-	Normal	0	R/W	Reset by writing 0.
		D3	PER1	Ch.1 parity error flag	-	Error	-	Normal	0	R/W	Reset by writing 0.
		D2	OER1	Ch.1 overrun error flag	-	Error	-	Normal	0	R/W	Reset by writing 0.
		D1	TDBE1	Ch.1 transmit data buffer empty	-	Empty Buffer full	-	Buffer full	0	R	
L		D0	RDBF1	Ch.1 receive data buffer full	+			Empty		R	
Serial I/F Ch.1	00401E8	D7	TXEN1	Ch.1 transmit enable	-	Enabled	_	Disabled	0	R/W	
control register	(B)	D6	RXEN1	Ch.1 receive enable	-	Enabled	_	Disabled	0	R/W	Malial and the
		D5	EPR1	Ch.1 parity enable	-	With parity	-	No parity	X	R/W	Valid only in
		D4	PMD1	Ch.1 parity mode selection	-	Odd	_	Even	X	R/W	asynchronous mode.
		D3 D2	STPB1 SSCK1	Ch.1 stop bit selection Ch.1 input clock selection	-	2 bits #SCLK1	_	1 bit Internal clock	X	R/W R/W	
		D1	SMD11	Ch.1 transfer mode selection	-			nsfer mode	X	R/W	
		D0	SMD11	Cit. I transfer mode selection	1			synchronous	X	IT/VV	
		DU	SIVIDIO		1			synchronous	^		
					0			sync. Slave			
					0	_ _ _ ·		sync. Master			
Serial I/F Ch.1	00401E9	D7-5	_		Ť	1 0 10		ojno mado	_	_	0 when being read.
IrDA register	(B)	D7-3	DIVMD1	Ch.1 async. clock division ratio	1	1/8	_ _	1/16	X	R/W	o when being read.
IIDA register	(5)	D3	IRTL1	Ch.1 IrDA I/F output logic inversion	-	Inverted	_	Direct	X	R/W	Valid only in
		D2	IRRL1	Ch.1 IrDA I/F input logic inversion	-	Inverted	_	Direct	X	R/W	asynchronous mode.
		D1	IRMD11	Ch.1 interface mode selection	_	MD1[1:0]	_	F mode	Х	R/W	
		D0	IRMD10		1			eserved	Х		
					1			rDA 1.0			
					0	1	r	eserved			
					0	0	G	eneral I/F			
Serial I/F Ch.2	00401F0	D7	TXD27	Serial I/F Ch.2 transmit data		0x0 to 0x	FF(0x7F)	Х	R/W	7-bit asynchronous
transmit data	(B)	D6	TXD26	TXD27(26) = MSB				,	Х		mode does not use
register		D5	TXD25	TXD20 = LSB					Χ		TXD27.
	1										
i		D4	TXD24						Х		
		D4 D3							X X		
			TXD24								
		D3	TXD24 TXD23						Х		
		D3 D2	TXD24 TXD23 TXD22						X X		
Serial I/F Ch.2	00401F1	D3 D2 D1	TXD24 TXD23 TXD22 TXD21	Serial I/F Ch.2 receive data		0x0 to 0x	:FF(0x7F)	X X X	R	7-bit asynchronous
Serial I/F Ch.2 receive data	00401F1 (B)	D3 D2 D1 D0	TXD24 TXD23 TXD22 TXD21 TXD20	Serial I/F Ch.2 receive data RXD27(26) = MSB		0x0 to 0x	:FF(0x7F)	X X X	R	7-bit asynchronous mode does not use
	1	D3 D2 D1 D0	TXD24 TXD23 TXD22 TXD21 TXD20 RXD27			0x0 to 0x	:FF(0x7F)	X X X X	R	
receive data	1	D3 D2 D1 D0 D7 D6	TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD24	RXD27(26) = MSB		0x0 to 0x	:FF(0x7F)	X X X X	R	mode does not use
receive data	1	D3 D2 D1 D0 D7 D6 D5 D4 D3	TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD24 RXD23	RXD27(26) = MSB		0x0 to 0x	 :FF(0x7F)	X X X X X X X	R	mode does not use
receive data	1	D3 D2 D1 D0 D7 D6 D5 D4 D3 D2	TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD24 RXD23 RXD22	RXD27(26) = MSB		0x0 to 0x	:FF(0x7F)	x x x x x x x x	R	mode does not use
receive data	1	D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1	TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD24 RXD23 RXD22 RXD21	RXD27(26) = MSB		0x0 to 0x	:FF(0x7F)	x x x x x x x x x	R	mode does not use
receive data register	(B)	D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0	TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD24 RXD23 RXD22	RXD27(26) = MSB RXD20 = LSB		0x0 to 0x	:FF(0x7F)	x x x x x x x x	R	mode does not use RXD27 (fixed at 0).
receive data register Serial I/F Ch.2	(B) 00401F2	D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7-6	TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD24 RXD23 RXD22 RXD21 RXD20	RXD27(26) = MSB RXD20 = LSB		-			x x x x x x x x x x x	_	mode does not use
receive data register	(B)	D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D5 D5	TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD24 RXD23 RXD22 RXD21 RXD20 - TEND2	RXD27(26) = MSB RXD20 = LSB reserved Ch.2 transmit-completion flag	-	- Transmitting	0	End	x x x x x x x x x x x	_ R	mode does not use RXD27 (fixed at 0). 0 when being read.
receive data register Serial I/F Ch.2	(B) 00401F2	D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7–6 D5	TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD24 RXD23 RXD22 RXD21 RXD20 - TEND2 FER2	RXD27(26) = MSB RXD20 = LSB reserved Ch.2 transmit-completion flag Ch.2 flaming error flag	1 1	- Transmitting Error	- 0 0	End Normal	x x x x x x x x x x x x	– R R/W	mode does not use RXD27 (fixed at 0). 0 when being read. Reset by writing 0.
receive data register Serial I/F Ch.2	(B) 00401F2	D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7–6 D5 D4 D3	TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD24 RXD23 RXD22 RXD21 RXD20 - TEND2 FER2 PER2	RXD27(26) = MSB RXD20 = LSB reserved Ch.2 transmit-completion flag Ch.2 flaming error flag Ch.2 parity error flag	1 I	- Transmitting Error Error	0 0 0	End Normal Normal	X X X X X X X X X X O O	- R R/W R/W	mode does not use RXD27 (fixed at 0). 0 when being read. Reset by writing 0. Reset by writing 0.
receive data register Serial I/F Ch.2	(B) 00401F2	D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5	TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD24 RXD23 RXD22 RXD21 RXD20 - TEND2 FER2 PER2 OER2	RXD27(26) = MSB RXD20 = LSB reserved Ch.2 transmit-completion flag Ch.2 flaming error flag Ch.2 parity error flag Ch.2 overrun error flag	1 I 1 I	Transmitting Error Error Error	0 0 0	End Normal Normal Normal	X X X X X X X X X X X O O	_ R R/W R/W	mode does not use RXD27 (fixed at 0). 0 when being read. Reset by writing 0.
receive data register Serial I/F Ch.2	(B) 00401F2	D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7–6 D5 D4 D3	TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD24 RXD23 RXD22 RXD21 RXD20 - TEND2 FER2 PER2	RXD27(26) = MSB RXD20 = LSB reserved Ch.2 transmit-completion flag Ch.2 flaming error flag Ch.2 parity error flag	1 1 1 1	- Transmitting Error Error	0 0 0 0	End Normal Normal	X X X X X X X X X X O O	- R R/W R/W	mode does not use RXD27 (fixed at 0). 0 when being read. Reset by writing 0. Reset by writing 0.

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function			Setting	3	Init.	R/W	Remarks
Serial I/F Ch.2	00401F3	D7	TXEN2	Ch.2 transmit enable	1 Er	nabled	То	Disabled	0	R/W	
control register	(B)	D6	RXEN2	Ch.2 receive enable	_	nabled	0	Disabled	0	R/W	
	. ,	D5	EPR2	Ch.2 parity enable	-	ith parit	y 0	No parity	Х	R/W	Valid only in
		D4	PMD2	Ch.2 parity mode selection	-	dd	0	Even	Х	R/W	asynchronous mode.
		D3	STPB2	Ch.2 stop bit selection	1 2	bits	0	1 bit	Х	R/W	1
		D2	SSCK2	Ch.2 input clock selection	1 #5	SCLK2	0	Internal clock	Х	R/W	
		D1	SMD21	Ch.2 transfer mode selection	SME	02[1:0]	Tra	nsfer mode	Х	R/W	
		D0	SMD20		1	1	8-bit a	asynchronous	Х		
					1	0	7-bit a	asynchronous			
					0	1	Cloc	k sync. Slave			
					0	0	Clock	sync. Master			
Serial I/F Ch.2	00401F4	D7-5	_	reserved			_		_	_	0 when being read.
IrDA register	(B)	D4	DIVMD2	Ch.2 async. clock division ratio	1 1/	8	0	1/16	Х	R/W	J J
	, ,	D3	IRTL2	Ch.2 IrDA I/F output logic inversion	1 In	verted	0	Direct	Х	R/W	Valid only in
		D2	IRRL2	Ch.2 IrDA I/F input logic inversion	1 In	verted	0	Direct	Х	R/W	asynchronous mode.
		D1	IRMD21	Ch.2 interface mode selection	IRMI	02[1:0]	l I	/F mode	Х	R/W	
		D0	IRMD20		1	1	1	eserved	Х		
					1	0		rDA 1.0			
					0	1	ı	eserved			
					0	0	G	eneral I/F	<u></u>	<u>L</u> _	
Serial I/F Ch.3	00401F5	D7	TXD37	Serial I/F Ch.3 transmit data		0x0 to	0xFF	(0x7F)	Х	R/W	7-bit asynchronous
transmit data	(B)	D6	TXD36	TXD37(36) = MSB					Х		mode does not use
register	, ,	D5	TXD35	TXD30 = LSB					Х		TXD37.
		D4	TXD34						Х		
		D3	TXD33						Х		
		D2	TXD32						Х		
		D1	TXD31						Х		
		D0	TXD30						Х		
Serial I/F Ch.3	00401F6	D7	RXD37	Serial I/F Ch.3 receive data		0x0 to	0xFF	(0x7F)	Х	R	7-bit asynchronous
receive data	(B)	D6	RXD36	RXD37(36) = MSB				,	Х		mode does not use
register		D5	RXD35	RXD30 = LSB					Х		RXD37 (fixed at 0).
		D4	RXD34						Х		
		D3	RXD33						Х		
		D2	RXD32						Х		
		D1	RXD31						Х		
		D0	RXD30						Х		
Serial I/F Ch.3	00401F7	D7-6	-	reserved					-	_	0 when being read.
status register	(B)	D5	TEND3	Ch.3 transmit-completion flag	_	ansmittir	ng 0	End	0	R	
		D4	FER3	Ch.3 flaming error flag	-	ror	0	Normal	0	R/W	Reset by writing 0.
		D3	PER3	Ch.3 parity error flag	-	ror	0	Normal	0	R/W	Reset by writing 0.
		D2	OER3	Ch.3 overrun error flag	-	ror	0	Normal	0	R/W	Reset by writing 0.
		D1	TDBE3	Ch.3 transmit data buffer empty	_	npty	0	Buffer full	1	R	
		D0	RDBF3	Ch.3 receive data buffer full		uffer full	0	Empty	0	R	
Serial I/F Ch.3	00401F8	D7	TXEN3	Ch.3 transmit enable	-	nabled	0	Disabled	0	R/W	
control register	(B)	D6	RXEN3	Ch.3 receive enable	_	nabled	0	Disabled	0	R/W	
		D5	EPR3	Ch.3 parity enable	_	ith parit	_	No parity	Х	R/W	Valid only in
		D4	PMD3	Ch.3 parity mode selection	_	dd	0	Even	Х	R/W	asynchronous mode.
		D3	STPB3	Ch.3 stop bit selection	-	bits	0	1 bit	X	R/W	
		D2	SSCK3	Ch.3 input clock selection	_	SCLK3		Internal clock	X	R/W	
		D1	SMD31	Ch.3 transfer mode selection		3[1:0]	_	nsfer mode	X	R/W	
		D0	SMD30		1	1		asynchronous	Х		
					1	0		asynchronous			
					0	1 0	ı	k sync. Slave sync. Master			
Sorial I/E Ch 2	00401F9	D7 5		recorned			Cioci	ogno. Masiel		_	O whon hoing road
Serial I/F Ch.3		D7-5	- DIVMD3	reserved Ch 3 async clock division ratio	1 1/	Ω	<u> </u>	1/16	X	R/W	0 when being read.
IrDA register	(B)	D4	IRTL3	Ch.3 async. clock division ratio Ch.3 IrDA I/F output logic inversion	-	8 verted	0	1/16 Direct	X	R/W	Valid only in
		D3	IRRL3	Ch.3 IrDA I/F output logic inversion	-	verted		Direct	X	R/W	Valid only in asynchronous mode.
		D2 D1	IRMD31	Ch.3 interface mode selection		03[1:0]	0	/F mode	X	R/W	asynchionous mode.
		D0	IRMD31	On.5 Interface mode selection	1 1	1	_	eserved	X	17/44	
		טען	IIVINIDOU		1	0		rDA 1.0	^		
					0	1	l	eserved			
					0	0	l	eserved eneral I/F			
					U	1 0		ciiciai I/F		<u> </u>	l

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Ė	`		etting	Init.	R/W	Remarks
		_			\vdash						I\GIIIai KS
A/D conversion	1	D7	ADD7 ADD6	A/D converted data				to 0x3FF	0	R	
result (low-	(B)	D6	ADD5	(low-order 8 bits)			(IOW-O	rder 8 bits)	0		
order) register		D5		ADD0 = LSB					0		
		D4	ADD4						0		
		D3	ADD3						0		
		D2 D1	ADD2 ADD1						0		
		D0	ADD1						0		
• • •	0040044				\vdash						
A/D conversion	1	D7-2	-	- -				-	-	-	0 when being read.
result (high-	(B)	D1	ADD9 ADD8	A/D converted data				to 0x3FF	0	R	
order) register		D0	ADD6	(high-order 2 bits) ADD9 = MSB	<u> </u>		(nign-c	order 2 bits)	0		
A/D trigger	0040242	D7-6	-	-				- -	-	-	0 when being read.
register	(B)	D5	MS	A/D conversion mode selection	_			s 0 Normal	0	R/W	
		D4	TS1	A/D conversion trigger selection	_	SĮ	1:0]	Trigger	0	R/W	
		D3	TS0		1		1	#ADTRG pin	0		
					1		0	8-bit timer 0			
					0	- 1	1	16-bit timer 0			
		D2	CH2	A/D conversion shannel status	0	_	0	Software	_	R	
		D2		A/D conversion channel status		_	2:0]	Channel	0	K	
		D1	CH1 CH0		1	1		AD7	0		
		D0	CHU		1	1		AD6	0		
					1	0		AD5			
					1	l		AD4			
					0	1		AD3 AD2			
					0	0		AD2 AD1			
					0	0		AD1			
A /D = b = I	0040040	D7-6					101	ADO			0bb:
A/D channel	0040243	D7-6	CE2	A/D convertor		·E1′	2:01	End channel	0	R/W	0 when being read.
register	(B)	D5	CE2 CE1	A/D converter end channel selection	1	, <u> </u>	2:0]	AD7	0	IK/VV	
		D3	CE0	end channel selection	1	1		AD7	0		
		53	CLU		1	0		AD5	"		
					1	0		AD4			
					0	1		AD3			
					0	1		AD2			
					0	0		AD1			
					0	0		AD0			
		D2	CS2	A/D converter	_	_	2:0]	Start channel	0	R/W	
		D1	CS1	start channel selection	1	1	1	AD7	0		
		D0	CS0		1	1	0	AD6	0		
					1	0	1	AD5			
					1	0	0	AD4			
					0	1	1	AD3			
					0	1	0	AD2			
					0	0	1	AD1			
					0	0	0	AD0			
A/D enable	0040244	D7-4	-	-				-	-	-	0 when being read.
register	(B)	D3	ADF	Conversion-complete flag	1 (Cor	mpleted	d 0 Run/Standby	0	R	Reset when ADD is read.
		D2	ADE	A/D enable	1 E	Ena	abled	0 Disabled	0	R/W	
		D1	ADST	A/D conversion control/status	1 8	Sta	rt/Run	0 Stop	0	R/W	
		D0	OWE	Overwrite error flag	1 E	Erro	or	0 Normal	0	R/W	Reset by writing 0.
A/D sampling	0040245	D7-2	-	-			_	_	_	_	0 when being read.
register	(B)	D1	ST1	Input signal sampling time setup	S	T[1	1:0]	Sampring time	1	R/W	Use with 9 clocks.
	` ′	D0	ST0		1	_	1	9 clocks	1		
		-			1	- 1	0	7 clocks	'		
					0	- 1	1	5 clocks			
					0	- 1	0	3 clocks			
			·	1	<u> </u>						

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Port input 0/1	0040260	D7	-	reserved	_	-	<u> </u>	0 when being read.
interrupt	(B)	D6	PP1L2	Port input 1 interrupt level	0 to 7	X	R/W	l monacing reserv
priority register	` ,	D5	PP1L1			X		
		D4	PP1L0			X		
		D3	-	reserved	-		_	0 when being read.
		D2	PP0L2	Port input 0 interrupt level	0 to 7	X	R/W	
		D1	PP0L1			X		
		D0	PP0L0			Х		
Port input 2/3	0040261	D7	-	reserved	-		-	0 when being read.
interrupt	(B)	D6	PP3L2	Port input 3 interrupt level	0 to 7	X	R/W	
priority register		D5 D4	PP3L1 PP3L0			X		
		D3	-	reserved	_	 ^		0 when being read.
		D3	PP2L2	Port input 2 interrupt level	0 to 7	X	R/W	o when being read.
		D1	PP2L1	The strain of th		X		
		D0	PP2L0			X		
Key input	0040262	D7	i_	reserved	_	T -	_	0 when being read.
interrupt	(B)	D6	PK1L2	Key input 1 interrupt level	0 to 7	X	R/W	J T T T T T T T T T T T T T T T T T T T
priority register		D5	PK1L1			X		
		D4	PK1L0			Х		
		D3	-	reserved	-	-	-	0 when being read.
		D2	PK0L2	Key input 0 interrupt level	0 to 7	X	R/W	
		D1	PK0L1			X		
		D0	PK0L0	<u> </u>		X	<u> </u>	
High-speed	0040263	D7	- DUCD41 C	reserved	- 0 to 7		- D ^ ^ ′	0 when being read.
DMA Ch.0/1 interrupt	(B)	D6 D5	PHSD1L2 PHSD1L1	High-speed DMA Ch.1 interrupt level	0 to 7	X	R/W	
priority register		D3	PHSD1L0	Interrupt level		x x		
priority register		D3	-	reserved	_		-	0 when being read.
		D2	PHSD0L2	High-speed DMA Ch.0	0 to 7	X	R/W	o whom being read.
		D1	PHSD0L1	interrupt level		X		
		D0	PHSD0L0			X		
High-speed	0040264	D7	-	reserved	-	Τ-	_	0 when being read.
DMA Ch.2/3	(B)	D6	PHSD3L2	High-speed DMA Ch.3	0 to 7	X	R/W	
interrupt		D5	PHSD3L1	interrupt level		X		
priority register		D4	PHSD3L0			X		
		D3	-	reserved	-	-	-	0 when being read.
		D2	PHSD2L2 PHSD2L1	High-speed DMA Ch.2	0 to 7	X	R/W	
		D1 D0	PHSD2L1	interrupt level		X		
IDMA interrunt	0040065		FIISDZEU			^ _		O when being read
IDMA interrupt priority register	0040265 (B)	D7-3 D2	PDM2	reserved IDMA interrupt level	0 to 7	X	R/W	0 when being read.
priority register	(6)	D1	PDM1	IDMA Interrupt level	0 10 7	X	17/44	
		D0	PDM0			X		
16-bit timer 0/1	0040266	D7	-	reserved	_	T -	-	0 when being read.
interrupt	(B)	D6	P16T12	16-bit timer 1 interrupt level	0 to 7	Х	R/W	
priority register		D5	P16T11			Х		
		D4	P16T10			Х		
		D3	-	reserved	_		-	0 when being read.
		D2	P16T02	16-bit timer 0 interrupt level	0 to 7	X	R/W	
		D1	P16T01 P16T00			X		
46 hit ti 0/0	0040007	D0		recented.				O when he'r rand
16-bit timer 2/3	0040267	D7	- D16T32	reserved 16-bit timer 3 interrupt level	0 to 7	- V	P///	0 when being read.
interrupt priority register	(B)	D6 D5	P16T32 P16T31	ווים-טוג ווווופו א ווונפודעpt level	0 to 7	X	R/W	
priority register		D3	P16T30			x		
		D3	-	reserved	-	_	-	0 when being read.
		D2	P16T22	16-bit timer 2 interrupt level	0 to 7	Х	R/W	<u> </u>
		D1	P16T21			Х		
		D0	P16T20			Х		
16-bit timer 4/5	0040268	D7	-	reserved	_	-	L-	0 when being read.
interrupt	(B)	D6	P16T52	16-bit timer 5 interrupt level	0 to 7	Х	R/W	
priority register		D5	P16T51			Х		
		D4	P16T50			X	ļ	
		D3	- D46T40	reserved	04-7	- V	- D^4	0 when being read.
		D2	P16T42	16-bit timer 4 interrupt level	0 to 7	X	R/W	
		D1 D0	P16T41 P16T40			X		
		טט	F 10140		l	^		

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
8-bit timer,	0040269	D7	-	reserved		-	_	0 when being read.
serial I/F Ch.0	(B)	D6	PSIO02	Serial interface Ch.0	0 to 7	Х	R/W	
interrupt		D5	PSIO01	interrupt level		Х		
priority register		D4	PSIO00			Х		
		D3	-	reserved	<u> </u>	-	-	0 when being read.
		D2	P8TM2	8-bit timer 0–5 interrupt level	0 to 7	X	R/W	
		D1	P8TM1			X		
		D0	P8TM0			Х		
Serial I/F Ch.1,	004026A	D7	-	reserved			_	0 when being read.
A/D interrupt	(B)	D6	PAD2	A/D converter interrupt level	0 to 7	Х	R/W	
priority register		D5	PAD1			Х		
		D4	PAD0			X		
		D3	-	reserved	<u> </u>		_	0 when being read.
		D2	PSIO12	Serial interface Ch.1	0 to 7	Х	R/W	
		D1	PSIO11	interrupt level		X		
		D0	PSIO10			X		
Clock timer	004026B	D7-3	-	reserved	_		_	Writing 1 not allowed.
interrupt	(B)	D2	PCTM2	Clock timer interrupt level	0 to 7	X	R/W	
priority register		D1	PCTM1			X		
		D0	PCTM0			X		
Port input 4/5	004026C	D7	-	reserved	_	_	-	0 when being read.
interrupt	(B)	D6	PP5L2	Port input 5 interrupt level	0 to 7	Х	R/W	
priority register		D5	PP5L1			Х		
		D4	PP5L0			Х		
		D3	-	reserved	<u> </u>		-	0 when being read.
		D2	PP4L2	Port input 4 interrupt level	0 to 7	X	R/W	
		D1	PP4L1			X		
		D0	PP4L0			Х		
Port input 6/7	004026D	D7	-	reserved	<u> </u>	_	-	0 when being read.
interrupt	(B)	D6	PP7L2	Port input 7 interrupt level	0 to 7	Х	R/W	
priority register		D5	PP7L1			Х		
		D4	PP7L0			Х		
		D3	-	reserved		-	-	0 when being read.
		D2	PP6L2	Port input 6 interrupt level	0 to 7	X	R/W	
		D1	PP6L1			X		
		D0	PP6L0			X	_	
Serial I/F	004026E	D7	-	reserved		-	_	0 when being read.
Ch.2/3	(B)	D6	PSIO32	Serial interface Ch.3	0 to 7	X	R/W	
interrupt		D5	PSIO31	interrupt level		X		
priority register		D4	PSIO30			Х		
		D3	-	reserved	-	-	-	0 when being read.
		D2	PSIO22	Serial interface Ch.2	0 to 7	X	R/W	
		D1	PSIO21	interrupt level		X		
		D0	PSIO20			Х		

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	T	Se	tting	1	Init.	R/W	Remarks
Key input,	0040270	D7-6	_	reserved	t				_	_	0 when being read.
port input 0–3	(B)	D5	EK1	Key input 1	1	Enabled	0	Disabled	0	R/W	
interrupt	. ,	D4	EK0	Key input 0	1				0	R/W	1
enable register		D3	EP3	Port input 3					0	R/W	1
		D2	EP2	Port input 2					0	R/W	1
		D1	EP1	Port input 1	1				0	R/W	1
		D0	EP0	Port input 0	1				0	R/W	1
DMA interrupt	0040271	D7-5	_	reserved	İ		_	•	i _	_	0 when being read.
enable register	(B)	D4	EIDMA	IDMA	1	Enabled	0	Disabled	0	R/W	
	. ,	D3	EHDM3	High-speed DMA Ch.3	1				0	R/W	İ
		D2	EHDM2	High-speed DMA Ch.2	1				0	R/W	1
		D1	EHDM1	High-speed DMA Ch.1	1				0	R/W	1
		D0	EHDM0	High-speed DMA Ch.0	1				0	R/W	1
16-bit timer 0/1	0040272	D7	E16TC1	16-bit timer 1 comparison A	1	Enabled	0	Disabled	0	R/W	
interrupt	(B)	D6	E16TU1	16-bit timer 1 comparison B	1		ľ		0	R/W	
enable register	(-)	D5-4	-	reserved	T		_		-	-	0 when being read.
		D3	E16TC0	16-bit timer 0 comparison A	1	Enabled	0	Disabled	0	R/W	ŭ
		D2	E16TU0	16-bit timer 0 comparison B	1				0	R/W	1
		D1-0	_	reserved		•	-	•	-	-	0 when being read.
16-bit timer 2/3	0040273	D7	E16TC3	16-bit timer 3 comparison A	1	Enabled	То	Disabled	0	R/W	
interrupt	(B)	D6	E16TU3	16-bit timer 3 comparison B	1	21100100	ľ	Dioabioa	0	R/W	
enable register	(-,	D5-4	-	reserved			_	I	-	-	0 when being read.
		D3	E16TC2	16-bit timer 2 comparison A	1	Enabled	0	Disabled	0	R/W	Jan Jan Jan Jan Jan Jan Jan Jan Jan Jan
		D2	E16TU2	16-bit timer 2 comparison B	1				0	R/W	1
		D1-0	_	reserved			_		-	-	0 when being read.
16-bit timer 4/5	0040274	D7	E16TC5	16-bit timer 5 comparison A	1	Enabled	То	Disabled	0	R/W	
interrupt	(B)	D6	E16TU5	16-bit timer 5 comparison B	1		ľ		0	R/W	
enable register	. ,	D5-4	_	reserved			_	ı	-	-	0 when being read.
		D3	E16TC4	16-bit timer 4 comparison A	1	Enabled	0	Disabled	0	R/W	Ŭ
		D2	E16TU4	16-bit timer 4 comparison B					0	R/W	1
		D1-0	-	reserved		•	_	•	-	_	0 when being read.
8-bit timer	0040275	D7-4	-	reserved			_		-	- I	0 when being read.
interrupt	(B)	D3	E8TU3	8-bit timer 3 underflow	1	Enabled	0	Disabled	0	R/W	
enable register		D2	E8TU2	8-bit timer 2 underflow					0	R/W]
		D1	E8TU1	8-bit timer 1 underflow					0	R/W	
		D0	E8TU0	8-bit timer 0 underflow							
Serial I/F Ch.0/1		D0							0	R/W	
intours.	0040276	D7-6	-	reserved	$\frac{1}{1}$		<u></u>		0	R/W	0 when being read.
interrupt	0040276 (B)		- ESTX1	reserved SIF Ch.1 transmit buffer empty	1	Enabled	_ _ 0	Disabled	_	R/W - R/W	0 when being read.
enable register		D7-6	- ESTX1 ESRX1		1	Enabled	_ _ 0	Disabled	_	-	0 when being read.
		D7–6 D5		SIF Ch.1 transmit buffer empty	1	Enabled	0	Disabled	_ 0	– R/W	0 when being read.
		D7-6 D5 D4	ESRX1 ESERR1 ESTX0	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty	1	Enabled	0	Disabled	0 0 0 0	- R/W R/W R/W	0 when being read.
		D7-6 D5 D4 D3 D2 D1	ESRX1 ESERR1 ESTX0 ESRX0	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full	1	Enabled	0	Disabled	- 0 0 0 0	R/W R/W R/W R/W	0 when being read.
		D7–6 D5 D4 D3 D2	ESRX1 ESERR1 ESTX0	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty	1	Enabled	0	Disabled	0 0 0 0	- R/W R/W R/W	0 when being read.
		D7-6 D5 D4 D3 D2 D1	ESRX1 ESERR1 ESTX0 ESRX0	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full	1	Enabled	0	Disabled	- 0 0 0 0	R/W R/W R/W R/W	0 when being read. 0 when being read.
Port input 4–7, clock timer,	(B)	D7-6 D5 D4 D3 D2 D1	ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 - EP7	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full SIF Ch.0 receive error		Enabled Enabled	_	Disabled	- 0 0 0 0 0 0 - 0	R/W R/W R/W R/W R/W R/W	
Port input 4–7, clock timer, A/D interrupt	(B) 0040277	D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4	ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 - EP7 EP6	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full SIF Ch.0 receive error reserved Port input 7 Port input 6			_		- 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W	
Port input 4–7, clock timer,	(B) 0040277	D7-6 D5 D4 D3 D2 D1 D0 D7-6	ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 - EP7	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full SIF Ch.0 receive error reserved Port input 7			_		- 0 0 0 0 0 0 - 0	R/W R/W R/W R/W R/W R/W R/W R/W	
Port input 4–7, clock timer, A/D interrupt	(B) 0040277	D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D3	ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 - EP7 EP6 EP5 EP4	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full SIF Ch.0 receive buffer full SIF Ch.0 receive error reserved Port input 7 Port input 6 Port input 5 Port input 4			_		- 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W	
Port input 4–7, clock timer, A/D interrupt	(B) 0040277	D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D3 D2 D1 D1 D5 D4 D3 D2 D1	ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 - EP7 EP6 EP5 EP4 ECTM	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full SIF Ch.0 receive error reserved Port input 7 Port input 6 Port input 5 Port input 4 Clock timer			_			-/ R/W R/W R/W R/W R/W R/W R/W R/W R/W R/	
Port input 4–7, clock timer, A/D interrupt enable register	(B) 0040277 (B)	D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D3 D2 D1 D0	ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 - EP7 EP6 EP5 EP4 ECTM EADE	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full SIF Ch.0 receive error reserved Port input 7 Port input 6 Port input 5 Port input 4 Clock timer A/D converter			_		- 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Port input 4–7, clock timer, A/D interrupt enable register	(B) 0040277 (B) 0040278	D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D3 D2 D1 D0 D7-2	ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 - EP7 EP6 EP6 EP6 EP4 ECTM EADE	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full SIF Ch.0 receive error reserved Port input 7 Port input 5 Port input 5 Port input 4 Clock timer A/D converter	1	Enabled	- 0	Disabled			
Port input 4–7, clock timer, A/D interrupt enable register	(B) 0040277 (B)	D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D1 D0 D7-2 D1	ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 - EP7 EP6 EP5 EP4 ECTM EADE - E8TU1	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full SIF Ch.0 receive error reserved Port input 7 Port input 5 Port input 5 Port input 4 Clock timer A/D converter reserved 8-bit timer 5 underflow			_				0 when being read.
Port input 4–7, clock timer, A/D interrupt enable register 8-bit timer interrupt enable register	(B) 0040277 (B) 0040278 (B)	D7-6 D5 D4 D0 D7-6 D5 D4 D0 D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D3 D2 D1 D0 D7-2 D1 D0	ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 - EP7 EP6 EP6 EP4 ECTM EADE - E8TU1 E8TU0	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full SIF Ch.0 receive error reserved Port input 7 Port input 5 Port input 5 Port input 4 Clock timer A/D converter reserved 8-bit timer 5 underflow 8-bit timer 4 underflow	1	Enabled	- 0	Disabled			0 when being read. 0 when being read.
Port input 4–7, clock timer, A/D interrupt enable register 8-bit timer interrupt enable register Serial I/F	(B) 0040277 (B) 0040278 (B) 0040279	D7-6 D5 D4 D0 D7-6 D5 D4 D0 D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D3 D2 D1 D0 D7-2 D1 D0 D7-6	ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 - EP7 EP6 EP5 EP4 ECTM EADE - E8TU1 E8TU0	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full SIF Ch.0 receive error reserved Port input 7 Port input 6 Port input 5 Port input 4 Clock timer A/D converter reserved 8-bit timer 5 underflow reserved	1	Enabled Enabled	0	Disabled Disabled		R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Port input 4–7, clock timer, A/D interrupt enable register 8-bit timer interrupt enable register Serial I/F Ch.2/3	(B) 0040277 (B) 0040278 (B)	D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D3 D7-6 D5 D4 D3 D2 D1 D0 D7-2 D1 D0 D7-6 D5	ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 - EP7 EP6 EP5 EP4 ECTM EADE - ESTX1 ESTU1 ESTU0 - ESTX3	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full SIF Ch.0 receive buffer full SIF Ch.0 receive error reserved Port input 7 Port input 6 Port input 5 Port input 4 Clock timer A/D converter reserved 8-bit timer 5 underflow 8-bit timer 4 underflow reserved SIF Ch.3 transmit buffer empty	1	Enabled		Disabled		R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read. 0 when being read.
Port input 4–7, clock timer, A/D interrupt enable register 8-bit timer interrupt enable register Serial I/F Ch.2/3 interrupt	(B) 0040277 (B) 0040278 (B) 0040279	D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D0 D7-2 D1 D0 D7-6 D5 D4 D0	ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 - EP7 EP6 EP5 EP4 ECTM EADE - E8TU1 E8TU0 - ESTX3 ESRX3	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full SIF Ch.0 receive buffer full SIF Ch.0 receive error reserved Port input 7 Port input 6 Port input 5 Port input 4 Clock timer A/D converter reserved 8-bit timer 5 underflow 8-bit timer 4 underflow reserved SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full	1	Enabled Enabled	0	Disabled Disabled		R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read. 0 when being read.
Port input 4–7, clock timer, A/D interrupt enable register 8-bit timer interrupt enable register Serial I/F Ch.2/3	(B) 0040277 (B) 0040278 (B) 0040279	D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D0 D7-2 D1 D0 D7-6 D5 D4 D3 D7-2 D1 D0 D7-6 D5 D4 D3 D7-8 D7-8 D7-9 D7-8 D7-9 D7-9 D7-9 D7-9 D7-9 D7-9 D7-9 D7-9	ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 - EP7 EP6 EP5 EP4 ECTM EADE - E8TU1 E8TU0 - ESTX3 ESRX3 ESERR3	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full SIF Ch.0 receive buffer full SIF Ch.0 receive error reserved Port input 7 Port input 6 Port input 5 Port input 4 Clock timer A/D converter reserved 8-bit timer 5 underflow 8-bit timer 4 underflow SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive buffer full	1	Enabled Enabled	0	Disabled Disabled		R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read. 0 when being read.
Port input 4–7, clock timer, A/D interrupt enable register 8-bit timer interrupt enable register Serial I/F Ch.2/3 interrupt	(B) 0040277 (B) 0040278 (B) 0040279	D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D0 D7-2 D1 D0 D7-2 D1 D0 D7-6 D5 D4 D3 D2 D4 D5 D5 D4 D3 D2	ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 - EP7 EP6 EP5 EP4 ECTM EADE - E8TU1 E8TU0 - ESTX3 ESRX3 ESERR3 ESTX2	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full SIF Ch.0 receive buffer full SIF Ch.0 receive error reserved Port input 7 Port input 6 Port input 5 Port input 4 Clock timer A/D converter reserved 8-bit timer 5 underflow 8-bit timer 5 underflow B-bit timer 4 underflow SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty	1	Enabled Enabled	0	Disabled Disabled		R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read. 0 when being read.
Port input 4–7, clock timer, A/D interrupt enable register 8-bit timer interrupt enable register Serial I/F Ch.2/3 interrupt	(B) 0040277 (B) 0040278 (B) 0040279	D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D3 D2 D1 D0 D7-6 D5 D4 D0 D7-2 D1 D0 D7-6 D5 D4 D3 D7-2 D1 D0 D7-6 D5 D4 D3 D7-8 D7-8 D7-9 D7-8 D7-9 D7-9 D7-9 D7-9 D7-9 D7-9 D7-9 D7-9	ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 - EP7 EP6 EP5 EP4 ECTM EADE - E8TU1 E8TU0 - ESTX3 ESRX3 ESERR3	SIF Ch.1 transmit buffer empty SIF Ch.1 receive buffer full SIF Ch.1 receive error SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full SIF Ch.0 receive buffer full SIF Ch.0 receive error reserved Port input 7 Port input 6 Port input 5 Port input 4 Clock timer A/D converter reserved 8-bit timer 5 underflow 8-bit timer 4 underflow SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive buffer full	1	Enabled Enabled	0	Disabled Disabled		R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read. 0 when being read.

Table 4.2.1 I/O Memory Map (continue)

Dogister news	Address	D:4	Nama	•		Sot			In:4	D/M	Domorko
Register name	Address	Bit	Name	Function	\vdash	Set	unç	d .	Init.	R/W	Remarks
Key input,	0040280	D7-6	- EV4	reserved	_	Footor::-	-	No forter!	-	- D/4/	0 when being read.
port input 0-3 interrupt factor	(B)	D5 D4	FK1 FK0	Key input 1 Key input 0	1	Factor is generated	0	No factor is generated	X	R/W R/W	
flag register		D3	FP3	Port input 3	H	generateu		generateu	X	R/W	
nay register		D3	FP2	Port input 2	$ \ $				X	R/W	
		D1	FP1	Port input 1	1				X	R/W	
		D0	FP0	Port input 0	1				X	R/W	
DMA interrupt	0040281	D7-5	-	reserved	Π		_		_	-	0 when being read.
factor flag	(B)	D4	FIDMA	IDMA	1	Factor is	0	No factor is	Х	R/W	, , , , , , , , , , , , , , , , , , ,
register		D3	FHDM3	High-speed DMA Ch.3	1	generated		generated	Х	R/W	
		D2	FHDM2	High-speed DMA Ch.2					Х	R/W	
		D1	FHDM1	High-speed DMA Ch.1					Х	R/W	
		D0	FHDM0	High-speed DMA Ch.0					Х	R/W	
16-bit timer 0/1	0040282	D7	F16TC1	16-bit timer 1 comparison A	1	Factor is	0	No factor is	Х	R/W	
interrupt factor	(B)	D6	F16TU1	16-bit timer 1 comparison B	Ш	generated		generated	Х	R/W	
flag register		D5-4	-	reserved		-	-	N. C	-	-	0 when being read.
		D3	F16TC0	16-bit timer 0 comparison A	1	Factor is	0	No factor is	X	R/W	
		D2 D1–0	F16TU0	16-bit timer 0 comparison B reserved	Н	generated	<u> </u>	generated	X	R/W	0 when being read.
46 hit ti 0.00	0040283	D1=0	F16TC3		1	Factor is	0	No factor is	X	R/W	o when being read.
16-bit timer 2/3 interrupt factor	(B)	D/ D6	F16TU3	16-bit timer 3 comparison A 16-bit timer 3 comparison B		generated	١٠	generated	X	R/W	
flag register	(5)	D5-4	-	reserved	Н	gonerated -		generated	_	-	0 when being read.
ag rogister		D3-4	F16TC2	16-bit timer 2 comparison A	1	Factor is	0	No factor is	X	R/W	5 .mon boing road.
		D2	F16TU2	16-bit timer 2 comparison B	1	generated		generated	X	R/W	
		D1-0	_	reserved	Γ'	-	-	U	-	-	0 when being read.
16-bit timer 4/5	0040284	D7	F16TC5	16-bit timer 5 comparison A	1	Factor is	0	No factor is	Х	R/W	_
interrupt factor	(B)	D6	F16TU5	16-bit timer 5 comparison B	1	generated		generated	Х	R/W	
flag register		D5-4	-	reserved		-			-	-	0 when being read.
		D3	F16TC4	16-bit timer 4 comparison A	1	Factor is	0	No factor is	Х	R/W	
		D2	F16TU4	16-bit timer 4 comparison B	Ш	generated		generated	Х	R/W	
		D1-0	-	reserved		-	_		-	_	0 when being read.
8-bit timer	0040285	D7-4	-	reserved	Ь,	-	_		-	-	0 when being read.
interrupt factor	(B)	D3	F8TU3	8-bit timer 3 underflow	1	Factor is	0	No factor is	X	R/W	
flag register		D2 D1	F8TU2 F8TU1	8-bit timer 2 underflow 8-bit timer 1 underflow	1	generated		generated	X	R/W R/W	
		DI D0	F8TU0	8-bit timer 0 underflow	H				X	R/W	
Serial I/F Ch.0/1	0040286	D7-6	1		Н				_	10,44	O when being road
interrupt factor	(B)	D7-6	FSTX1	reserved SIF Ch.1 transmit buffer empty	1	Factor is	0	No factor is	X	R/W	0 when being read.
flag register	(5)	D4	FSRX1	SIF Ch.1 receive buffer full	1 '	generated	ľ	generated	X	R/W	
		D3	FSERR1	SIF Ch.1 receive error	1	3		3	Х	R/W	
		D2	FSTX0	SIF Ch.0 transmit buffer empty]				Х	R/W	
		D1	FSRX0	SIF Ch.0 receive buffer full					Х	R/W	
		D0	FSERR0	SIF Ch.0 receive error	Ш				Х	R/W	
Port input 4–7,	0040287	D7-6	_	reserved		-	_		-	_	0 when being read.
clock timer, A/D	(B)	D5	FP7	Port input 7	1	Factor is	0	No factor is	Х	R/W	
interrupt factor		D4	FP6	Port input 6		generated		generated	X	R/W	
flag register		D3	FP5	Port input 4	$ \ $				X	R/W	
		D2	FP4	Port input 4	1				X	R/W	
		D1	FCTM	Clock timer							
		D1	FADE	Clock timer A/D converter						R/W	
8-hit timer	0040288	D0	FCTM FADE	A/D converter					X	R/W R/W	0 when being road
8-bit timer	0040288 (B)	D0 D7–2	FADE -	A/D converter reserved	1	Factor is	0	No factor is	X -	R/W	0 when being read.
8-bit timer interrupt factor flag register	0040288 (B)	D0		A/D converter	1	Factor is generated	0	No factor is generated		_	0 when being read.
interrupt factor flag register	(B)	D0 D7–2 D1 D0	FADE - E8TU1	A/D converter reserved 8-bit timer 5 underflow 8-bit timer 4 underflow	1		0		- X	R/W - R/W	
interrupt factor	(B) 0040289	D0 D7–2 D1	FADE - E8TU1 E8TU0	A/D converter reserved 8-bit timer 5 underflow					- X	R/W - R/W	0 when being read. 0 when being read.
interrupt factor flag register Serial I/F	(B)	D0 D7–2 D1 D0 D7–6	FADE - E8TU1 E8TU0 -	A/D converter reserved 8-bit timer 5 underflow 8-bit timer 4 underflow reserved		generated -		generated	X - X X	R/W - R/W R/W	
interrupt factor flag register Serial I/F Ch.2/3	(B) 0040289	D0 D7–2 D1 D0 D7–6 D5	FADE - E8TU1 E8TU0 - FSTX3	A/D converter reserved 8-bit timer 5 underflow 8-bit timer 4 underflow reserved SIF Ch.3 transmit buffer empty		generated - Factor is		generated No factor is	X	R/W - R/W R/W - R/W	
interrupt factor flag register Serial I/F Ch.2/3 interrupt factor	(B) 0040289	D0 D7-2 D1 D0 D7-6 D5 D4 D3 D2	FADE - E8TU1 E8TU0 - FSTX3 FSRX3 FSERR3 FSTX2	A/D converter reserved 8-bit timer 5 underflow 8-bit timer 4 underflow reserved SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty		generated - Factor is		generated No factor is	X X X X X X X	R/W R/W R/W R/W R/W R/W R/W	
interrupt factor flag register Serial I/F Ch.2/3 interrupt factor	(B) 0040289	D0 D7-2 D1 D0 D7-6 D5 D4 D3	FADE - E8TU1 E8TU0 - FSTX3 FSRX3 FSERR3	A/D converter reserved 8-bit timer 5 underflow 8-bit timer 4 underflow reserved SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error		generated - Factor is		generated No factor is	X	R/W R/W R/W R/W R/W R/W	

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	T	Set	tting	,	Init.	R/W	Remarks
					14	IDMA	=		0	R/W	IVEIIIAI NO
Port input 0-3, high-speed	0040290 (B)	D7 D6	R16TC0 R16TU0	16-bit timer 0 comparison A 16-bit timer 0 comparison B	┨"	request	١	Interrupt request	0	R/W	
DMA Ch.0/1,	(6)	D5	RHDM1	High-speed DMA Ch.1	+	request		request	0	R/W	
16-bit timer 0		D4	RHDM0	High-speed DMA Ch.0	1				0	R/W	
IDMA request		D3	RP3	Port input 3	1				0	R/W	
register		D2	RP2	Port input 2	1				0	R/W	
		D1	RP1	Port input 1					0	R/W	
		D0	RP0	Port input 0					0	R/W	
16-bit timer 1-4	0040291	D7	R16TC4	16-bit timer 4 comparison A	1	IDMA	0	Interrupt	0	R/W	
IDMA request	(B)	D6	R16TU4	16-bit timer 4 comparison B		request		request	0	R/W	
register		D5	R16TC3	16-bit timer 3 comparison A	4				0	R/W	
		D4	R16TU3	16-bit timer 3 comparison B	4				0	R/W	
		D3	R16TC2	16-bit timer 2 comparison A					0	R/W	
		D2 D1	R16TU2 R16TC1	16-bit timer 2 comparison B 16-bit timer 1 comparison A	-				0	R/W R/W	
		D0	R16TU1	16-bit timer 1 comparison B	-				0	R/W	
46 hit times E	0040292			·	1	IDMA	<u> </u>	Interment	0		
16-bit timer 5, 8-bit timer,		D7 D6	RSTX0 RSRX0	SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full	┨'	request	0	Interrupt request	0	R/W R/W	
serial I/F Ch.0	(B)	D5	R8TU3	8-bit timer 3 underflow	+	request		request	0	R/W	
IDMA request		D4	R8TU2	8-bit timer 2 underflow	1				0	R/W	
register		D3	R8TU1	8-bit timer 1 underflow	1				0	R/W	
		D2	R8TU0	8-bit timer 0 underflow					0	R/W	
		D1	R16TC5	16-bit timer 5 comparison A					0	R/W	
		D0	R16TU5	16-bit timer 5 comparison B					0	R/W	
Serial I/F Ch.1,	0040293	D7	RP7	Port input 7	1	IDMA	0	Interrupt	0	R/W	
A/D,	(B)	D6	RP6	Port input 6		request		request	0	R/W	
port input 4–7		D5	RP5	Port input 5					0	R/W	
IDMA request		D4	RP4	Port input 4	-				0	R/W	
register		D3	- DADE	reserved	1	IDMA	_ T	Interment	-	- DAM	0 when being read.
		D2 D1	RADE RSTX1	A/D converter SIF Ch.1 transmit buffer empty	1	IDMA request	0	Interrupt request	0	R/W R/W	
		D0	RSRX1	SIF Ch.1 receive buffer full	-	request		request	0	R/W	
Port input 0-3,	0040294	D7	DE16TC0	16-bit timer 0 comparison A	1	IDMA	0	IDMA	0	R/W	
high-speed	(B)	D6	DE16TU0	16-bit timer 0 comparison B	┨゛	enabled	ľ	disabled	0	R/W	
DMA Ch.0/1,	\	D5	DEHDM1	High-speed DMA Ch.1	1				0	R/W	
16-bit timer 0		D4	DEHDM0	High-speed DMA Ch.0					0	R/W	
IDMA enable			DEBA	Port input 3							
·		D3	DEP3	Full input 3					0	R/W	
register		D2	DEP2	Port input 2	}				0	R/W	
		D2 D1	DEP2 DEP1	Port input 2 Port input 1					0	R/W R/W	
register		D2 D1 D0	DEP2 DEP1 DEP0	Port input 2 Port input 1 Port input 0					0 0	R/W R/W R/W	
register 16-bit timer 1–4	0040295	D2 D1 D0	DEP2 DEP1 DEP0 DE16TC4	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A	1	IDMA	0	IDMA	0 0 0	R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable	0040295 (B)	D2 D1 D0 D7 D6	DEP2 DEP1 DEP0 DE16TC4 DE16TU4	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B	1	IDMA enabled	0	IDMA disabled	0 0 0	R/W R/W R/W R/W	
register 16-bit timer 1–4		D2 D1 D0 D7 D6 D5	DEP2 DEP1 DEP0 DE16TC4 DE16TU4 DE16TC3	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 3 comparison A	1		0		0 0 0 0	R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable		D2 D1 D0 D7 D6 D5 D4	DEP2 DEP1 DEP0 DE16TC4 DE16TU4 DE16TC3 DE16TU3	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 3 comparison B	1		0		0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable		D2 D1 D0 D7 D6 D5	DEP2 DEP1 DEP0 DE16TC4 DE16TU4 DE16TC3 DE16TU3 DE16TC2	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 3 comparison A 16-bit timer 3 comparison B 16-bit timer 2 comparison A	1		0		0 0 0 0	R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable		D2 D1 D0 D7 D6 D5 D4 D3	DEP2 DEP1 DEP0 DE16TC4 DE16TU4 DE16TC3 DE16TU3	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 3 comparison B	1		0		0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable		D2 D1 D0 D7 D6 D5 D4 D3 D2	DEP2 DEP1 DEP0 DE16TC4 DE16TU4 DE16TC3 DE16TU3 DE16TC2 DE16TU2	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 3 comparison A 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison A	1		0		0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable		D2 D1 D0 D7 D6 D5 D4 D3 D2 D1	DEP2 DEP1 DEP0 DE16TC4 DE16TU4 DE16TC3 DE16TU3 DE16TC2 DE16TU2 DE16TC1	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 3 comparison A 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison A 16-bit timer 2 comparison A					0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable register	(B)	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0	DEP2 DEP1 DEP0 DE16TC4 DE16TU4 DE16TC3 DE16TU3 DE16TC2 DE16TU2 DE16TU1	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 3 comparison A 16-bit timer 3 comparison A 16-bit timer 3 comparison B 16-bit timer 2 comparison A 16-bit timer 2 comparison B 16-bit timer 1 comparison B		enabled		disabled	0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable register 16-bit timer 5,	(B) 0040296	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7	DEP2 DEP1 DEP0 DE16TC4 DE16TU4 DE16TC3 DE16TC2 DE16TC2 DE16TC1 DE16TC1 DE16TU1 DESTX0 DESRX0 DESTU3	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 3 comparison B 16-bit timer 3 comparison A 16-bit timer 2 comparison A 16-bit timer 2 comparison A 16-bit timer 2 comparison B 16-bit timer 1 comparison B		enabled		disabled	0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable register 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable	(B) 0040296	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3	DEP2 DEP1 DEP0 DE16TC4 DE16TC4 DE16TC3 DE16TC3 DE16TC2 DE16TC2 DE16TC1 DE16TC1 DE16TC1 DE5TX0 DESTX0 DE8TU3 DE8TU2	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 3 comparison A 16-bit timer 3 comparison B 16-bit timer 2 comparison A 16-bit timer 1 comparison A 16-bit timer 1 comparison B 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow		enabled		disabled	0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable register 16-bit timer 5, 8-bit timer, serial I/F Ch.0	(B) 0040296	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3	DEP2 DEP1 DEP0 DE16TC4 DE16TC4 DE16TC3 DE16TC2 DE16TC2 DE16TC2 DE16TC1 DE16TC1 DE16TC1 DESTX0 DESTX0 DESTU2 DESTU1	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 3 comparison A 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison B 16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow		enabled		disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable register 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable	(B) 0040296	D2 D1 D0 D7 D6 D5 D4 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5	DEP2 DEP1 DEP0 DE16TC4 DE16TC4 DE16TC3 DE16TC2 DE16TU2 DE16TC1 DE16TU1 DESTX0 DESTX0 DESTX0 DESTU2 DESTU1 DESTU1	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison A 16-bit timer 2 comparison A 16-bit timer 1 comparison A 16-bit timer 1 comparison B 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow		enabled		disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable register 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable	(B) 0040296	D2 D1 D0 D7 D6 D5 D4 D2 D1 D0 D7 D6 D5 D4 D0 D7 D6 D5 D4 D0 D7 D6 D5 D4 D1 D0 D7 D6 D5 D4 D3	DEP2 DEP1 DEP0 DE16TC4 DE16TC4 DE16TC3 DE16TC2 DE16TC2 DE16TU2 DE16TC1 DE16TU1 DESTX0 DESX0 DE8TU3 DE8TU1 DESTU0 DESTU1 DESTU0 DESTU0 DESTU0	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison A 16-bit timer 2 comparison A 16-bit timer 1 comparison A 16-bit timer 1 comparison B 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow 16-bit timer 0 underflow		enabled		disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable register 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable register	(B) 0040296 (B)	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0	DEP2 DEP1 DEP0 DE16TC4 DE16TC4 DE16TC3 DE16TC2 DE16TU2 DE16TU2 DE16TU1 DESTX0 DESX0 DE8TU3 DE8TU1 DESTU1 DESTU0 DESTU1 DESTU0 DESTU1 DESTU0 DE16TC5 DE16TC5	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison B 16-bit timer 2 comparison A 16-bit timer 2 comparison A 16-bit timer 1 comparison A 16-bit timer 1 comparison B 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow 16-bit timer 5 comparison A 16-bit timer 5 comparison B	1	IDMA enabled	0	disabled IDMA disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable register 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable register Serial I/F Ch.1,	(B) 0040296 (B) 0040297	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D1 D0 D7 D7	DEP2 DEP1 DEP0 DE16TC4 DE16TC4 DE16TC3 DE16TC3 DE16TC2 DE16TC2 DE16TC1 DE16TC1 DESTX0 DESRX0 DESRX0 DESRU2 DESTU3 DESTU2 DESTU3 DESTU5 DESTU5 DESTU5 DESTU6 DESTU6 DESTU6 DESTU6 DESTU6 DESTU6 DESTU7 DESTU6 DESTU7 DESTU6 DESTU7 DESTU6 DESTU7 DESTU6 DESTU7 DESTU6 DESTU7 DESTU6 DESTU7 DESTU6 DEF7	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison B 16-bit timer 2 comparison A 16-bit timer 2 comparison A 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow 16-bit timer 5 comparison A 16-bit timer 5 comparison A	1	IDMA enabled	0	IDMA disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable register 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable register Serial I/F Ch.1, A/D,	(B) 0040296 (B)	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D9 D1 D0 D7 D6 D5 D7 D6 D7 D7 D6 D7 D7 D7 D7 D8 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9	DEP2 DEP1 DEP0 DE16TC4 DE16TC4 DE16TC3 DE16TC2 DE16TU2 DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DESTU2 DESTU2 DESTU2 DESTU3 DESTU2 DESTU3 D	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 3 comparison B 16-bit timer 3 comparison A 16-bit timer 3 comparison A 16-bit timer 2 comparison A 16-bit timer 2 comparison A 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 16-bit timer 5 comparison A 16-bit timer 5 comparison A 16-bit timer 5 comparison A	1	IDMA enabled	0	disabled IDMA disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable register 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable register Serial I/F Ch.1, A/D, port input 4–7	(B) 0040296 (B) 0040297	D2 D1 D0 D7 D6 D5 D4 D1 D0 D7 D6 D5 D4 D9 D7 D6 D5 D5 D7 D6 D5 D7 D6 D5 D7 D7 D6 D7 D7 D7 D8 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9	DEP2 DEP1 DEP0 DE16TC4 DE16TC4 DE16TC3 DE16TC3 DE16TC2 DE16TC1 DE16TC1 DE16TC1 DESTX0 DESTX0 DESTX0 DESTU2 DESTU3 DESTU2 DESTU5 DESTU5 DESTU5 DESTU5 DESTU5 DESTU5 DESTU5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DEP7 DEP6 DEP5	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison B 16-bit timer 2 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 16-bit timer 5 comparison A 16-bit timer 5 comparison A 16-bit timer 5 comparison A 16-bit timer 5 comparison B Port input 7 Port input 5	1	IDMA enabled	0	IDMA disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	
register 16-bit timer 1–4 IDMA enable register 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable register Serial I/F Ch.1, A/D, port input 4–7 IDMA enable	(B) 0040296 (B) 0040297	D2 D1 D0 D7 D6 D5 D4 D9 D7 D6 D5 D4 D7 D6 D5 D4 D7 D6 D5 D4 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7	DEP2 DEP1 DEP0 DE16TC4 DE16TC4 DE16TC3 DE16TC3 DE16TC2 DE16TC1 DE16TC1 DE16TC1 DE5TX0 DESTX0 DESTX0 DESTU3 DESTU2 DESTU3 DESTU2 DESTU5 DESTU5 DESTU5 DESTU5 DESTU6 DESTU6 DESTU6 DESTU6 DESTU6 DESTU7 DESTU6 DESTU7 DESTU6 DESTU7 DESTU6 DESTU7 DESTU6 DESTU7 DESTU6 DE5TU7 DE5TU6 DE5TU7 DE5TU6 DE5TU7 DE5TU6 DE5TU7 DE5TU6	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 3 comparison A 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison B 16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 8-bit timer 5 comparison A 16-bit timer 5 comparison B Port input 7 Port input 6 Port input 5 Port input 5	1	IDMA enabled	0	IDMA disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
register 16-bit timer 1–4 IDMA enable register 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable register Serial I/F Ch.1, A/D, port input 4–7	(B) 0040296 (B) 0040297	D2 D1 D0 D7 D6 D5 D4 D1 D0 D7 D6 D5 D4 D9 D7 D6 D5 D5 D7 D6 D5 D7 D6 D5 D7 D7 D6 D7 D7 D7 D8 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9	DEP2 DEP1 DEP0 DE16TC4 DE16TC4 DE16TC3 DE16TC3 DE16TC2 DE16TC1 DE16TC1 DE5TX0 DESTX0 DESTX0 DESTU2 DESTU2 DESTU2 DESTU3 DESTU5 DESTU5 DESTU5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DEP7 DEP6 DEP5 DEP4	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison B 16-bit timer 2 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 16-bit timer 5 comparison A 16-bit timer 5 comparison A 16-bit timer 5 comparison A 16-bit timer 5 comparison B Port input 7 Port input 5	1	IDMA enabled	0	IDMA disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
register 16-bit timer 1–4 IDMA enable register 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable register Serial I/F Ch.1, A/D, port input 4–7 IDMA enable	(B) 0040296 (B) 0040297	D2 D1 D0 D7 D6 D5 D4 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D5 D5 D1 D0 D7 D7 D6 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	DEP2 DEP1 DEP0 DE16TC4 DE16TC4 DE16TC3 DE16TC2 DE16TC2 DE16TC2 DE16TC1 DE16TC1 DE16TC1 DE5TX0 DESTX0 DESTX0 DESTU2 DE8TU2 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DEP6 DEP6	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 3 comparison A 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison B 16-bit timer 2 comparison A 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 8-bit timer 5 comparison A 16-bit timer 5 comparison B Port input 7 Port input 5 Port input 5 Port input 4 reserved	1	IDMA enabled IDMA enabled	0	IDMA disabled IDMA disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
register 16-bit timer 1–4 IDMA enable register 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable register Serial I/F Ch.1, A/D, port input 4–7 IDMA enable	(B) 0040296 (B) 0040297	D2 D1 D0 D7 D6 D5 D4 D9 D7 D6 D5 D4 D9 D7 D6 D5 D9 D7 D6 D5 D7 D6 D5 D5 D4 D7 D6 D5 D5 D4 D7 D6 D5 D4 D7 D6 D5 D4 D7 D6 D5 D4 D7 D6 D5 D4 D7 D6 D7 D6 D7 D7 D6 D7 D7 D6 D7 D7 D8 D8 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9	DEP2 DEP1 DEP0 DE16TC4 DE16TC4 DE16TC3 DE16TC2 DE16TC2 DE16TC2 DE16TC1 DE16TC1 DE16TC1 DE5TX0 DESTX0 DESTX0 DESTU2 DE8TU1 DESTU2 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DE16TC5 DEP7 DEP6 DEP5 DEP4 DEADE	Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison B 16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 8-bit timer 5 comparison A 16-bit timer 5 comparison B Port input 7 Port input 6 Port input 4 reserved A/D converter	1	IDMA enabled IDMA enabled IDMA	0	IDMA disabled IDMA IDMA	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	r.	Settin	α	Init.	R/W	Remarks
High-speed	0040298	D7	HSD1S3	High-speed DMA Ch.1	0	Software trigge	•	0	R/W	
DMA Ch.0/1	(B)	D6	HSD1S2	trigger set-up	1	K51 input (falli		0		
trigger set-up	(-)	D5	HSD1S1		2			0		
register		D4	HSD1S0		3	Port 1 input		0		
					4	Port 5 input				
					5	8-bit timer Ch.	1 underflow			
					6	16-bit timer Ch				
					7					
					ı	16-bit timer Ch				
					9	16-bit timer Ch				
					ı	SI/F Ch.1 Rx b SI/F Ch.1 Tx b				
					С	A/D conversion				
					D	Single-master I2C-bus C				
					E	Single-master I2C-bus C				
		D3	HSD0S3	High-speed DMA Ch.0	0	Software trigge		0	R/W	
		D2	HSD0S2	trigger set-up	1	K50 input (falli	ng edge)	0		
		D1	HSD0S1		2	K50 input (risir	ig edge)	0		
		D0	HSD0S0		3	Port 0 input		0		
					4					
					5	8-bit timer Ch.(
						16-bit timer Ch				
					8	16-bit timer Ch 16-bit timer Ch				
					9	16-bit timer Ch				
					A	SI/F Ch.0 Rx b				
					В					
					С	A/D conversion				
					D	Single-master I2C-bus C	h.0 read DMA request			
					Е	Single-master I2C-bus C	h.0 write DMA request			
High-speed	0040299	D7	HSD3S3	High-speed DMA Ch.3	0	Software trigge	er	0	R/W	
DMA Ch.2/3	(B)	D6	HSD3S2	trigger set-up	1	K54 input (fallii		0		
trigger set-up		D5	HSD3S1		2	K54 input (risir	ig edge)	0		
register		D4	HSD3S0		3	Port 3 input		0		
					5	Port 7 input 8-bit timer Ch.:	Rundorflow			
					6	16-bit timer Ch				
					7	16-bit timer Ch	•			
					8	16-bit timer Ch	•			
					9	16-bit timer Ch	.5 compare A			
					Α	SI/F Ch.1 Rx b	uffer full			
					В	SI/F Ch.1 Tx b	uffer empty			
					ı	A/D conversion				
					D	l -				
		D3	HSD2S3	High-speed DMA Ch.2	E 0	Single-master I2C-bus C Software trigge		0	R/W	
		D3	HSD2S2	trigger set-up	1	K53 input (falli		0	10/00	
		D1	HSD2S1	lingger oot up	2	K53 input (risin		0		
		D0	HSD2S0		3	Port 2 input		0		
					4	Port 6 input				
					5	8-bit timer Ch.2				
						16-bit timer Ch				
					ı	16-bit timer Ch	•			
						16-bit timer Ch 16-bit timer Ch				
					ı	SI/F Ch.0 Rx b	•			
					ı	SI/F Ch.0 Tx b				
						A/D conversion				
						Single-master I2C-bus C				
					Ε	Single-master I2C-bus C	h.0 write DMA request			
High-speed	004029A	D7-4	-	reserved			_	_	-	0 when being read.
DMA software	(B)	D3	HST3	HSDMA Ch.3 software trigger	1	Trigger 0	Invalid	0	W	
trigger register		D2	HST2	HSDMA Ch.2 software trigger	-			0	W	
		D1	HST1	HSDMA Ch.1 software trigger	-			0	W	
		D0	HST0	HSDMA Ch.0 software trigger				0	W	

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
8-bit timer 4-5	004029B	D7-6	-	reserved					-	_	0 when being read.
serial I/F Ch.2/3	(B)	D5	RSTX3	SIF Ch.3 transmit buffer empty	1	IDMA	0	Interrupt	0	R/W	
IDMA request		D4	RSRX3	SIF Ch.3 receive buffer full		request		request	0	R/W	
register		D3	RSTX2	SIF Ch.2 transmit buffer empty					0	R/W	
		D2	RSRX2	SIF Ch.2 receive buffer full					0	R/W	
		D1	R8TU5	8-bit timer 5 underflow					0	R/W	
		D0	R8TU4	8-bit timer 4 underflow					0	R/W	
8-bit timer 4-5	004029C	D7-6	-	reserved		-	-		-	-	0 when being read.
serial I/F Ch.2/3	(B)	D5	DESTX3	SIF Ch.3 transmit buffer empty	1	IDMA	0	IDMA	0	R/W	
IDMA enable		D4	DESRX3	SIF Ch.3 receive buffer full		enabled		disabled	0	R/W	
register		D3	DESTX2	SIF Ch.2 transmit buffer empty					0	R/W	
		D2	DESRX2	SIF Ch.2 receive buffer full					0	R/W	
		D1	DE8TU5	8-bit timer 5 underflow					0	R/W	
		D0	DE8TU4	8-bit timer 4 underflow					0	R/W	
Flag set/reset	004029F	D7-3	-	reserved		-	-		_	-	
method select	(B)	D2	DENONLY	IDMA enable register set method	1	Set only	0	RD/WR	1	R/W	
register				selection							
		D1	IDMAONLY	IDMA request register set method	1	Set only	0	RD/WR	1	R/W	
				selection							
		D0	RSTONLY	Interrupt factor flag reset method selection	1	Reset only	0	RD/WR	1	R/W	

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Port input 8/9	00402A0	D7		reserved	- Octung			0 when being read.
interrupt	(B)	D6	PP9L2	Port input 9 interrupt level	0 to 7	X	R/W	o when being read.
priority register	(5)	D5	PP9L1	Total par o interrupt level	0 10 7	X	10,00	
. , ,		D4	PP9L0			Х		
		D3	-	reserved	-	_	_	0 when being read.
		D2	PP8L2	Port input 8 interrupt level	0 to 7	Х	R/W	
		D1	PP8L1			Χ		
		D0	PP8L0			Х		
Port input	00402A1	D7	-	reserved	-	-		0 when being read.
10/11 interrupt	(B)	D6	PP11L2	Port input 11 interrupt level	0 to 7	X	R/W	
priority register		D5	PP11L1 PP11L0			X		
		D4 D3	_	reserved	_	X _		0 when being read.
		D2	PP10L2	Port input 10 interrupt level	0 to 7	Х	R/W	o when being read.
		D1	PP10L1	,		Х		
		D0	PP10L0			Χ		
Port input	00402A2	D7	-	reserved	-	_	_	0 when being read.
12/13 interrupt	(B)	D6	PP13L2	Port input 12 interrupt level	0 to 7	Х	R/W	
priority register		D5	PP13L1			Χ		
		D4	PP13L0			Х		
		D3	- DD40L0	reserved	- 04-7	-		0 when being read.
		D2 D1	PP12L2 PP12L1	Port input 13 interrupt level	0 to 7	X X	R/W	
		D0	PP12L0			X		
Port input	00402A3	D7	i_	eserved	_	_	_	0 when being read.
14/15 interrupt	(B)	D6	PP15L2	Port input 15 interrupt level	0 to 7	Х	R/W	, , , , , , , , , , , , , , , , , , ,
priority register		D5	PP15L1			Χ		
		D4	PP15L0			Χ		
		D3	-	reserved	-	-	-	0 when being read.
		D2 D1	PP14L2 PP14L1	Port input 14 interrupt level	0 to 7	X X	R/W	
		D0	PP14L0			x		
16-bit timer 6/7	00402A4	D7	I_	reserved	_	_	_	0 when being read.
interrupt	(B)	D6	P16T72	16-bit timer 7 interrupt level	0 to 7	Х	R/W	o whom boing rodd.
priority register	, ,	D5	P16T71	·		Х		
		D4	P16T70			Χ		
		D3	-	reserved	-	_	_	0 when being read.
		D2	P16T62	16-bit timer 6 interrupt level	0 to 7	X	R/W	
		D1 D0	P16T61 P16T60			X X		
16-bit timer 8/9	00402A5	D7	_	reserved	_	_		0 when being read.
interrupt	(B)	D6	P16T72	16-bit timer 9 interrupt level	0 to 7	Х	R/W	o when being read.
priority register	(-)	D5	P16T71			Х		
		D4	P16T70			Χ		
		D3	-	reserved	-	ı	-	0 when being read.
		D2	P16T62	16-bit timer 8 interrupt level	0 to 7	Χ	R/W	
		D1	P16T61			X		
		D0	P16T60			X		
Port input	00402A6	D7	EP15 EP14	Port input 15 Port input 14	1 Enabled 0 Disabled	0	R/W R/W	
interrupt enable register	(B)	D6 D5	EP14 EP13	Port input 14 Port input 13		0	R/W	1
		D3	EP12	Port input 12		0	R/W	
		D3	EP11	Port input 11		0	R/W	1
		D2	EP10	Port input 10]	0	R/W]
		D1	EP9	Port input 9]	0	R/W	
		D0	EP8	Port input 8		0	R/W	
16-bit timer 6/7	00402A7	D7	E16TC7	16-bit timer 7 comparison A	1 Enabled 0 Disabled	0	R/W	
interrupt	(B)	D6	E16TU7	16-bit timer 7 comparison B		0	R/W	Outhon hois sussel
enable register		D5-4 D3	E16TC6	reserved 16-bit timer 6 comparison A	1 Enabled 0 Disabled	0	- R/W	0 when being read.
		D3	E16TU6	16-bit timer 6 comparison B	I Lilabied U Disabied	0	R/W	1
		D1-0	-	reserved	_	_	-	0 when being read.
16-bit timer 8/9	00402A8	D7	E16TC9	16-bit timer 9 comparison A	1 Enabled 0 Disabled	0	R/W	
interrupt	(B)	D6	E16TU9	16-bit timer 9 comparison B		0	R/W	1
enable register		D5-4	-	reserved		_	_	0 when being read.
		D3	E16TC8	16-bit timer 8 comparison A	1 Enabled 0 Disabled	0	R/W	
		D2	E16TU8	16-bit timer 8 comparison B		0	R/W	Outer hei
		D1-0	-	reserved	=	-	_	0 when being read.

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Π	Set	ting	9	Init.	R/W	Remarks
Port input	00402A9	D7	FP15	Port input 15	1	Factor is	0	No factor is	0	R/W	
interrupt factor	(B)	D6	FP14	Port input 14	1	generated		generated	0	R/W	
flag register	. ,	D5	FP13	Port input 13	1	3		3	0	R/W	
		D4	FP12	Port input 12	1				0	R/W	
		D3	FP11	Port input 11	1				0	R/W	
		D2	FP10	Port input 10	1				0	R/W	
		D1	FP9	Port input 9	1				0	R/W	
		D0	FP8	Port input 8	1				0	R/W	
16-bit timer 6/7	00402AA	D7	F16TC7	16-bit timer 7 comparison A	1	Factor is	0	No factor is	0	R/W	
interrupt factor	(B)	D6	F16TU7	16-bit timer 7 comparison B	1	generated		generated	0	R/W	
flag register		D5-4	-	reserved			-		-	-	0 when being read.
		D3	F16TC6	16-bit timer 6 comparison A	1	Factor is	0	No factor is	0	R/W	
		D2	F16TU6	16-bit timer 6 comparison B	1	generated		generated	0	R/W	
		D1-0	-	reserved			-		-	-	0 when being read.
16-bit timer 8/9	00402AB	D7	F16TC9	16-bit timer 9 comparison A	1	Factor is	0	No factor is	0	R/W	
interrupt factor	(B)	D6	F16TU9	16-bit timer 9 comparison B	1	generated		generated	0	R/W	
flag register	, ,	D5-4	_	reserved			_		-	-	0 when being read.
		D3	F16TC8	16-bit timer 8 comparison A	1	Factor is	0	No factor is	0	R/W	-
		D2	F16TU8	16-bit timer 8 comparison B	1	generated		generated	0	R/W	
		D1-0	-	reserved			_		-	_	0 when being read.
Port input	00402AC	D7	RP15	Port input 15	1	IDMA	0	Interrupt	0	R/W	
IDMA request	(B)	D6	RP14	Port input 14	1	request		request	0	R/W	
register		D5	RP13	Port input 13]				0	R/W	
		D4	RP12	Port input 12]				0	R/W	
		D3	RP11	Port input 11					0	R/W	
		D2	RP10	Port input 10]				0	R/W	
		D1	RP9	Port input 9	1				0	R/W	
		D0	RP8	Port input 8					0	R/W	
16-bit timer 6-9	00402AD	D7	R16TC9	16-bit timer 9 comparison A	1	IDMA	0	Interrupt	0	R/W	
IDMA request	(B)	D6	R16TU9	16-bit timer 9 comparison B]	request		request	0	R/W	
register		D5	R16TC8	16-bit timer 8 comparison A	1				0	R/W	
		D4	R16TU8	16-bit timer 8 comparison B	1				0	R/W	
		D3	R16TC7	16-bit timer 7 comparison A	1				0	R/W	
		D2	R16TU7	16-bit timer 7 comparison B	4				0	R/W	
		D1	R16TC6	16-bit timer 6 comparison A	4				0	R/W	
		D0	R16TU6	16-bit timer 6 comparison B	<u> </u>				0	R/W	
Port input	00402AE	D7	DEP15	Port input 15	1	IDMA	0	IDMA	0	R/W	
IDMA enable	(B)	D6	DEP14	Port input 14	1	enabled		disabled	0	R/W	
register		D5	DEP13	Port input 13	4				0	R/W	
		D4	DEP12	Port input 12	4				0	R/W	
		D3	DEP11 DEP10	Port input 11	┨				0	R/W R/W	
		D2 D1	DEP10	Port input 10 Port input 9	┨				0	R/W	
		D0	DEP8	Port input 8	┨				0	R/W	
40 1:4 4: 2 2	0040045			·	-	IDMA	_	IDMA			
16-bit timer 6-9	00402AF	D7	DE16TC9	16-bit timer 9 comparison A	1	IDMA	0	IDMA	0	R/W	
IDMA enable	(B)	D6 D5	DE16TU9 DE16TC8	16-bit timer 9 comparison B 16-bit timer 8 comparison A	1	enabled		disabled	0	R/W R/W	
register		D5	DE16TU8	16-bit timer 8 comparison B	┨				0	R/W	
		D3	DE16TC7	16-bit timer 7 comparison A	1				0	R/W	
		D3	DE16TU7	16-bit timer 7 comparison B	1				0	R/W	
		D1	DE16TC6	16-bit timer 6 comparison A	1				0	R/W	
		D0	DE16TU6	16-bit timer 6 comparison B	1				0	R/W	
				10 Dit amor o companion D	_	L	ь_	L	<u> </u>		

Table 4.2.1 I/O Memory Map (continue)

		_		Table 4.2.1 I/O Memory N	ia		<u> </u>			Ι_	
Register name	Address	Bit	Name	Function	L	Set	tinç	<u> </u>	Init.	R/W	Remarks
Single-master	00402B0	D7	-	reserved	Ĺ	-	_		_	_	0 when being read.
I2C-bus Ch.0/1	(B)	D6	P12C12	I2CSMST Ch.1		0 t	o 7		Х	R/W	
interrupt		D5	P12C11	interrupt level					Х		
priority		D4	P12C10						Х		
register		D3	-	reserved		-	-		_	_	0 when being read.
		D2	P12C02	I2CSMST Ch.0		0 t	o 7		Х	R/W	
		D1	P12C01	interrupt level					X		
		D0	P12C00						Х		
Single-master	00402B1	D7-6	-	reserved		-	_		_	_	0 when being read.
I2C-bus Ch.0/1	(B)	D5	E12CW1	I2CSMST Ch.1 write DMA request	1	Enabled	0	Disabled	0	R/W	
interrupt		D4	E12CR1	I2CSMST Ch.1 read DMA request					0	R/W	
ebable		D3	E12CI1	I2CSMST Ch.1 request					0	R/W	
register		D2	E12CW0	I2CSMST Ch.0 write DMA request					0	R/W	
		D1	E12CR0	I2CSMST Ch.0 read DMA request					0	R/W	
		D0	E12CI0	I2CSMST Ch.0 request					0	R/W	
Single-master	00402B2	D7-6	-	reserved		-	_		-	-	0 when being read.
I2C-bus Ch.0/1	(B)	D5	F12CW1	I2CSMST Ch.1 write DMA request	1	Factor is	0	No factor is	0	R/W	
interrupt		D4	F12CR1	I2CSMST Ch.1 read DMA request		generated		generated	0	R/W	
factor flag		D3	F12CI1	I2CSMST Ch.1 request					0	R/W	
register		D2	F12CW0	I2CSMST Ch.0 write DMA request					0	R/W	
		D1	F12CR0	I2CSMST Ch.0 read DMA request					0	R/W	
		D0	F12CI0	I2CSMST Ch.0 request			L		0	R/W	
Single-master	00402B3	D7-4	-	reserved		-	_		-	_	0 when being read.
I2C-bus Ch.0/1	(B)	D3	R12CW1	I2CSMST Ch.1 write DMA request	1	IDMA	0	Interrupt	0	R/W	
IDMA		D2	R12CR1	I2CSMST Ch.1 read DMArequest		request		request	0	R/W	
request		D1	R12CW0	I2CSMST Ch.0 write DMA request					0	R/W	
register		D0	R12CR0	I2CSMST Ch.0 read DMA request					0	R/W	
Single-master	00402B4	D7-4	-	reserved		-			-	_	0 when being read.
I2C-bus Ch.0/1	(B)	D3	DE12CW1	I2CSMST Ch.1 write DMA request	1	IDMA	0	IDMA	0	R/W	
IDMA		D2	DE12CR1	I2CSMST Ch.1 read DMArequest		enabled		disabled	0	R/W	
enable		D1	DE12CW0	I2CSMST Ch.0 write DMA request					0	R/W	
register		D0	DE12CR0	I2CSMST Ch.0 read DMA request					0	R/W	
K5 function	00402C0	D7-5	-	reserved		-	-		_	_	0 when being read.
select register	(B)	D4	CFK54	K54 function selection	1	#DMAREQ3	-	K54	0	R/W	
		D3	CFK53	K53 function selection	1	#DMAREQ2	-	K53	0	R/W	
		D2	CFK52	K52 function selection	1	#ADTRG	-	K52	0	R/W	
		D1	CFK51	K51 function selection	1	#DMAREQ1	0	K51	0	R/W	
		D0	CFK50	K50 function selection	1	#DMAREQ0	0	K50	0	R/W	
K5 input port	00402C1	D7-5	-	reserved	L	- I	-	ı.	_	-	0 when being read.
data register	(B)	D4	K54D	K54 input port data	1	High	0	Low		R	
		D3	K53D	K53 input port data					-	R	
		D2	K52D K51D	K52 input port data						R	
		D1 D0	K51D K50D	K51 input port data K50 input port data	l				-	R R	
I/O formati	0040000			, ,	<u> </u>	L	L	1/07			
K6 function	00402C3	D7	CFK67	K67 function selection	1		-	K67	0	R/W	
select register	(B)	D6 D5	CFK66 CFK65	K66 function selection K65 function selection	1	AD6 AD5	0	K66 K65	0	R/W R/W	
		D5	CFK64	K64 function selection	_	AD4	-	K64	0	R/W	
		D3	CFK63	K63 function selection	1	AD3	0	K63	0	R/W	
		D3	CFK62	K62 function selection	1	AD2	0	K62	0	R/W	
		D1	CFK61	K61 function selection	1	AD1	-	K61	0	R/W	
		D0	CFK60	K60 function selection	1	AD0	0	K60	0	R/W	
K6 input port	00402C4	D7	K67D	K67 input port data	=	High	=	Low	_	R	
data register	(B)	D6	K66D	K66 input port data	'	g.,	ľ	LOW	-	R	
add rogister	(3)	D5	K65D	K65 input port data						R	
		D4	K64D	K64 input port data					_	R	
		D3	K63D	K63 input port data					-	R	
		D2	K62D	K62 input port data					_	R	
		D1	K61D	K61 input port data	ĺ				_	R	
		D0	K60D	K60 input port data	ĺ				_	R	
				1				·		<u> </u>	

Table 4.2.1 I/O Memory Map (continue)

B	A 1.1	D''	M	F	/Iap		0.4				1	D 044	B
Register name	Address	Bit	Name	Function	느		Set				Init.	R/W	Remarks
Port input	00402C6	D7	SPT31	FPT3 interrupt input port selection	-	11	10	_	01	00	0	R/W	
interrupt select	(B)	D6	SPT30		-	23	P03	_	53	K63	0		
register 1		D5	SPT21	FPT2 interrupt input port selection	-	11	10	_	01	00	0	R/W	
		D4	SPT20		-	22	P02	_	52	K62	0		
		D3	SPT11	FPT1 interrupt input port selection	-	11	10	_	01	00	0	R/W	
		D2	SPT10		-	21	P01	_	51	K61	0		
		D1	SPT01	FPT0 interrupt input port selection	-	11	10	_	01	00	0	R/W	
		D0	SPT00		+	20	P00		50	K60	0		
Port input	00402C7	D7	SPT71	FPT7 interrupt input port selection	_	11	10		01	00	0	R/W	
interrupt select	(B)	D6	SPT70		-	27	P07	_	33	K67	0		
register 2		D5	SPT61	FPT6 interrupt input port selection	-	11	10	_	01	00	0	R/W	
		D4	SPT60		-	26	P06	_	32	K66	0		
		D3	SPT51	FPT5 interrupt input port selection	-	11	10	_	01	00	0	R/W	
		D2	SPT50		-	25	P05	_	31	K65	0		
		D1	SPT41	FPT4 interrupt input port selection	-	11	10		01	00	0	R/W	
		D0	SPT40		1	24	P04	K	54	K64	0		
Port input	00402C8	D7	SPPT7	FPT7 input polarity selection	1	Hig	jh level	0	Lov	w level	1	R/W	
interrupt	(B)	D6	SPPT6	FPT6 input polarity selection		_	or			or	1	R/W	
input polarity		D5	SPPT5	FPT5 input polarity selection		Risir	ng edge		l .	alling	1	R/W	
select register		D4	SPPT4	FPT4 input polarity selection					6	edge	1	R/W	
		D3	SPPT3	FPT3 input polarity selection							1	R/W	
		D2	SPPT2	FPT2 input polarity selection							1	R/W	
		D1	SPPT1	FPT1 input polarity selection	4						1	R/W	
		D0	SPPT0	FPT0 input polarity selection							1	R/W	
Port input	00402C9	D7	SEPT7	FPT7 edge/level selection	1	Edge	е	0	Leve	el	1	R/W	
interrupt	(B)	D6	SEPT6	FPT6 edge/level selection							1	R/W	
edge/level		D5	SEPT5	FPT5 edge/level selection							1	R/W	
select register		D4	SEPT4	FPT4 edge/level selection							1	R/W	
		D3	SEPT3	FPT3 edge/level selection	4						1	R/W	
		D2	SEPT2	FPT2 edge/level selection	-						1	R/W	
		D1 D0	SEPT1 SEPT0	FPT1 edge/level selection	-						1	R/W R/W	
			SEFIU	FPT0 edge/level selection	H							I K/VV	
Key input	00402CA	D7-4	-	reserved			-	-	24		_	-	0 when being read.
interrupt select	(B)	D3	SPPK11	FPK1 interrupt input port selection	-	11	10	_	01	00	0	R/W	
register		D2	SPPK10	EDIXO intermed in set and a starting	_		P0[7:4]	_			0	DAV	
		D1 D0	SPPK01 SPPK00	FPK0 interrupt input port selection	-	11	10 P0[4:0]	_	01	00	0	R/W	
14	00.10000		SFFRUU			[4.0]	F0[4.0]	ΝÜ	[4.0]	K5[4.0]			
Key input	00402CC	D7-5	-	reserved	_			-			-	-	0 when being read.
interrupt	(B)	D4	SCPK04	FPK04 input comparison	1	High	1	0	Low		0	R/W	
(FPK0) input		D3	SCPK03	FPK03 input comparison	1						0	R/W	
comparison register		D2 D1	SCPK02 SCPK01	FPK02 input comparison FPK01 input comparison	1						0	R/W R/W	
register		D0	SCPK00	FPK01 input comparison	1						0	R/W	
V	0040005		JOF NO	' '	H							17/1/	0
Key input	00402CD	D7-4	- CODK40	reserved	4	112-4	-	-	1		-	D 44/	0 when being read.
interrupt (EDK1) input	(B)	D3 D2	SCPK13	FPK13 input comparison	$\left \begin{array}{c} 1 \end{array} \right $	High	ı	0	Low		0	R/W R/W	
(FPK1) input comparison		D2 D1	SCPK12 SCPK11	FPK12 input comparison							0	R/W	
register		D1	SCPK11	FPK11 input comparison FPK10 input comparison	1						0	R/W	
	004000		-	' '	H						_	17/44	0
Key input	00402CE	D7-5		reserved	4	ln+-	-	-	lot-	mun4	_	D 44/	0 when being read.
interrupt	(B)	D4	SMPK04	FPK04 input mask	$\left \begin{array}{c} 1 \end{array} \right $	Inter enat		U	Inter		0	R/W	
(FPK0) input mask register		D3 D2	SMPK03 SMPK02	FPK03 input mask	$\ \ $	enat	Jieu		disa	Jieu	0	R/W R/W	
mask register		D2 D1	SMPK02 SMPK01	FPK02 input mask FPK01 input mask	1						0	R/W	
		D0	SMPK00	FPK00 input mask	1						0	R/W	
Vi	004000		JIVIF KUU	'	\vdash							17/17	0
Key input	00402CF	D7-4	- CMDI/40	reserved	4	ln+-	-	_	lot-	m in t	_	- DAA	0 when being read.
interrupt	(B)	D3	SMPK13	FPK13 input mask	1	Inter		0	Inter		0	R/W	
(FPK1) input		D2	SMPK12	FPK12 input mask	$\mid \cdot \mid$	enat	oiea		disa	oiea	0	R/W	
mask register		D1	SMPK11	FPK11 input mask	1						0	R/W	
		D0	SMPK10	FPK10 input mask	\perp						0	R/W	

Table 4.2.1 I/O Memory Map (continue)

	Dogiotor nome	A ddraga	D:4	Nome	Function	Ė	Cat	·:	_	Init	R/W	Domorko
Select register	Register name	Address	Bit	Name	Function	L		=	_	Init.		Remarks
DS CFP05 POS functions selection 1 SOUT1 0 POS 0 R/W		l .				-		-	-	_		1
Policy P	select register	(B)				_		_		_	_	(0x402DF)
Policy P			D5		P05 function selection	_		_		_		
D2 CPR02 P02 function selection 1 #SCLK0 0 P02 0 R/W						-		-		_		
Di CFP01 POI function selection 1 SOUTO 0 POT 0 R/W			D3	CFP03	P03 function selection	_		0	P03	0	R/W	
DO C PR09 P00 function selection 1 SIND 0 P00 0 R/W			D2	CFP02	P02 function selection	1	#SCLK0	0		0	R/W	
P0 VO port data 04402D1			D1	CFP01	P01 function selection	1	SOUT0	0	P01			
Policy P			D0	CFP00	P00 function selection	1	SIN0	0	P00	0	R/W	
Description	P0 I/O port data	00402D1	D7	P07D	P07 I/O port data	1	High	0	Low	0	R/W	
Description	register	(B)	D6	P06D	P06 I/O port data	İ	_			0	R/W	
D3 P03D P03 P03D P03			D5	P05D	P05 I/O port data	İ				0	R/W	
D3 P03D P03 P03D P03			D4		P04 I/O port data					0	R/W	
P0 P0 P0 P0 P0 P0 P0 P0			D3	P03D	P03 I/O port data	i				0	R/W	
Pol Pol			D2							0	_	
P0 I/O control register					·	İ						
PO I/O control PO I/O PO I/O control PO I/O Control PO I/O CONTROL PO I/O CONTROL PO I/O CONTROL PO I/O CONTROL PO I/O CONTROL PO I/O PO I/O CONTROL PO I/O												
Page Page	DO I/O control	00402D2			·	4	Output		Innut	-		
Description		1				'	Output	١٠	input			
Description Description	register	(D)									_	
D3 0C03 P03 VC control D2 VC control D3 VC control D4 VC control D7 VC control D7 VC control D8 VC VC VC VC VC VC VC V												
P1 function selection						ł						
D1 IOC01												
P1 function Select register P1 function P1 function P1 function P1 function P1 function P1 function P1 function P1 function selection P2 function select						ŀ						
P1 function D0402D4												
Select register (B)			D0	1000	P00 I/O control					0	R/W	
P1	P1 function	00402D4	D7	-	reserved		-			-	-	0 when being read.
D5 CFP15	select register	(B)	D6	CFP16	P16 function selection	1	EXCL5	0	P16	0	R/W	
P1 I/O control register							#DMAEND1					
D4 CFP14			D5	CFP15	P15 function selection	1	EXCL4	0	P15	0	R/W	
D3 CFP13							#DMAEND0					
D3 CFP13			D4	CFP14	P14 function selection	1	FOSC1	0	P14	0	R/W	Extended functions
D2 CFP12												(0x402DF)
D2 CFP12 P12 function selection			D3	CFP13	P13 function selection	1	EXCL3	0	P13	0	R/W	
D1 CFP11							T8UF3					
D1 CFP10			D2	CFP12	P12 function selection	1	EXCL2	0	P12	0	R/W	
P1 I/O port data 00402D5 D7 - reserved							T8UF2					
P1 I/O port data P10			D1	CFP11	P11 function selection	1	EXCL1	0	P11	0	R/W	
P1 I/O port data D0402D5 D7							T8UF1					
P1 I/O port data P1 I/O port data D6 P16 I/O port data D7 P16 I/O port data D8 P15 I/O port data D1 P14 I/O port data D1 P19 I/O port data D1 P			D0	CFP10	P10 function selection	1	EXCL0	0	P10	0	R/W	
Pagister Pagister							T8UF0					
Pagister Pagister	P1 I/O port data	00402D5	D7	-	reserved		-			Ī -	_	0 when being read.
D5 P15D P15 /O port data D4 P14D P14 /O port data D3 P13D P13 /O port data D2 P12D P12 /O port data D1 P11D P11 /O port data D1 P11D P11 /O port data D1 P11D P11 /O port data D1 P11D P11 /O port data D7 P10D P10 /O port data D8 /O R/W D8 /O R/W D8 /O R/W D9 /O R/W D9 /O R/W D9 /O R/W D9 /O R/W D9 /O /O R/W D9 /O /O /O /O /O /O /O R/W D9 /O /O /O /O /O /O /O /O /O /O	-			P16D		1	High	0	Low	0	R/W	J
D4 P14D		` ′	D5		·					0	R/W	
D3 P13D P13 / O port data D2 P12D P12 / O port data D1 P11D P11 / O port data D1 P11D P11 / O port data D1 P11D P10 / O port data D1 P10D P10 / O port data D1 P10D P10 / O port data D1 P10D P10D P10 / O port data D1 P10D P10D P10 / O port data D1 P10D					· · · · · · · · · · · · · · · · · · ·	i						
D2 P12D					· · · · · · · · · · · · · · · · · · ·	i					_	
D1 P11D P11						ĺ						
P1 I/O control register P1 I/O control register P1 I/O control P10 I/O control P16 I/O control P16 I/O control P16 I/O control P16 I/O control P16 I/O control P16 I/O control P18 I/O control P18 I/O control P18 I/O control P18 I/O control P18 I/O control P18 I/O control P19 I/O contr												
P1 I/O control register					·							
Register Register	P1 I/O control	00403DE		L.		H		<u>-</u>		Ė		0 when being road
D5 IOC15		l 1		IOC16		1	Output	<u> </u>	Innut	-	P/M	o when being read.
D4 IOC14	register	(5)				'	σαιραί	١	input		_	
D3 IOC13												
D2 IOC12											_	
D1 IOC11												
D0 IOC10 P10 I/O control D R/W												
P2 function select register P2 function selection 1 TM5 0 P27 0 R/W												
CFP26 P26 function selection 1 TM4 0 P26 0 R/W								L		-		
D5 CFP25 P25 function selection 1 TM3 0 P25 0 R/W						_		_		_	_	
D4 CFP24 P24 function selection 1 TM2 0 P24 0 R/W D3 CFP23 P23 function selection 1 TM1 0 P23 0 R/W D2 CFP22 P22 function selection 1 TM0 0 P22 0 R/W D1 CFP21 P21 function selection 1 #DWE 0 P21 0 R/W Ext. func.(0x402DF	select register	(B)				1		-		_		
D3 CFP23 P23 function selection 1 TM1 0 P23 0 R/W D2 CFP22 P22 function selection 1 TM0 0 P22 0 R/W D1 CFP21 P21 function selection 1 #DWE 0 P21 0 R/W Ext. func.(0x402DF						1		_	_	_		
D2 CFP22 P22 function selection 1 TM0 0 P22 0 R/W D1 CFP21 P21 function selection 1 #DWE 0 P21 0 R/W Ext. func.(0x402DF			D4	CFP24	P24 function selection	1	TM2	0	P24	0	R/W	
D1 CFP21 P21 function selection 1 #DWE 0 P21 0 R/W Ext. func.(0x402DF			D3		P23 function selection	1	TM1	-		0	R/W	
			D2	CFP22	P22 function selection	1	TM0	0	P22	0	R/W	
			D1	CFP21	P21 function selection	1	#DWE	0	P21	0	R/W	Ext. func.(0x402DF)
D0 CFP20 P20 function selection 1 #DRD 0 P20 0 R/W			D0		P20 function selection	1		_		0	_	,

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
P2 I/O port data	00402D9	D7	P27D	P27 I/O port data	1	High	0	Low	0	R/W	
register	(B)	D6	P26D	P26 I/O port data					0	R/W	
Ĭ	` ,	D5	P25D	P25 I/O port data					0	R/W	
		D4	P24D	P24 I/O port data					0	R/W	
		D3	P23D	P23 I/O port data					0	R/W	
		D2	P22D	P22 I/O port data					0	R/W	
		D1	P21D	P21 I/O port data					0	R/W	
		D0	P20D	P20 I/O port data					0	R/W	
P2 I/O control	00402DA	D7	IOC27	P27 I/O control	1	Output	0	Input	0	R/W	
register	(B)	D6	IOC26	P26 I/O control		·		'	0	R/W	
	. ,	D5	IOC25	P25 I/O control					0	R/W	
		D4	IOC24	P24 I/O control					0	R/W	
		D3	IOC23	P23 I/O control					0	R/W	
		D2	IOC22	P22 I/O control					0	R/W	
		D1	IOC21	P21 I/O control					0	R/W	
		D0	IOC20	P20 I/O control					0	R/W	
P3 function	00402DC	D7-6	İ-	reserved		-	_		 -	<u> </u>	0 when being read.
select register	(B)	D5	CFP35	P35 function selection	1	#BUSACK	0	P35	0	R/W	J I I J J I I I
_	. ,	D4	CFP34	P34 function selection	1	#BUSREQ	0	P34	0	R/W	
						#CE6					
		D3	CFP33	P33 function selection	1	#DMAACK1	0	P33	0	R/W	
		D2	CFP32	P32 function selection	1	#DMAACK0	0	P32	0	R/W	
		D1	CFP31	P31 function selection	1	#BUSGET	0	P31	0	R/W	Ext. func.(0x402DF)
		D0	CFP30	P30 function selection	1	#WAIT	0	P30	0	R/W	
						#CE4/#CE5					
P3 I/O port data	00402DD	D7-6	-	reserved		-			l -	_	0 when being read.
register	(B)	D5	P35D	P35 I/O port data	1	High	0	Low	0	R/W	_
		D4	P34D	P34 I/O port data		-			0	R/W	
		D3	P33D	P33 I/O port data					0	R/W	
		D2	P32D	P32 I/O port data					0	R/W	
		D1	P31D	P31 I/O port data					0	R/W	
		D0	P30D	P30 I/O port data					0	R/W	
P3 I/O control	00402DE	D7-6	-	reserved		_			T -	_	0 when being read.
register	(B)	D5	IOC35	P35 I/O control	1	Output	0	Input	0	R/W	
	. ,	D4	IOC34	P34 I/O control		· .			0	R/W	
		D3	IOC33	P33 I/O control					0	R/W	
		D2	IOC32	P32 I/O control					0	R/W	
		D1	IOC31	P31 I/O control					0	R/W	
		D0	IOC30	P30 I/O control					0	R/W	
Port function	00402DF	D7	CFEX7	P07 port extended function	1	#DMAEND3	0	P07, etc.	0	R/W	
extension	(B)	D6	CFEX6	P06 port extended function	1	#DMAACK3	-	P06, etc.	0	R/W	
register	(-,	D5	CFEX5	P05 port extended function	1	#DMAEND2	_	P05, etc.	0	R/W	
		D4	CFEX4	P04 port extended function	1	#DMAACK2	-	P04, etc.	0	R/W	
		D3	CFEX3	P31 port extended function	1	#GARD	_	P31, etc.	0	R/W	1
		D2	CFEX2	P21 port extended function	1	#GAAS	-	P21, etc.	0	R/W	
	l l	D1	CFEX1	P10, P11, P13 port extended	1	DST0	-	P10, etc.	1	R/W	
		וט									
		וט	O. Ext	function		DST1		P11, etc.			
		וט	O. Ext			DST1 DPC0					
		D0	CFEX0		1		0	P11, etc. P13, etc. P12, etc.	1	R/W	

Table 4.2.1 I/O Memory Map (continue)

		_		Table 4.2.1 I/O Memory N		•			Τ.	-	
Register name	Address	Bit	Name	Function	_	Set	ting		Init.	R/W	Remarks
P4 function	0040300	D7	CFP47	P47 function selection	1	#SRDY3	0	P47	0	R/W	
select register	(B)	D6	CFP46	P46 function selection	1	#SCLK3	_	P46	0	R/W	
		D5	CFP45	P45 function selection	1	SOUT3	0	P45	0	R/W	
		D4	CFP44	P44 function selection	1	SIN3	-	P44	0	R/W	
		D3	CFP43	P43 function selection	1	#SRDY2		P43	0	R/W	
		D2	CFP42	P42 function selection	1	#SCLK2	-	P42	0	R/W	
		D1	CFP41	P41 function selection	1	SOUT2	0		0	R/W	
		D0	CFP40	P40 function selection	1	SIN2	0	P40	0	R/W	
P4 I/O port data	0040301	D7	P47D	P47 I/O port data	1	High	0	Low	0	R/W	
register	(B)	D6	P46D	P46 I/O port data					0	R/W	
		D5	P45D	P45 I/O port data					0	R/W	
		D4	P44D	P44 I/O port data					0	R/W	
		D3	P43D	P43 I/O port data					0	R/W	
		D2 D1	P42D P41D	P42 I/O port data					0	R/W R/W	
		DI D0	P41D P40D	P41 I/O port data P40 I/O port data					0	R/W	
D4 1/0 1	0040000				_	0.44	_	la a cot	<u> </u>		
P4 I/O control register	0040302	D7 D6	IOC47	P47 I/O control P46 I/O control	1	Output	U	Input	0	R/W R/W	
register	(B)	D5	IOC45	P45 I/O control					0	R/W	
		D4	IOC44	P44 I/O control					0	R/W	
		D3	IOC43	P43 I/O control					0	R/W	
		D2	IOC42	P42 I/O control					0	R/W	
		D1	IOC41	P41 I/O control					0	R/W	
		D0	IOC40	P40 I/O control					0	R/W	
P5 function	0040303	D7-2	-	reserved		-	-		-	_	0 when being read.
select register	(B)	D1	CFP51	P51 function selection	1	T8UF5	0	P51	0	R/W	
		D0	CFP50	P50 function selection	1	T8UF4	0	P50	0	R/W	
P5 I/O port data	0040304	D7	P57D	P57 I/O port data	1	High	0	Low	0	R/W	
register	(B)	D6	P56D	P56 I/O port data		-			0	R/W	
		D5	P55D	P55 I/O port data					0	R/W	
		D4	P54D	P54 I/O port data					0	R/W	
		D3	P53D	P53 I/O port data					0	R/W	
		D2	P52D	P52 I/O port data					0	R/W	
		D1	P51D	P51 I/O port data					0	R/W	
		D0	P50D	P50 I/O port data					0	R/W	
P5 I/O control	0040305	D7	IOC57	P57 I/O control	1	Output	0	Input	0	R/W	
register	(B)	D6	IOC56	P56 I/O control					0	R/W	
		D5	IOC55	P55 I/O control					0	R/W	
		D4 D3	IOC54 IOC53	P54 I/O control P53 I/O control					0	R/W R/W	
		D2	IOC52	P52 I/O control					0	R/W	
		D1	IOC51	P51 I/O control					0	R/W	
		D0	IOC50	P50 I/O control					0	R/W	
Port input	0040306	D7	SPTEX7	FPT7 interrupt input port selection expansion	1	P67	0	P27,etc.	0	R/W	
interrupt	(B)	D6	SPTEX6	FPT6 interrupt input port selection expansion	1	P66	-	P26,etc.	0	R/W	
selection	, ,	D5	SPTEX5	FPT5 interrupt input port selection expansion	1	P65	_	P25,etc.	0	R/W	
expansion		D4	SPTEX4	FPT4 interrupt input port selection expansion	1	P64		P24,etc.	0	R/W	
register		D3	SPTEX3	FPT3 interrupt input port selection expansion	1	P63	_	P23,etc.	0	R/W	
		D2	SPTEX2	FPT2 interrupt input port selection expansion	1	P62	-	P22,etc.	0	R/W	
		D1	SPTEX1	FPT1 interrupt input port selection expansion	1	P61		P21,etc.	0	R/W	
		D0	SPTEX0	FPT0 interrupt input port selection expansion		P60	=	P20,etc.	0	R/W	
P6 I/O port data		D7	P67D	P67 I/O port data	1	High	0	Low	0	R/W	
register	(B)	D6	P66D	P66 I/O port data					0	R/W	
		D5	P65D	P65 I/O port data					0	R/W	
		D4 D3	P64D	P64 I/O port data P63 I/O port data					0	R/W R/W	
		D3	P63D P62D	P62 I/O port data					0	R/W	
		D2	P62D	P61 I/O port data					0	R/W	
		D0	P60D	P60 I/O port data					0	R/W	
P6 I/O control	0040308	D7	IOC67	P67 I/O control	1	Output	0	Input	0	R/W	
register	(B)	D6	IOC66	P66 I/O control	'	Juipui		put	0	R/W	
. 3910101	(5)	D5	IOC65	P65 I/O control					0	R/W	
		D4	IOC64	P64 I/O control					0	R/W	
		D3	IOC63	P63 I/O control					0	R/W	
		D2	IOC62	P62 I/O control					0	R/W	
		D1	IOC61	P61 I/O control					0	R/W	
		D0	IOC60	P60 I/O control	L		L		0	R/W	
			_		_		_	_			

Table 4.2.1 I/O Memory Map (continue)

No part data Columbia Colum	0 when being read.
Expansion register	0 when being read.
Expansion register	0 when being read.
Select register (B) D1 CFP71 P72,P73 function selection 1 SCL1,SDA1 0 P72,P73 0 R/V P7 I/O port data 004030B D7 P77D P77 I/O port data 1 SCL0,SDA0 0 P70,P71 0 R/V P7 I/O port data 004030B D7 P77D P77 I/O port data 1 High 0 Low 0 R/V	/ /
D0 CFP70 P70,P71 function selection 1 SCL0,SDA0 0 P70,P71 0 R/V	/ /
P7 I/O port data 004030B D7 P77D P77 I/O port data 1 High 0 Low 0 R/V	
	V
register (B) D6 P76D P76 I/O port data 0 R/V	V
D5 P75D P75 I/O port data 0 R/V	V
D4 P74D P74 I/O port data 0 R/V	_
D3 P73D P73 I/O port data 0 R/V	_
D2 P72D P72 I/O port data 0 R/V	-
D1 P71D P71 I/O port data 0 R/V	
P7 I/O control 004030C D7 IOC77 P77 I/O control 1 Output 0 Input 0 R/V register (B) D6 IOC76 P76 I/O control 1 Output 0 Input 0 R/V	_
register (B) D6 IOC76 P76 I/O control 0 R/V D5 IOC75 P75 I/O control 0 R/V	
D4 IOC74 P74 I/O control 0 R/V	—
D3 IOC73 P73 I/O control 0 R/V	
D2 IOC72 P72 I/O control 0 R/V	-
D1 IOC71 P71 /O control 0 R/V	-
D0 IOC70 P70 I/O control 0 R/V	7
P8 function 004030D D7 CFP87 P87 function selection 1 TM9 0 P87 0 R/V	/
select register (B) D6 CFP86 P86 function selection 1 TM8 0 P86 0 R/V	7
D5 CFP85 P85 function selection 1 TM7 0 P85 0 R/V	V
D4 CFP84 P84 function selection 1 TM6 0 P84 0 R/V	
D3 CFP83 P83 function selection 1 EXCL9 0 P83 0 R/V	-
D2 CFP82 P82 function selection 1 EXCL8 0 P82 0 R/V	-
D1 CFP81 P81 function selection 1 EXCL7 0 P81 0 R/V	-
P8 I/O port data 004030E D7 P87D P87 I/O port data 1 High 0 Low 0 R/V register (B) D6 P86D P86 I/O port data 1 High 0 Low 0 R/V	_
D5 P85D P85 I/O port data 0 R/V	
D4 P84D P84 I/O port data 0 R/V	— I
D3 P83D P83 I/O port data 0 R/V	7
D2 P82D P82 I/O port data 0 R/V	V
D1 P81D P81 I/O port data 0 R/V	-
D0 P80D P80 I/O port data 0 R/V	<i>I</i>
P8 I/O control 004030F D7 IOC87 P87 I/O control 1 Output 0 Input 0 R/V	_
register (B) D6 IOC86 P86 I/O control 0 R/V	
D5 IOC85 P85 I/O control 0 R/V D4 IOC84 P84 I/O control 0 R/V O R/V O O R/V O R/V O O O O O O O O O	— I
D4 IOC84 P84 I/O control 0 R/V D3 IOC83 P83 I/O control 0 R/V O	
D2 IOC82 P82 I/O control 0 R/V	-
D1 IOC81 P81 I/O control 0 R/V	-
D0 IOC80 P80 I/O control 0 R/V	-
Port input 0040310 D7 SPPT15 FPT15 input polarity selection 1 High level 0 Low level 1 R/V	v .
interrupt (B) D6 SPPT14 FPT14 input polarity selection or or 1 R/V	7
input polarity D5 SPPT13 FPT13 input polarity selection Rising edge Falling 1 R/V	V
select register D4 SPPT12 FPT12 input polarity selection edge 1 R/V	
D3 SPPT11 FPT11 input polarity selection 1 R/V	_
D2 SPPT10 FPT10 input polarity selection 1 R/V	_
D1 SPPT9 FPT9 input polarity selection 1 R/V	_
Port input 0040311 D7 SEPT15 FPT15 edge/level selection 1 Edge 0 Level 1 R/V	_
edge/level D5 SEPT13 FPT13 edge/level selection 1 R/V	-
select register D4 SEPT12 FPT12 edge/level selection 1 R/V	_
D3 SEPT11 FPT11 edge/level selection 1 R/V	
D2 SEPT10 FPT10 edge/level selection 1 R/V	_
D1 SEPT9 FPT9 edge/level selection 1 R/V	/
D0 SEPT8 FP8 edge/level selection 1 R/V	/

Table 4.2.1 I/O Memory Map (continue)

				Table 4.2.1 I/O Memory N	ا~.	(
Register name	Address	Bit	Name	Function			S	ettin	g	Init.	R/W	Remarks
Single-master	0040320	D7	I2CTD07	Single-master I2C-bus Ch.0			0x0	to 0	xFF	0	R/W	Initialized by software
I2C-bus Ch.0	(B)	D6	I2CTD06	transmit data						0		reset
transmit data	, ,	D5	I2CTD05	I2CTD07 = MSB						0		
register		D4	I2CTD04	12CTD00 = LSB						0		
		D3	I2CTD03							0		
		D2	I2CTD02							0		
		D1	I2CTD01							0		
		D0	I2CTD00							0		
Single-master	0040321	D7	I2CRD07	Single-master I2C-bus Ch.0			0.40) to 0	,CC	0	R	Initialized by coftware
I2C-bus Ch.0		D6	I2CRD07	receive data			UXU	100	XFF	0	K	Initialized by software reset
receive data	(B)	D5	I2CRD06	I2CRD07 = MSB						0		reset
		D3	I2CRD03							0		
register		D3	I2CRD04	I2CRD00 = LSB						0		
		D3	I2CRD03									
		D2	I2CRD02							0		
		D0	I2CRD01							0		
			IZCKDUU							-		
Single-master	0040322	D7-6	-	reserved	_			_	T=.	-		0 when being read.
I2C-bus Ch.0	(B)	D5	I2CSR0	Ch.0 dual-wavelength reset	1	Rese	et	0		0	R/W	
control		D4	CLKW0	Ch.0 clock wait	1	On		0		0	R/W	Initialized by software reset
register		D3	TACK0	Ch.0 transmit ACK signal	1	ACK	_		NACK	0	R/W	Initialized by software reset
		D2	TRNS02	Ch.0 operate command	TRI	VS0[2:0	-		sfer mode	0	R/W	Initialized by software reset
		D1	TRNS01		0	0 1	Ger	nerate	start condition	0		
		D0	TRNS00		0	1 0	Ger	nerate	stop condition	0		
					0	1 1	Re	ceive	data			
					1	0 0) Tra	ansfe	r data			
					1	0 1	Dun	nmy D	MA send mode			
					1	1 0	Dun	nmy D	MA receive mode			
					Othe	er value	S Cle	ar ei	ror flag			
Single-master	0040323	D7	RUN0	Command operating state	1	Exec		$\overline{}$	Standby	0	R	Initialized by software reset
I2C-bus Ch.0	(B)	D6	_	reserved	Ė	Exco	ug	_	Clariday	_		0 when being read.
status	(5)	D5	SSDA0	SDA0 status	1	High		0	Low	Х	R	o whom boing road.
register		D4	SSCL0	SCL0 status	1	High		-	Low	X	R	
. og.o.o.		D3	UB0	Ch.0 bus usage state	1	Bus i	ท แร	_	Bus not in use	0	R	Initialized by software reset
		D2	BB0	I2C-bus usage state	1	I2C-bu	_	_		0	R	Initialized by software reset
		D1	EH0	Ch.0 error flag	1	Error		0		0	R	Initialized by software reset
		D0	CMP0	Ch.0 transmit command complete	1	Done		0	Wait for complete	0	R	Initialized by software reset
Single-master	0040324	D7-5		reserved					or idle	_		
I2C-bus Ch.0		D7=3	RACK0	Ch.0 receive ACK signal	1	Error		_	No error	0	R	0 when being read.
error status	(B)	D3	CMS0	Ch.0 clock mismatch	1	Dete		0	Not detected	0	R	Initialized by software reset
		D3	DMS0	Ch.0 data mismatch	1	Dete	_	0		0	R	Initialized by software reset
register		D1	SPD0	Ch.0 stop condition	1	Dete		- 0		0	R	Initialized by software reset
		D0	STD0	Ch.0 start condition	1	Dete			Not detected	0	R	Initialized by software reset Initialized by software reset
<u> </u>	2042225		3100		_	Dete	cieu	10	140t detected	U	IX	· ·
Single-master	0040325	D7-4	-	reserved		F		– ماری	No feater	-	- D/4/	0 when being read.
I2C-bus Ch.0	(B)	D3	IS_EH0	Ch.0 interrupt error status	1	Factor	•	_	No factor generated	0	R/W	Initialized by software reset
interrupt		D2	IS_CMP0	Ch.0 interrupt complete status	1	Factor		_	No factor generated	0	R/W	Initialized by software reset
control/status		D1	IC_EH0	Ch.0 error interrput	1	Enab	_	0	Disabled	0	R/W	Initialized by software reset
register		D0	IC_CMP0	Ch.0 complete interrupt	1	Enab	ied	0	Disabled	0	R/W	Initialized by software reset
Single-master		D7-4	-	reserved				_		-	_	0 when being read.
I2C-bus Ch.0	(B)	D3	NIS_P03	Ch.0 noise filter	-	NIS_F		-	Division ratio	0	R/W	θ: selected by
noise filter		D2	NIS_P02	clock division ratio setting	1	1	1	1	θ/60	0		Prescaler clock select
clock (NCLK0)		D1	NIS_P01		1	1	1	0	θ/56	0		register (0x40181)
divisor		D0	NIS_P00		1	1	0	1	θ/52	0		
register					1	1	0	0	θ/48			
					1	0	1	1	θ/44			
					1	0	1	0	θ/40			
					1	0	0	1	θ/36			
					1	0	0	0	θ/32			
					0	1	1	1	θ/28			
					0	1	1	0	θ/24			
					0	1	0	1	θ/20			
1					0	1	0	0	θ/16			
	1		l		0	0	1	1	θ/12			
					0	0	1	0	θ/8			
					0		1 0	0 1	θ/8 θ/4			
						0						

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function			S	etting	Init.	R/W	Remarks
Single-master	0040327	D7-3	-	reserved							0 when being read.
I2C-bus Ch.0	(B)	D2	SCL_P02	SCL0 division ratio setting	SC	L P0	[2:0]	Division ratio	0	R/W	θ: Single-master
I2C-bus clock		D1	SCL_P01		1	1	1	θ/512	0		I2C-bus Ch.0
(SCL0)		D0	SCL_P00		1	1	0	€/256	0		noise filter clock
divisor					1	0	1	θ/128			(NCLK0)
register					1	0	0	θ/64			
					0	1	1	θ/32			
					0	1	0	θ/16			
					0	0	1	θ/8			
					0	0	0	θ/4			
Single-master	0040328	D7-4	-	reserved				_	_	_	0 when being read.
I2C-bus Ch.0	(B)	D3	SDAP0	Ch.0 data push-pull circuit	1	Low/hi	gh out	out O Low/Hi-Z output	0	R/W	Initialized by software reset
I/O select		D2	SCLP0	Ch.0 clock push-pull circuit	1		gh out		0	R/W	Initialized by software reset
register		D1	SDAS0	Ch.0 data spike suppression circuit	1	Spike s require	uppress d	sion 0 Spike suppression not required	1	R/W	Initialized by software reset
		D0	SCLS0	Ch.0 clock spike suppression circuit	1	Spike s require	uppress d	o Spike suppression not required	1	R/W	Initialized by software reset
Single-master	0040329	D7-2	-	reserved				-	_	-	0 when being read.
I2C-bus Ch.0	(B)	D1	D0_MD1	Ch.0 DMA mode setting	D0	_MD	[1:0]	DMA mode	0	R/W	Initialized by software reset
DMA mode		D0	D0_MD0		1		1	HS_DMA	0		
setting					1		0	IDMA			
register					C)	1	reserved			
					C)	0	NON			
Single-master	004032A	D7	D0_CNT7	Ch.0 IDMA byte counter value					0	R/W	
I2C-bus Ch.0	(B)	D6	D0_CNT6	[7:0] (lower byte)					0		
IDMA counter		D5	D0_CNT5	D0_CNT0 = LSB					0		
(lower)		D4	D0_CNT4						0		
register		D3	D0_CNT3						0		
		D2	D0_CNT2						0		
		D1	D0_CNT1						0		
		D0	D0_CNT0						0		
Single-master	004032B	D7	D0_CNT15	Ch.1 IDMA byte counter value					0	R/W	
I2C-bus Ch.0	(B)	D6	D0_CNT14	[15:8] (upper byte)					0		
IDMA counter		D5	D0_CNT13	D0_CNT15 = MSB					0		
(upper)		D4	D0_CNT12						0		
register		D3	D0_CNT11						0		
		D2	D0_CNT10						0		
		D1	D0_CNT9						0		
		D0	D0_CNT8						0		
Single-master	004032C	D7-4	-	reserved				-	_	_	0 when being read.
I2C-bus Ch.0	(B)	D3	I2CTDBE0	Ch.0 transmit data buffer empty	-	Emp		0 Full	1	R	Initialized by software reset
DMA status		D2	I2CRDBE0	Ch.0 receive data buffer update	1	Upda		0 Not updated	0	R	Initialized by software reset
register		D1	RDREQ0_H	Ch.0 read DMA request signal status	-	High		0 Low	0	R	Initialized by software reset
		D0	WDREQ0_H	Ch.0 write DMA request signal status	1	High		0 Low	0	R	Initialized by software reset

Table 4.2.1 I/O Memory Map (continue)

				Table 4.2.1 I/O Memory N	- 1	. (,				
Register name	Address	Bit	Name	Function			5	Settin	g	Init.	R/W	Remarks
Single-master	0040330	D7	I2CTD17	Single-master I2C-bus Ch.1			0x0) to 0	xFF	0	R/W	Initialized by software
I2C-bus Ch.1	(B)	D6	I2CTD16	transmit data						0		reset
transmit data	(-)	D5	12CTD15	I2CTD17 = MSB						0		10001
		D4	I2CTD14	12CTD10 = LSB						0		
register		D3	12CTD14	1201010 - 100						0		
		D2	I2CTD12							0		
		D1	I2CTD11							0		
		D0	I2CTD10							0		
Single-master	0040331	D7	I2CRD17	Single-master I2C-bus Ch.1			0x0) to 0	xFF	0	R	Initialized by software
I2C-bus Ch.1	(B)	D6	I2CRD16	receive data						0		reset
receive data		D5	I2CRD15	I2CRD17 = MSB						0		
register		D4	I2CRD14	I2CRD10 = LSB						0		
		D3	I2CRD13							0		
		D2	I2CRD12							0		
		D1	I2CRD11							0		
		D0	I2CRD10							0		
Single-master	0040332	D7-6	-	reserved								0 when being read.
I2C-bus Ch.1	(B)	D5	I2CSR1	Ch.1 dual-wavelength reset	1	Rese	et _	0		0	R/W	
control	[D4	CLKW1	Ch.1 clock wait	1	On		0	Off	0	R/W	Initialized by software reset
register	[D3	TACK1	Ch.1 transmit ACK signal	1	ACK		0	NACK	0	R/W	Initialized by software reset
		D2	TRNS12	Ch.1 operate command	TRI	NS1[2:0	0]	Tran	sfer mode	0	R/W	Initialized by software reset
		D1	TRNS11		0	0 1	Ge	nerate	start condition	0		
		D0	TRNS10		0	1 0	Ge	nerate	stop condition	0		
					0	1 1	I Re	ceive	data			
					1	0 0	Tra	ansfe	r data			
					1	0 1	I Dur	nmy D	MA send mode			
					1	1 0) Dur	nmy D	MA receive mode			
					Othe	er value			ror flag			
Single-master	0040333	D7	RUN01	Command operating state	1	Exec		_	Standby	0	R	Initialized by software reset
I2C-bus Ch.1	(B)	D6	_	reserved	÷	LXCC	, atm iç	, I o	Otariaby	_	_	0 when being read.
status	(5)	D5	SSDA1	SDA1 status	1	High		0	Low	Х	R	o whom boing road.
register		D4	SSCL1	SCL1 status	1	High		_	Low	X	R	
. og.oto.		D3	UB1	Ch.1 bus usage state	1	Bus		_	Bus not in use	0	R	Initialized by software reset
		D2	BB1	I2C-bus usage state	1	I2C-bi	_	_		0	R	Initialized by software reset
		D1	EH1	Ch.1 error flag	1	Error		0		0	R	Initialized by software reset
		D0	CMP1	Ch.1 transmit command complete	1	Done		0	Wait for complete	0	R	Initialized by software reset
Single-master	0040334	D7-5		reserved					or idle	_		0 when being read.
I2C-bus Ch.1	(B)	D4	RACK1	Ch.1 receive ACK signal	1	Error	,	10	No error	0	R	Initialized by software reset
error status	(-,	D3	CMS1	Ch.1 clock mismatch	1	Dete		0	_	0	R	Initialized by software reset
register		D2	DMS1	Ch.1 data mismatch	1	Dete	_	0	_	0	R	Initialized by software reset
. og.oto.		D1	SPD1	Ch.1 stop condition	1	Dete		T ₀		0	R	Initialized by software reset
		D0	STD1	Ch.1 start condition	1	Dete			Not detected	0	R	Initialized by software reset
Single-master	0040335	D7-4	<u> </u>	reserved								0 when being read.
I2C-bus Ch.1	(B)	D7-4	IS_EH1	Ch.1 interrupt error status	1	Factor	gener	ated 0	No factor generated	0	R/W	Initialized by software reset
interrupt	(5)	D3	IS CMP1	Ch.1 interrupt error status Ch.1 interrupt complete status	1	Factor	•	_		0	R/W	Initialized by software reset
control/status		D1	IC_EH1	Ch.1 error interrput	1	Enab		0	Ů	0	R/W	Initialized by software reset
register		D0	IC CMP1	Ch.1 complete interrupt	1	Enat	_	0		0	R/W	Initialized by software reset
	0040336	D7-4	_	' '	Ė	_ rial	,iou	10	Dioabica	_	17,44	,
Single-master				reserved		NIIC 1	2410-	-	Division *s*:-		D^4/	0 when being read.
I2C-bus Ch.1	(B)	D3	NIS_P13	Ch.1 noise filter		NIS_F			Division ratio	0	R/W	θ: selected by
noise filter		D2	NIS_P12	clock division ratio setting	1	1	1	1	θ/60 0/56	0		Prescaler clock select
clock (NCLK0)		D1	NIS_P11		1	1	1	0	θ/56 0/52	0		register (0x40181)
divisor		D0	NIS_P10		1	1	0	1	θ/52	0		
register					1	1	0	0	θ/48			
					1	0	1	1	θ/44			
					1	0	1	0	θ/40			
					1	0	0	1	θ/36			
					1	0	0	0	θ/32			
					0	1	1	1	θ/28			
					0	1	1	0	θ/24			
					0	1	0	1	θ/20			
					0	1	0	0	θ/16			
					0	0	1	1	θ/12			
					0	0	1	0	θ/8			
					0	0	0	1	θ/4			
			1	i	0	0	0	0	θ/2	1	ı	I
					L۷	_ ∪	⊥ -	⊥ ' '				

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function			S	etting	Init.	R/W	Remarks
Single-master	0040337	D7-3	-	reserved							0 when being read.
I2C-bus Ch.1	(B)	D2	SCL_P12	SCL1 division ratio setting	SC	L P1	[2:0]	Division ratio	0	R/W	θ: Single-master
I2C-bus clock		D1	SCL_P11		1	1	1	θ/512	0		I2C-bus Ch.1
(SCL0)		D0	SCL_P10		1	1	0	€/256	0		noise filter clock
divisor					1	0	1	θ/128			(NCLK1)
register					1	0	0	θ/64			
					0	1	1	θ/32			
					0	1	0	θ/16			
					0	0	1	θ/8			
					0	0	0	θ/4			
Single-master	0040338	D7-4	-	reserved				_	_	_	0 when being read.
I2C-bus Ch.1	(B)	D3	SDAP1	Ch.1 data push-pull circuit	1	Low/hi	gh out	out O Low/Hi-Z output	0	R/W	Initialized by software reset
I/O select		D2	SCLP1	Ch.1 clock push-pull circuit	1		gh out		0	R/W	Initialized by software reset
register		D1	SDAS1	Ch.1 data spike suppression circuit	1	Spike s require	uppress d	ion 0 Spike suppression not required	1	R/W	Initialized by software reset
		D0	SCLS1	Ch.1 clock spike suppression circuit	1	Spike s require	uppress d	o Spike suppression not required	1	R/W	Initialized by software reset
Single-master	0040339	D7-2	-	reserved				_	_	_	0 when being read.
I2C-bus Ch.1	(B)	D1	D1_MD1	Ch.1 DMA mode setting	D1	_MD	[1:0]	DMA mode	0	R/W	Initialized by software reset
DMA mode		D0	D1_MD0		1		1	HS_DMA	0		
setting					1	1	0	IDMA			
register					C		1	reserved			
					C)	0	NON			
Single-master	004033A	D7	D1_CNT7	Ch.1 IDMA byte counter value					0	R/W	
I2C-bus Ch.1	(B)	D6	D1_CNT6	[7:0] (lower byte)					0		
IDMA counter		D5	D1_CNT5	D1_CNT0 = LSB					0		
(lower)		D4	D1_CNT4						0		
register		D3	D1_CNT3						0		
		D2	D1_CNT2						0		
		D1	D1_CNT1						0		
		D0	D1_CNT0						0		
Single-master	004033B	D7	D1_CNT15	Ch.1 IDMA byte counter value					0	R/W	
I2C-bus Ch.1	(B)	D6	D1_CNT14	[15:8] (upper byte)					0		
IDMA counter		D5	D1_CNT13	D1_CNT15 = MSB					0		
(upper)		D4	D1_CNT12						0		
register		D3	D1_CNT11						0		
		D2	D1_CNT10						0		
		D1	D1_CNT9						0		
		D0	D1_CNT8						0		
Single-master	004033C	D7-4	-	reserved	١.,				-	-	0 when being read.
I2C-bus Ch.1	(B)	D3	I2CTDBE1	Ch.1 transmit data buffer empty	-	Emp	_	0 Full	1	R	Initialized by software reset
DMA status		D2	I2CRDBE1	Ch.1 receive data buffer update	1	Upda		0 Not updated	0	R	Initialized by software reset
register		D1	RDREQ1_H	Ch.1 read DMA request signal status	-	High		0 Low	0	R	Initialized by software reset
		D0	WDREQ1_H	Ch.1 write DMA request signal status	1	High		0 Low	0	R	Initialized by software reset

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
			INAIIIE		Jetting		17/44	
Areas 18–15	0048120	DF	A4007	reserved	- 10 hite 10 40 hite	_	- D/M	0 when being read.
set-up register	(HW)	DE	A18SZ	Areas 18–17 device size selection		0	R/W	
		DD	A18DF1	Areas 18–17	A18DF[1:0] Number of cycles	1	R/W	
		DC	A18DF0	output disable delay time	1 1 3.5	1		
					1 0 2.5			
					0 1 1.5			
		DD		recented.	0 0 0.5			O when being read
		DB	A 4 0\A/TO	reserved	A 4 0 W/T [Q,Q] Weit evelop		- D/M	0 when being read.
		DA	A18WT2 A18WT1	Areas 18–17 wait control	A18WT[2:0] Wait cycles	1	R/W	
		D9 D8	A18WT0		1 1 1 7 1 1 0 6	1 1		
		Do	Alowio		1 0 1 5	'		
					1 0 0 4			
					0 1 1 3			
		D7	_	reserved		_	_	0 when being read.
		D6	A16SZ	Areas 16–15 device size selection		0	R/W	o when being read.
		D5	A16DF1	Areas 16–15	A16DF[1:0] Number of cycles	1	R/W	
		D3	A16DF0	output disable delay time	1 1 3.5	1	17/44	
		D4	ATODEO	output disable delay time	1 0 2.5	'		
					0 1 1.5			
					0 0 0.5			
		D3	_	reserved	- 0 0 0.0			0 when being read.
		D3	A16WT2	Areas 16–15 wait control	A16WT[2:0] Wait cycles	1	R/W	o when being read.
		D2	A16WT1		1 1 1 7	1	13/ 44	
		D0	A16WT0		1 1 0 6	1		
		Do	1000		1 0 1 5	'		
					1 0 0 4			
					0 1 1 3			
Areas 14-13	0048122	DF-9	i_	reserved	_			0 when being read.
set-up register	(HW)	D1 3	A14DRA	Area 14 DRAM selection	1 Used 0 Not used	0	R/W	o when being read.
oct up register	(1111)	D7	A13DRA	Area 13 DRAM selection	1 Used 0 Not used	0	R/W	
		D6	A14SZ	Areas 14–13 device size selection	1 8 bits 0 16 bits	0	R/W	
		D5	A14DF1	Areas 14–13	A14DF[1:0] Number of cycles	1	R/W	
		D4	A14DF0	output disable delay time	1 1 3.5	1		
				,	1 0 2.5			
					0 1 1.5			
					0 0 0.5			
		D3	-	reserved	<u> </u>	_	_	0 when being read.
		D2	A14WT2	Areas 14-13 wait control	A14WT[2:0] Wait cycles	1	R/W	
		D1	A14WT1		1 1 1 7	1		
		D0	A14WT0		1 1 0 6	1		
					1 0 1 5			
					1 0 0 4			
					0 1 1 3			
					0 1 0 2			
					0 0 1 1			
				<u> </u>	0 0 0 0			
Areas 12-11	0048124	DF-7	-	reserved	-	_	_	0 when being read.
set-up register	(HW)	D6	A12SZ	Areas 12-11 device size selection	1 8 bits 0 16 bits	0	R/W	
		D5	A12DF1	Areas 12–11	A18DF[1:0] Number of cycles	1	R/W	
		D4	A12DF0	output disable delay time	1 1 3.5	1		
					1 0 2.5			
					0 1 1.5			
					0 0 0.5			
		D3	-	reserved	-	-		0 when being read.
		D2	A12WT2	Areas 12–11 wait control	A18WT[2:0] Wait cycles	1	R/W	
		D1	A12WT1		1 1 1 7	1		
		D0	A12WT0		1 1 0 6	1		
					1 0 1 5			
					1 0 0 4			
					0 1 1 3			
					0 1 0 2			
					0 0 1 1			
					0 0 0 0			

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	s	Setting	Init.	R/W	Remarks
Areas 10–9	0048126	DF	_	reserved		_	_	_	0 when being read.
set-up register	(HW)	DE	A10IR2	Area 10 internal ROM wait control	A10IR[2:0]	ROM size	1	R/W	J 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
'	, ,	DD	A10IR1	Area 10 internal ROM size	1 1 1	2MB	1		
		DC	A10IR0	selection	1 1 0	1MB	1		
					1 0 1	512KB			
					1 0 0	256KB			
					0 1 1	128KB			
					0 1 0	64KB			
					0 0 1	32KB			
					0 0 0	16KB			
		DB	-	reserved		-	-	-	0 when being read.
		DA	A10BW1	Areas 10-9	A10BW[1:0]	Wait cycles	0	R/W	
		D9	A10BW0	burst ROM	1 1	3	0		
				burst read cycle wait control	1 0	2			
					0 1	1			
		Do	A40DD A	Area 40 hurst DOM I I -	0 0	0		DAA/	
		D8	A10DRA	Area 0 burst ROM selection	1 Used	0 Not used	0	R/W	
		D7 D6	A9DRA A10SZ	Area 9 burst ROM selection Areas 10–9 device size selection	1 Used 1 8 bits	0 Not used 0 16 bits	0	R/W R/W	
		D6	A105Z A10DF1	Areas 10–9 device size selection Areas 10–9	A10DF[1:0]	Number of cycles	1	R/W	
		D3	A10DF1	output disable delay time	1 1	3.5	1	I K/VV	
		D4	ATODEO	output disable delay time	1 0	2.5	'		
					0 1	1.5			
					0 0	0.5			
		D3	_	reserved	, , , ,	_	_	_	0 when being read.
		D2	A10WT2	Areas 10–9 wait control	A10WT[2:0]	Wait cycles	1	R/W	
		D1	A10WT1		1 1 1	7	1		
		D0	A10WT0		1 1 0	6	1		
					1 0 1	5			
					1 0 0	4			
					0 1 1	3			
					0 1 0	2			
					0 0 1	1			
					0 0 0	0			
Areas 8-7	0048128	DF-9	-	reserved		_	-	_	0 when being read.
set-up register	(HW)	D8	A8DRA	Area 8 DRAM selection	1 Used	0 Not used	0	R/W	
		D7	A7DRA	Area 7 DRAM selection	1 Used	0 Not used	0	R/W	
		D6	A8SZ	Areas 8–7 device size selection	1 8 bits	0 16 bits	0	R/W	
		D5	A8DF1	Areas 8–7	A8DF[1:0]	Number of cycles	1	R/W	
		D4	A8DF0	output disable delay time	1 1	3.5	1		
					1 0	2.5			
					0 1 0	1.5			
		D3		reserved	0 0	0.5		-	O whon hoing road
		D3	A8WT2	Areas 8–7 wait control	A8WT[2:0]	- Wait cycles	1	R/W	0 when being read.
		D2	A8WT1	Mail Control	1 1 1	7	1	17,44	
		D0	A8WT0		1 1 0	6	1		
		D0	731110			5	'		
					1 0 0	4			
					0 1 1	3			
					0 1 0	2			
					0 0 1	1			
					0 0 0	0			

Table 4.2.1 I/O Memory Map (continue)

Dominton	A alaboration	D:4	No	Function	Ca#!	lm!4	R/W	Domeste
	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I I	004812A	DF-E	-	reserved	-	_		0 when being read.
set-up register	(HW)	DD	A6DF1	Area 6	A6DF[1:0] Number of cycles	1	R/W	
		DC	A6DF0	output disable delay time	1 1 3.5	1		
					1 0 2.5			
					0 1 1.5			
					0 0 0.5			
		DB	-	reserved		-	-	0 when being read.
		DA	A6WT2	Area 6 wait control	A6WT[2:0] Wait cycles	1	R/W	
		D9	A6WT1		1 1 1 7	1		
		D8	A6WT0		1 1 0 6	1		
					1 0 1 5			
					1 0 0 4			
					0 1 1 3			
					0 1 0 2			
					0 0 1 1			
					0 0 0 0			
		D7	_	reserved	-	-	-	0 when being read.
		D6	A5SZ	Areas 5-4 device size selection	1 8 bits 0 16 bits	0	R/W	
		D5	A5DF1	Areas 5-4	A5DF[1:0] Number of cycles	1	R/W	
		D4	A5DF0	output disable delay time	1 1 3.5	1		
					1 0 2.5			
					0 1 1.5			
					0 0 0.5			
		D3	_	reserved	1 2 1 2 2 2	_	_	0 when being read.
		D2	A5WT2	Areas 5–4 wait control	A5WT[2:0] Wait cycles	1	R/W	o mion boing road.
		D1	A5WT1		1 1 1 7	1	,	
		D0	A5WT0		1 1 0 6	1		
					1 0 1 5			
					1 0 0 4			
					0 1 1 3			
					0 1 0 2			
TTBR write	004812D	D7	TBRP7	TTPP register write protect	Writing 01011001(0x59)	0	W	Undefined in read.
1		D6	TBRP6	TTBR register write protect	removes the TTBR (0x48134)	0	VV	Ondenned in read.
protect register	(B)	D5	TBRP5			0		
		D3	TBRP4		write protection. Writing other data sets the	0		
		D3	TBRP3		_	0		
		DS			write protection.			
		D2	ITRDD2					
		D2	TBRP2			0		
		D1	TBRP1			0		
Bussessi	0040405	D1 D0	TBRP1 TBRP0	DOLK autout and		0	Davi	
	004812E	D1 D0	TBRP1	BCLK output control	1 Fixed at H 0 Enabled	0 0	R/W	Matter day 1
Bus control register	004812E (HW)	D1 D0 DF DE	TBRP1 TBRP0 RBCLK	reserved	-	0 0 0	_	Writing 1 not allowed.
		D1 D0 DF DE DD	TBRP1 TBRP0 RBCLK - RBST8	reserved Burst ROM burst mode selection	1 8-successive 0 4-successive	0 0 0 0	- R/W	Writing 1 not allowed.
		D1 D0 DF DE DD DC	TBRP1 TBRP0 RBCLK - RBST8 REDO	reserved Burst ROM burst mode selection DRAM page mode selection		0 0 0 0 0	R/W	Writing 1 not allowed.
		D1 D0 DF DE DD DC DB	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1	reserved Burst ROM burst mode selection	1 8-successive 0 4-successive 1 EDO 0 Fast page RCA[1:0] Size	0 0 0 0 0 0	- R/W	Writing 1 not allowed.
		D1 D0 DF DE DD DC	TBRP1 TBRP0 RBCLK - RBST8 REDO	reserved Burst ROM burst mode selection DRAM page mode selection	1 8-successive 0 4-successive 1 EDO 0 Fast page RCA[1:0] Size 1 1 1	0 0 0 0 0	R/W	Writing 1 not allowed.
		D1 D0 DF DE DD DC DB	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1	reserved Burst ROM burst mode selection DRAM page mode selection	1 8-successive 0 4-successive 1 EDO 0 Fast page RCA[1:0] Size 1 1 0 10	0 0 0 0 0 0	R/W	Writing 1 not allowed.
		D1 D0 DF DE DD DC DB	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1	reserved Burst ROM burst mode selection DRAM page mode selection	1 8-successive 0 4-successive 1 EDO 0 Fast page RCA[1:0] Size 1 1 0 10 0 1 9	0 0 0 0 0 0	R/W	Writing 1 not allowed.
		D1 D0 DF DE DD DC DB DA	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1 RCA0	reserved Burst ROM burst mode selection DRAM page mode selection Column address size selection	S-successive 0 4-successive 1 EDO 0 Fast page RCA[1:0] Size 1 1 1 0 10 0 1 9 0 0 8	0 0 0 0 0 0 0	R/W R/W R/W	Writing 1 not allowed.
		D1 D0 DF DE DD DC DB DA	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1 RCA0	reserved Burst ROM burst mode selection DRAM page mode selection Column address size selection	1 8-successive 0 4-successive 1 EDO 0 Fast page	0 0 0 0 0 0 0	R/W R/W R/W	Writing 1 not allowed.
		D1 D0 DF DE DD DC DB DA	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1 RCA0 RPC2 RPC1	reserved Burst ROM burst mode selection DRAM page mode selection Column address size selection Refresh enable Refresh method selection	Successive O 4-successive O 4-successive O Fast page	0 0 0 0 0 0 0	R/W R/W R/W	Writing 1 not allowed.
		D1 D0 DF DE DD DC DB DA D9 D8	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1 RCA0 RPC2 RPC1 RPC0	reserved Burst ROM burst mode selection DRAM page mode selection Column address size selection Refresh enable Refresh method selection Refresh RPC delay setup	Successive O 4-successive O 4-successive O 4-successive O Fast page	0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W	Writing 1 not allowed.
		D1 D0 DF DE DD DC DB DA D9 D8 D7 D6	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1 RCA0 RPC2 RPC1 RPC0 RRA1	reserved Burst ROM burst mode selection DRAM page mode selection Column address size selection Refresh enable Refresh method selection Refresh RPC delay setup Refresh RAS pulse width	Successive O 4-successive O 4-successive O 4-successive O Fast page	0 0 0 0 0 0 0 0	R/W R/W R/W	Writing 1 not allowed.
		D1 D0 DF DE DD DC DB DA D9 D8	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1 RCA0 RPC2 RPC1 RPC0	reserved Burst ROM burst mode selection DRAM page mode selection Column address size selection Refresh enable Refresh method selection Refresh RPC delay setup	Successive O 4-successive O 4-successive O 4-successive O Fast page	0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W	Writing 1 not allowed.
		D1 D0 DF DE DD DC DB DA D9 D8 D7 D6	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1 RCA0 RPC2 RPC1 RPC0 RRA1	reserved Burst ROM burst mode selection DRAM page mode selection Column address size selection Refresh enable Refresh method selection Refresh RPC delay setup Refresh RAS pulse width	1 8-successive 0 4-successive 1 EDO	0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W	Writing 1 not allowed.
		D1 D0 DF DE DD DC DB DA D9 D8 D7 D6	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1 RCA0 RPC2 RPC1 RPC0 RRA1	reserved Burst ROM burst mode selection DRAM page mode selection Column address size selection Refresh enable Refresh method selection Refresh RPC delay setup Refresh RAS pulse width	Successive O 4-successive O 4-successive O 4-successive O 4-successive O 4-successive O 5 5 5 6 5 6 6 6 6 6	0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W	Writing 1 not allowed.
		D1 D0 DF DE DD DC DB DA DA D9 D8 D7 D6 D5	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1 RCA0 RPC2 RPC1 RPC0 RRA1 RRA0	reserved Burst ROM burst mode selection DRAM page mode selection Column address size selection Refresh enable Refresh method selection Refresh RPC delay setup Refresh RAS pulse width selection	Successive O 4-successive O 4-successive O 4-successive O 4-successive O 4-successive O Fast page	0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W	
		D1 D0 DF DE DD DC DB DA D9 D8 D7 D6 D5	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1 RCA0 RPC2 RPC1 RPC0 RRA1 RRA0	reserved Burst ROM burst mode selection DRAM page mode selection Column address size selection Refresh enable Refresh method selection Refresh RPC delay setup Refresh RAS pulse width selection	Successive O 4-successive 1 EDO O Fast page	0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W	Writing 1 not allowed. Writing 1 not allowed.
		D1 D0 DF DE DD DC DB DA D7 D6 D5 D5 D4 D3	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1 RCA0 RPC2 RPC1 RPC0 RRA1 RRA0	reserved Burst ROM burst mode selection DRAM page mode selection Column address size selection Refresh enable Refresh method selection Refresh RPC delay setup Refresh RAS pulse width selection reserved External interface method selection	Successive O 4-successive O 4-successive O 4-successive O Fast page	0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W	
		D1 D0 DF DE DD DC DB DA DA D9 D8 D7 D6 D5 D6 D5	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1 RCA0 RPC2 RPC1 RPC0 RRA1 RRA0	reserved Burst ROM burst mode selection DRAM page mode selection Column address size selection Refresh enable Refresh method selection Refresh RPC delay setup Refresh RAS pulse width selection reserved External interface method selection External bus master setup	Successive O 4-successive O 4-successive O 4-successive O Fast page	0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W	
		D1 D0 DF DE DD DC DB DA D7 D6 D5 D5 D4 D3	TBRP1 TBRP0 RBCLK - RBST8 REDO RCA1 RCA0 RPC2 RPC1 RPC0 RRA1 RRA0	reserved Burst ROM burst mode selection DRAM page mode selection Column address size selection Refresh enable Refresh method selection Refresh RPC delay setup Refresh RAS pulse width selection reserved External interface method selection	Successive O 4-successive O 4-successive O 4-successive O Fast page	0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W	

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function				etting	,	Init.	R/W	Remarks
DRAM timing	0048130	DF-C		reserved	_			_	,	_	-	0 when being read.
set-up register	(HW)	DB	A3EEN	Area 3 emulation	1	Inte	ernal RO	м о	Emulation	1	R/W	son boing road.
oot up rogioto.	()	DA	CEFUNC1	#CE pin function selection			NC[1:0]	_	CE output	0	R/W	
		D9	CEFUNC0		1	_	х		/8#CE17/18	0		
					c)	1		E6#CE17	_		
					c)	0	#C	E4#CE10			
		D8	CRAS	Successive RAS mode setup	1	Su	ccessiv	e 0	Normal	0	R/W	
		D7	RPRC1	DRAM	RF	PRO	C[1:0]	Num	per of cycles	0	R/W	
		D6	RPRC0	RAS precharge cycles selection	1	I	1		4	0		
					1	1	0		3			
					C)	1		2			
					С)	0		1			
		D5	-	reserved				_		_	_	0 when being read.
		D4	CASC1	DRAM	C/	ASC	C[1:0]	Num	per of cycles	0	R/W	
		D3	CASC0	CAS cycles selection	1		1		4	0		
					1		0		3			
					C		1		2			
		P			C)	0		1			
		D2	-	reserved	_	4.0	214 -2	-		-	-	0 when being read.
		D1	RASC1	DRAM	-	-	C[1:0]	Num	per of cycles	0	R/W	
		D0	RASC0	RAS cycles selection	1		1		4	0		
					1		0		3			
							1 0		2 1			
					_			<u> </u>		_		
Access control	0048132	DF	A18IO	Area 18, 17 internal/external access			ernal	0	External	0	R/W	
register	(HW)	DE	A16IO	Area 16, 15 internal/external access		aco	cess		access	0	R/W	
		DD	A14IO A12IO	Area 13, 13 internal/external access						0	R/W R/W	
		DC DB	A12IO	Area 12, 11 internal/external access reserved	Ш					0	- R/VV	0 when being read.
		DA	A8IO	Area 8, 7 internal/external access	1	Inte	ernal	_ 	External	0	R/W	o when being read.
		DA D9	A6IO	Area 6 internal/external access			cess	١٠	access	0	R/W	
		D8	A5IO	Area 5, 4 internal/external access		au	J C 33		access	0	R/W	
		D7	A18EC	Area 18, 17 endian control	1	Bio	endiar	n 0	Little endian	0	R/W	
		D6	A16EC	Area 16, 15 endian control		Dig	, orialai	. `	Little cridian	0	R/W	
		D5	A14EC	Area 14, 13 endian control						0	R/W	
		D4	A12EC	Area 12, 11 endian control						0	R/W	
		D3	A10EC	Area 10, 9 endian control						0	R/W	
		D2	A8EC	Area 8, 7 endian control						0	R/W	
		D1	A6EC	Area 6 endian control						0	R/W	
		D0	A5EC	Area 5, 4 endian control						0	R/W	
TTBR low-	0048134	DF	TTBR15	Trap table base address [15:10]	Π					0	R/W	
order register	(HW)	DE	TTBR14							0		
_		DD	TTBR13							0		
		DC	TTBR12							0		
		DB	TTBR11							0		
		DA	TTBR10							0		
		D9	TTBR09	Trap table base address [9:0]			Fix	ced at	0	0	R	0 when being read.
		D8	TTBR08							0		Writing 1 not allowed.
		D7	TTBR07							0		
		D6	TTBR06							0		
		D5	TTBR05							0		
		D4	TTBR04							0		
		D3	TTBR03							0		
		D2	TTBR02							0		
		D1	TTBR01							0		
		D0	TTBR00							0		

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	۰		tting	n .	Init.	R/W	Remarks
TTBR high-	0048136	DF	TTBR33	Trap table base address [31:28]			ed at		0	R	0 when being read.
order register	(HW)	DE	TTBR32	Trap table base address [51.20]		1 1/4	u ai	١	0	1	Writing 1 not allowed.
order register	(HVV)		TTBR31						0		willing i not allowed.
		DD	TTBR30						0		
		DC DB	TTBR2B	Trap table base address [27:16]	Th	e initial valu	o io	oot	0	R/W	
		DA	TTBR2A	Trap table base address [27.16]		oco	e 15	Set.	0	IT/VV	
		DA D9	TTBR29		UX	000			0		
		D8	TTBR28						0		
		D6	TTBR27						1		
		D6	TTBR26								
		D6	TTBR25						1 0		
		D3	TTBR24						0		
		D3	TTBR23						0		
			TTBR22								
		D2 D1	TTBR21						0		
		D0	TTBR20		-	I=	Τ.		0		
G/A read signal	0048138	DF	A18AS	Area 18, 17 address strobe signal	1	Enabled	0	Disabled	0	R/W	
control register	(HW)	DE	A16AS	Area 16, 15 address strobe signal					0	R/W	
		DD	A14AS	Area 14, 13 address strobe signal					0	R/W	
		DC	A12AS	Area 12, 11 address strobe signal					0	R/W	
		DB	-	reserved	_	I=	-		0	-	0 when being read.
		DA	A8AS	Area 8, 7 address strobe signal	1	Enabled	0	Disabled	0	R/W	
		D9	A6AS	Area 6 address strobe signal					0	R/W	
		D8	A5AS	Area 5, 4 address strobe signal	_		1		0	R/W	
		D7	A18RD	Area 18, 17 read signal	1	Enabled	0	Disabled	0	R/W	
		D6	A16RD	Area 16, 15 read signal					0	R/W	
		D5	A14RD	Area 14, 13 read signal					0	R/W	
		D4	A12RD	Area 12, 11 read signal					0	R/W	
		D3	-	reserved	_	le	- To	la:	0	-	0 when being read.
		D2	A8RD	Area 8, 7 read signal	1	Enabled	0	Disabled	0	R/W	
		D1	A6RD	Area 6 read signal					0	R/W	
		D0	A5RD	Area 5, 4 read signal					0	R/W	
BCLK select	004813A	D7-4	-	reserved			_		0	-	0 when being read.
register	(B)	D3	A1X1MD	Area 1 access-speed	1	2 cycles	0	4 cycles	0	R/W	x2 speed mode only
		D2	_	reserved			_		0	-	0 when being read.
		D1		BCLK output clock selection		LKSEL[1:0]		BCLK	0	R/W	
		D0	BCLKSEL0			1 1 1		PLL_CLK	0		
						1 0		SC3_CLK			
						0 1		CU_CLK			
						0 0	_	PU_CLK			
Read cycle	004813C	D7	A18RH	Area 17, 18 read hold cycle	1		_	Not inserted	0	R/W	
hold time	(B)	D6	A16RH	Area 15, 16 read hold cycle	1	Inserted	0	Not inserted	0	R/W	
control		D5	A14RH	Area 13, 14 read hold cycle	1	Inserted	0	Not inserted	0	R/W	
register		D4	A12RH	Area 11, 12 read hold cycle	1	Inserted	0	Not inserted	0	R/W	
		D3	-	reserved	_		-			-	Undefined when being read.
		D2	A8RH	Area 7, 8 read hold cycle	1	Inserted	0	Not inserted	0	R/W	
		D1	A6RH	Area 6 read hold cycle	1	Inserted	0	Not inserted	0	R/W	
		D0	A5RH	Area 5 read hold cycle	1	Inserted	-	Not inserted	0	R/W	
Bus speed	004813E	D7	A18BS	Area 17, 18 bus speed selection		×1 speed		#x2SPD	0	R/W	
setting	(B)	D6	A16BS	Area 15, 16 bus speed selection	1		_		0	R/W	is meaningful when
register		D5	A14BS	Area 13, 14 bus speed selection	1	-	_	#x2SPD	0	R/W	#x2SPD = 0 (2 ×
		D4	A12BS	Area 11, 12 bus speed selection	1	×1 speed	0	#x2SPD	0	R/W	speed mode)
		D3	A10BS	reserved	1	×1 speed	_	#x2SPD	0	R/W	
		D2	A8BS	Area 7, 8 bus speed selection	1		_	#x2SPD	0	R/W	
		D1	A6BS	Area 6 bus speed selection	1	×1 speed	_		0	R/W	
		D0	A5BS	Area 5 bus speed selection	1	×1 speed	0	#x2SPD	0	R/W	

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Se	etting	Init.	R/W	Remarks
16-bit timer 0	0048180	DF	CR0A15	16-bit timer 0 comparison data A		65535	Х	R/W	
comparison	(HW)	DE	CR0A14	CR0A15 = MSB	0 10	05555	X	17/ 44	
data A set-up	(1144)	DD	CR0A13	CR0A0 = LSB			X		
register		DC	CR0A12	ONOAO = LOB			X		
register		DB	CR0A11				X		
		DA	CR0A10				X		
		D9	CR0A9				X		
		D8	CR0A8				X		
		D7	CR0A7				X		
		D6	CR0A6				X		
		D5	CR0A5				X		
		D4	CR0A4				X		
		D3	CR0A3				X		
		D2	CR0A2				Х		
		D1	CR0A1				X		
		D0	CR0A0				X		
16-bit timer 0	0048182	DF	CR0B15	16-bit timer 0 comparison data B	0 to	65535	Х	R/W	
comparison	(HW)	DE	CR0B14	CR0B15 = MSB			X		
data B set-up	`,	DD	CR0B13	CR0B0 = LSB			X		
register		DC	CR0B12				Х		
.5		DB	CR0B11				Х		
		DA	CR0B10				X		
		D9	CR0B9				Х		
		D8	CR0B8				Х		
		D7	CR0B7				Х		
		D6	CR0B6				Х		
		D5	CR0B5				Х		
		D4	CR0B4				Х		
		D3	CR0B3				Х		
		D2	CR0B2				Х		
		D1	CR0B1				Х		
		D0	CR0B0				Х		
16-bit timer 0	0048184	DF	TC015	16-bit timer 0 counter data	0 to	65535	Х	R	
counter data	(HW)	DE	TC014	TC015 = MSB			Х		
register		DD	TC013	TC00 = LSB			Х		
		DC	TC012				Х		
		DB	TC011				Х		
		DA	TC010				Х		
		D9	TC09				Х		
		D8	TC08				Х		
		D7	TC07				Х		
		D6	TC06				Х		
		D5	TC05				Х		
		D4	TC04				Х		
		D3	TC03				X		
		D2	TC02				Х		
		D1	TC01				X		
		D0	TC00				X	<u> </u>	I
16-bit timer 0	0048186	D7	-	reserved	4 = :		0	-	0 when being read.
control register	(B)	D6	SELFM0	16-bit timer 0 fine mode selection	1 Fine mode		0	R/W	
		D5	SELCRB0	16-bit timer 0 comparison buffer	1 Enabled	0 Disabled	0	R/W	
		D4 D3	OUTINV0	16-bit timer 0 output inversion	1 Invert	0 Normal	0	R/W R/W	
		D3	CKSL0 PTM0	16-bit timer 0 input clock selection 16-bit timer 0 clock output control	1 External clos	k 0 Internal clock 0 Off	0	R/W	
		D2	PRESET0	16-bit timer 0 clock output control	1 Reset	0 Invalid	0	W W	0 when being read.
		D0	PRUN0	16-bit timer 0 Run/Stop control	1 Run	0 Stop	0	R/W	o when being read.
(1.0 St. miles o realifolop condition	- 1 VM 1	1 2 10:06		17/44	1

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function		Sett	in	7	Init.	R/W	Remarks
					⊢					_	Remarks
16-bit timer 1	0048188	DF	CR1A15	16-bit timer 1 comparison data A		0 to 6	55	35	Х	R/W	
comparison	(HW)	DE	CR1A14	CR1A15 = MSB					X		
data A set-up		DD	CR1A13	CR1A0 = LSB					X		
register		DC	CR1A12						X		
		DB	CR1A11						Χ		
		DA	CR1A10						Χ		
		D9	CR1A9						Χ		
		D8	CR1A8						Χ		
		D7	CR1A7						Χ		
		D6	CR1A6						Χ		
		D5	CR1A5						Χ		
		D4	CR1A4						Х		
		D3	CR1A3						Х		
		D2	CR1A2						Х		
		D1	CR1A1						Х		
		D0	CR1A0						Х		
16-bit timer 1	004818A	DF	CR1B15	16-bit timer 1 comparison data B	H	0 to 6	55	35	Х	R/W	
comparison	(HW)	DE	CR1B13	CR1B15 = MSB		0 10 0			X		
data B set-up	(1144)	DD	CR1B13	CR1B0 = LSB					X		
register		DC	CR1B13	CK1B0 = LOB					X		
register		DB	CR1B12						X		
		DA	CR1B10						X		
			-								
		D9	CR1B9						X		
		D8	CR1B8						X		
		D7	CR1B7						X		
		D6	CR1B6						X		
		D5	CR1B5						X		
		D4	CR1B4						X		
		D3	CR1B3						Х		
		D2	CR1B2						Х		
		D1	CR1B1						Х		
		D0	CR1B0		L				Х		
16-bit timer 1	004818C	DF	TC115	16-bit timer 1 counter data		0 to 6	55	35	Χ	R	
counter data	(HW)	DE	TC114	TC115 = MSB					Χ		
register		DD	TC113	TC10 = LSB					Χ		
		DC	TC112						X		
		DB	TC111						Χ		
		DA	TC110						X		
		D9	TC19						Χ		
		D8	TC18						Χ		
		D7	TC17						X		
		D6	TC16						X		
		D5	TC15						Χ		
		D4	TC14						Χ		
		D3	TC13						Χ		
		D2	TC12						Χ		
		D1	TC11						Χ		
		D0	TC10						Х		
16-bit timer 1	004818E	D7	-	reserved		_	_		0	_	0 when being read.
control register	(B)	D6	SELFM1	16-bit timer 1 fine mode selection	1	Fine mode	0	Normal	0	R/W	ŭ
		D5	SELCRB1	16-bit timer 1 comparison buffer	1	Enabled	0	Disabled	0	R/W	
		D4	OUTINV1	16-bit timer 1 output inversion	1	Invert	0	Normal	0	R/W	
		D3	CKSL1	16-bit timer 1 input clock selection	1	External clock	0	Internal clock	0	R/W	
		D2	PTM1	16-bit timer 1 clock output control	1	On	0	Off	0	R/W	
		D1	PRESET1	16-bit timer 1 reset	1	Reset	0	Invalid	0	W	0 when being read.
		D0	PRUN1	16-bit timer 1 Run/Stop control	1	Run	0	Stop	0	R/W	
			•	•	•		_			•	

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Π	Set		3	Init.	R/W	Remarks
16-bit timer 2	0048190	DF	CR2A15	16-bit timer 2 comparison data A	t	0 to 6	_		Х	R/W	
comparison	(HW)	DE	CR2A14	CR2A15 = MSB		0 10 0	,,,,	55	X	10,44	
data A set-up	(1144)	DD	CR2A13	CR2A0 = LSB					X		
register		DC	CR2A12	OKZAO – LOB					X		
register		DB	CR2A11						X		
		DA	CR2A10						X		
		D9	CR2A9						X		
		D8	CR2A8						X		
		D7	CR2A7						X		
		D6	CR2A6						X		
		D5	CR2A5						X		
		D4	CR2A4						X		
		D3	CR2A3						X		
		D2	CR2A2						Х		
		D1	CR2A1						Х		
		D0	CR2A0						Х		
16-bit timer 2	0048192	DF	CR2B15	16-bit timer 2 comparison data B	Ħ	0 to 6	355	35	Х	R/W	
comparison	(HW)	DE	CR2B14	CR2B15 = MSB		0.00	,00		X		
data B set-up	` ,	DD	CR2B13	CR2B0 = LSB					Х		
register		DC	CR2B12						Х		
		DB	CR2B11						Х		
		DA	CR2B10						Х		
		D9	CR2B9						Х		
		D8	CR2B8						Х		
		D7	CR2B7						Х		
		D6	CR2B6						Х		
		D5	CR2B5						Х		
		D4	CR2B4						Х		
		D3	CR2B3						Х		
		D2	CR2B2						Х		
		D1	CR2B1						Х		
		D0	CR2B0		L				Х		
16-bit timer 2	0048194	DF	TC215	16-bit timer 2 counter data		0 to 6	355	35	Х	R	
counter data	(HW)	DE	TC214	TC215 = MSB					Х		
register		DD	TC213	TC20 = LSB					Х		
		DC	TC212						Х		
		DB	TC211						Х		
		DA	TC210						Х		
		D9	TC29						Х		
		D8	TC28						Х		
		D7	TC27						Х		
		D6	TC26						Х		
		D5	TC25						Х		
		D4	TC24						Х		
		D3	TC23						X		
		D2	TC22						X		
		D1	TC21						X		
		D0	TC20		\vdash				X	<u> </u>	<u> </u>
16-bit timer 2	0048196	D7	-	reserved	ļ.	Trian 1	-	Nia anno 1	0	- nar	0 when being read.
control register	(B)	D6	SELFM2	16-bit timer 2 fine mode selection	1		0		0	R/W	
		D5 D4	SELCRB2 OUTINV2	16-bit timer 2 comparison buffer 16-bit timer 2 output inversion	1		0	Normal	0	R/W R/W	
		D4	CKSL2	16-bit timer 2 output inversion 16-bit timer 2 input clock selection	1		0	Internal clock	0	R/W	
		D3	PTM2	16-bit timer 2 clock output control	-		0	Off	0	R/W	
		D1	PRESET2	16-bit timer 2 reset	1		0	Invalid	0	W	0 when being read.
		D0	PRUN2	16-bit timer 2 Run/Stop control	1		_	Stop	0	R/W	2 Solling road.
					ı.		<u> </u>				1

Table 4.2.1 I/O Memory Map (continue)

Dogister nem -	Address	D:4	Nama	Function	Ι		_	~	In:4	R/W	Domeste
Register name	Address	Bit	Name	Function	⊢	Set			Init.		Remarks
16-bit timer 3	0048198	DF	CR3A15	16-bit timer 3 comparison data A		0 to 6	555	35	Х	R/W	
comparison	(HW)	DE	CR3A14	CR3A15 = MSB					Х		
data A set-up		DD	CR3A13	CR3A0 = LSB					Х		
register		DC	CR3A12						Х		
		DB	CR3A11						Х		
		DA	CR3A10						Х		
		D9	CR3A9						X		
		D8	CR3A8						X		
		D7	CR3A7						X		
		D6	CR3A6						x		
									l		
		D5	CR3A5						Х		
		D4	CR3A4						Х		
		D3	CR3A3						Х		
		D2	CR3A2						Х		
		D1	CR3A1						Х		
		D0	CR3A0		L				Х		
16-bit timer 3	004819A	DF	CR3B15	16-bit timer 3 comparison data B	Г	0 to 6	555	35	Х	R/W	
comparison	(HW)	DE	CR3B14	CR3B15 = MSB		3.30			X		
data B set-up	(,	DD	CR3B13	CR3B0 = LSB					X		
register		DC	CR3B13	011020 - 200					X		
register			CR3B12						x		
		DB							l		
		DA	CR3B10						Х		
		D9	CR3B9						Х		
		D8	CR3B8						Х		
		D7	CR3B7						Х		
		D6	CR3B6						Х		
		D5	CR3B5						Х		
		D4	CR3B4						Х		
		D3	CR3B3						Х		
		D2	CR3B2						Х		
		D1	CR3B1						X		
		D0	CR3B0						X		
46 hit times 2	004819C			46 hit times 2 counter data	H	0.40.6	EE	25	X	В	
16-bit timer 3		DF	TC315	16-bit timer 3 counter data		0 to 6	000	35		R	
counter data	(HW)	DE	TC314	TC315 = MSB					X		
register		DD	TC313	TC30 = LSB					Х		
		DC	TC312						Х		
		DB	TC311						Х		
		DA	TC310						Х		
		D9	TC39						Х		
		D8	TC38						Х		
		D7	TC37						Х		
		D6	TC36						Х		
		D5	TC35						Х		
		D4	TC34						X		
		D3	TC33						X		
		D2	TC32						X		
			TC32						l		
		D1							X		
		D0	TC30		L				Х		
16-bit timer 3	004819E	D7	-	reserved	L	-	_		0	_	0 when being read.
control register	(B)	D6	SELFM3	16-bit timer 3 fine mode selection	1		0	Normal	0	R/W	
	[D5	SELCRB3	16-bit timer 3 comparison buffer	1		0	Disabled	0	R/W	
		D4	OUTINV3	16-bit timer 3 output inversion	1	Invert	0	Normal	0	R/W	
		D3	CKSL3	16-bit timer 3 input clock selection	1	External clock	0	Internal clock	0	R/W	
		D2	PTM3	16-bit timer 3 clock output control	1		0	Off	0	R/W	
		D1	PRESET3	16-bit timer 3 reset	1		0	Invalid	0	W	0 when being read.
		D0	PRUN3	16-bit timer 3 Run/Stop control	1		_	Stop	0	R/W	
		20		1.0 S.t timor o real/otop control	<u>. '</u>	1.1011		Stop		17/44	

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Τ	Sett		1	Init.	R/W	Remarks
16-bit timer 4	00481A0	DF	CR4A15	16-bit timer 4 comparison data A	t	0 to 6	=		Х	R/W	
comparison	(HW)	DE	CR4A14	CR4A15 = MSB		0 10 0	,00	55	X	10,44	
data A set-up	(1111)	DD	CR4A13	CR4A0 = LSB					X		
register		DC	CR4A12	ONTANO = LOB					X		
register		DB	CR4A11						X		
		DA	CR4A10						X		
		D9	CR4A9						X		
		D8	CR4A8						X		
		D7	CR4A7						X		
		D6	CR4A6						X		
		D5	CR4A5						X		
		D4	CR4A4						X		
		D3	CR4A3						X		
		D2	CR4A2						X		
		D1	CR4A1						X		
		D0	CR4A0						X		
16-bit timer 4	00481A2	DF	CR4B15	16-bit timer 4 comparison data B	Ħ	0 to 6	555	35	Х	R/W	
comparison	(HW)	DE	CR4B14	CR4B15 = MSB		0 10 0	,00	00	X	'''	
data B set-up	(,	DD	CR4B13	CR4B0 = LSB					X		
register		DC	CR4B12	0.1.20 - 202					X		
		DB	CR4B11						X		
		DA	CR4B10						X		
		D9	CR4B9						X		
		D8	CR4B8						X		
		D7	CR4B7						Х		
		D6	CR4B6						Х		
		D5	CR4B5						Х		
		D4	CR4B4						Х		
		D3	CR4B3						Х		
		D2	CR4B2						Х		
		D1	CR4B1						Х		
		D0	CR4B0						Х		
16-bit timer 4	00481A4	DF	TC415	16-bit timer 4 counter data		0 to 6	55	35	Х	R	
counter data	(HW)	DE	TC414	TC415 = MSB					Х		
register		DD	TC413	TC40 = LSB					Х		
		DC	TC412						Х		
		DB	TC411						Х		
		DA	TC410						Х		
		D9	TC49						Х		
		D8	TC48						Х		
		D7	TC47						Х		
		D6	TC46						Х		
		D5	TC45						Х		
		D4	TC44						Х		
		D3	TC43						Х		
		D2	TC42						X		
		D1	TC41						X		
		D0	TC40		L				Х		
16-bit timer 4	00481A6	D7	-	reserved	Į.	- Te: . !	-		0	-	0 when being read.
control register	(B)	D6	SELFM4	16-bit timer 4 fine mode selection	-		_	Normal	0	R/W	
		D5	SELCRB4	16-bit timer 4 comparison buffer	1		0	Disabled	0	R/W	
		D4 D3	OUTINV4	16-bit timer 4 output inversion	1		0	Normal	0	R/W R/W	
		D3	CKSL4 PTM4	16-bit timer 4 input clock selection 16-bit timer 4 clock output control	-		0	Internal clock Off	0	R/W	
		D2	PRESET4	16-bit timer 4 reset	1		_	Invalid	0	W W	0 when being read.
		D0	PRUN4	16-bit timer 4 Run/Stop control	1	_	_	Stop	0	R/W	o when being read.
L	l	20		1.0 St. milot + Marifolop Contitol	1'	1.1011	۲	- cop		17/44	I

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	u	Sett		9	Init.	R/W	Remarks
16-bit timer 5	00481A8	DF	CR5A15	16-bit timer 5 comparison data A		0 to 6	555	35	Х	R/W	
comparison	(HW)	DE	CR5A14	CR5A15 = MSB		0 10 0			X		
data A set-up	` ′	DD	CR5A13	CR5A0 = LSB					Х		
register		DC	CR5A12						Х		
		DB	CR5A11						Х		
		DA	CR5A10						Х		
		D9	CR5A9						Х		
		D8	CR5A8						Х		
		D7	CR5A7						Х		
		D6	CR5A6						Х		
		D5	CR5A5						Х		
		D4	CR5A4						Х		
		D3	CR5A3						Х		
		D2	CR5A2						Х		
		D1	CR5A1						Х		
		D0	CR5A0						Х		
16-bit timer 5	00481AA	DF	CR5B15	16-bit timer 5 comparison data B		0 to 6	555	35	Х	R/W	
comparison	(HW)	DE	CR5B14	CR5B15 = MSB					Х		
data B set-up		DD	CR5B13	CR5B0 = LSB					Х		
register		DC	CR5B12						Х		
		DB	CR5B11						Х		
		DA	CR5B10						Х		
		D9	CR5B9						Х		
		D8	CR5B8						Х		
		D7	CR5B7						Х		
		D6	CR5B6						Х		
		D5	CR5B5						X		
		D4	CR5B4						X		
		D3	CR5B3						X		
		D2 D1	CR5B2 CR5B1						X		
		D0	CR5B1						X		
16-bit timer 5	00481AC	DF	TC515	16-bit timer 5 counter data	\vdash	0 to 6	555	35	X	R	
counter data	(HW)	DE.	TC514	TC515 = MSB		0 10 0	,00	00	X		
register	(,	DD	TC513	TC50 = LSB					X		
		DC	TC512						Х		
		DB	TC511						Х		
		DA	TC510						Х		
		D9	TC59						Х		
		D8	TC58						Х		
		D7	TC57						Х		
		D6	TC56						Х		
		D5	TC55						Х		
		D4	TC54						Х		
		D3	TC53						Х		
		D2	TC52						Х		
		D1	TC51						Х		
		D0	TC50						Х		
16-bit timer 5	00481AE	D7	-	reserved	L	- 	-		0	_	0 when being read.
control register	(B)	D6	SELFM5	16-bit timer 5 fine mode selection	1			Normal	0	R/W	
		D5	SELCRB5	16-bit timer 5 comparison buffer	1		-	Disabled	0	R/W	
		D4 D3	OUTINV5 CKSL5	16-bit timer 5 output inversion 16-bit timer 5 input clock selection	1		_	Normal Internal clock	0	R/W R/W	
	}	D3	PTM5	16-bit timer 5 clock output control	1		0		0	R/W	
		D2	PRESET5	16-bit timer 5 reset	1			Invalid	0	W W	0 when being read.
		D0	PRUN5	16-bit timer 5 Run/Stop control	1		_	Stop	0	R/W	o when being read.
		20	1. 1.0.43	To sit timer a real/atop control	<u>'</u>	ituii	U	LOIOP		17/77	

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Τ	Sett		1	Init.	R/W	Remarks
16-bit timer 6	00481B0	DF	CR6A15	16-bit timer 6 comparison data A	t	0 to 6	=		Х	R/W	
comparison	(HW)	DE	CR6A14	CR6A15 = MSB		0 10 0	,00	55	X	10,44	
data A set-up	(1111)	DD	CR6A13	CR6A0 = LSB					X		
register		DC	CR6A12	ONOAO = LOB					X		
l egiotei		DB	CR6A11						X		
		DA	CR6A10						X		
		D9	CR6A9						X		
		D8	CR6A8						X		
		D7	CR6A7						X		
		D6	CR6A6						X		
		D5	CR6A5						X		
		D4	CR6A4						X		
		D3	CR6A3						X		
		D2	CR6A2						Х		
		D1	CR6A1						Х		
		D0	CR6A0						X		
16-bit timer 6	00481B2	DF	CR6B15	16-bit timer 6 comparison data B	Ħ	0 to 6	555	35	Х	R/W	
comparison	(HW)	DE	CR6B14	CR6B15 = MSB		0 10 0	,00	00	X	'''	
data B set-up	(,	DD	CR6B13	CR6B0 = LSB					X		
register		DC	CR6B12	0.1020 - 202					X		
		DB	CR6B11						X		
		DA	CR6B10						X		
		D9	CR6B9						Х		
		D8	CR6B8						Х		
		D7	CR6B7						Х		
		D6	CR6B6						Х		
		D5	CR6B5						Х		
		D4	CR6B4						Х		
		D3	CR6B3						Х		
		D2	CR6B2						Х		
		D1	CR6B1						Х		
		D0	CR6B0						Х		
16-bit timer 6	00481B4	DF	TC615	16-bit timer 6 counter data	Т	0 to 6	555	35	Х	R	
counter data	(HW)	DE	TC614	TC615 = MSB					Х		
register	, ,	DD	TC613	TC60 = LSB					Х		
		DC	TC612						Х		
		DB	TC611						Х		
		DA	TC610						Х		
		D9	TC69						Х		
		D8	TC68						Х		
		D7	TC67						Х		
		D6	TC66						Х		
		D5	TC65						Х		
		D4	TC64						Х		
		D3	TC63						Х		
		D2	TC62						Х		
		D1	TC61						X		
		D0	TC60						Х		
16-bit timer 6	00481B6	D7	-	reserved	1		-		0	-	0 when being read.
control register	(B)	D6	SELFM6	16-bit timer 6 fine mode selection	_			Normal	0	R/W	
		D5	SELCRB6	16-bit timer 6 comparison buffer	1		_	Disabled	0	R/W	
		D4	OUTINV6	16-bit timer 6 output inversion	1		0	Normal	0	R/W	
		D3 D2	CKSL6 PTM6	16-bit timer 6 input clock selection	-		0	Internal clock Off	0	R/W R/W	
		D2	PRESET6	16-bit timer 6 clock output control 16-bit timer 6 reset	1		_	Invalid	0	W W	0 when being read.
		D0	PRUN6	16-bit timer 6 Run/Stop control	1		_	Stop	0	R/W	o when being read.
L	l	20		1.0 St. miles o realifolop condition	1'	L. MIT	۲	- cop		17/44	L

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function		Sett		3	Init.	R/W	Remarks
16-bit timer 7	00481B8	DF	CR7A15	16-bit timer 7 comparison data A		0 to 6	555	35	Х	R/W	
comparison	(HW)	DE	CR7A14	CR7A15 = MSB					X		
data A set-up	` ′	DD	CR7A13	CR7A0 = LSB					Х		
register		DC	CR7A12						X		
		DB	CR7A11						X		
		DA	CR7A10						Х		
		D9	CR7A9						Х		
		D8	CR7A8						Х		
		D7	CR7A7						Х		
		D6	CR7A6						Х		
		D5	CR7A5						Х		
		D4	CR7A4						Х		
		D3	CR7A3						Х		
		D2	CR7A2						Х		
		D1	CR7A1						Х		
		D0	CR7A0						Х		
16-bit timer 7	00481BA	DF	CR7B15	16-bit timer 7 comparison data B		0 to 6	355	35	Х	R/W	
comparison	(HW)	DE	CR7B14	CR7B15 = MSB					Х		
data B set-up	`	DD	CR7B13	CR7B0 = LSB					X		
register		DC	CR7B12						Х		
		DB	CR7B11						Х		
		DA	CR7B10						Х		
		D9	CR7B9						Х		
		D8	CR7B8						Х		
		D7	CR7B7						Х		
		D6	CR7B6						Х		
		D5	CR7B5						Х		
		D4	CR7B4						Х		
		D3	CR7B3						X		
		D2	CR7B2						Х		
		D1	CR7B1						Х		
		D0	CR7B0						X		
16-bit timer 7	00481BC	DF	TC715	16-bit timer 7 counter data		0 to 6	555	35	Х	R	
counter data	(HW)	DE	TC714	TC715 = MSB					Х		
register		DD	TC713	TC70 = LSB					Х		
		DC	TC712						Х		
		DB	TC711						Х		
		DA	TC710						Х		
		D9	TC79						Х		
		D8	TC78						X		
		D7	TC77						X		
		D6	TC76						X		
		D5	TC75						X		
		D4	TC74						X		
		D3 D2	TC73 TC72						X		
		D2	TC71						×		
		D0	TC70						x		
16 hit ti 7	00481BE	D7	1070	reserved	\vdash				0	\vdash	O whon hoine root
16-bit timer 7 control register	(B)	D/	SELFM7	16-bit timer 7 fine mode selection	1	Fine mode	0	Normal	0	R/W	0 when being read.
control register	(6)	D6	SELCRB7	16-bit timer 7 comparison buffer	1		0	Disabled	0	R/W	
		D3	OUTINV7	16-bit timer 7 output inversion	1		-	Normal	0	R/W	
		D3	CKSL7	16-bit timer 7 input clock selection	1		0	Internal clock	0	R/W	
		D2	PTM7	16-bit timer 7 clock output control	1		0	Off	0	R/W	
		D1	PRESET7	16-bit timer 7 reset	1		0	Invalid	0	W	0 when being read.
		D0	PRUN7	16-bit timer 7 Run/Stop control	1		-	Stop	0	R/W	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
			1	1 . 1	Ŀ.	1	<u> </u>				I

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function		ting	Init.	R/W	Remarks
16-bit timer 8	00481C0	DF	CR8A15			55535	X	R/W	rtomarko
		DE	CR8A14	16-bit timer 8 comparison data A	0 10 6	00000	X	IK/VV	
comparison	(HW)			CR8A15 = MSB			1		
data A set-up		DD DC	CR8A13	CR8A0 = LSB			X		
register			CR8A12				X		
		DB	CR8A11				X		
		DA	CR8A10				X		
		D9	CR8A9				X		
		D8	CR8A8				X		
		D7	CR8A7 CR8A6				X		
		D6					1		
		D5 D4	CR8A5				X		
			CR8A4				X		
		D3	CR8A3				X		
		D2	CR8A2				X		
		D1	CR8A1				X		
		D0	CR8A0				Х		
16-bit timer 8	00481C2	DF	CR8B15	16-bit timer 8 comparison data B	0 to 6	65535	Х	R/W	
comparison	(HW)	DE	CR8B14	CR8B15 = MSB			Х		
data B set-up		DD	CR8B13	CR8B0 = LSB			Х		
register		DC	CR8B12				Х		
		DB	CR8B11				Х		
		DA	CR8B10				Х		
		D9	CR8B9				Х		
		D8	CR8B8				Х		
		D7	CR8B7				X		
		D6	CR8B6				Х		
		D5	CR8B5				X		
		D4	CR8B4				Х		
		D3	CR8B3				Х		
		D2	CR8B2				Х		
		D1	CR8B1				Х		
		D0	CR8B0				Х		
16-bit timer 8	00481C4	DF	TC815	16-bit timer 8 counter data	0 to 6	65535	Х	R	
counter data	(HW)	DE	TC814	TC815 = MSB			Х		
register		DD	TC813	TC80 = LSB			Х		
		DC	TC812				Х		
		DB	TC811				Х		
		DA	TC810				Х		
		D9	TC89				Х		
		D8	TC88				Х		
		D7	TC87				Х		
		D6	TC86				X		
		D5	TC85				X		
		D4	TC84				X		
		D3	TC83				Х		
		D2	TC82				X		
		D1	TC81				X		
		D0	TC80				Х		
16-bit timer 8	00481C6	D7	-	reserved	-	_	0		0 when being read.
control register	(B)	D6	SELFM8	16-bit timer 8 fine mode selection	1 Fine mode	0 Normal	0	R/W	
		D5	SELCRB8	16-bit timer 8 comparison buffer	1 Enabled	0 Disabled	0	R/W	
		D4	OUTINV8	16-bit timer 8 output inversion	1 Invert	0 Normal	0	R/W	
		D3	CKSL8	16-bit timer 8 input clock selection	1 External clock		0	R/W	
		D2	PTM8	16-bit timer 8 clock output control		0 Off	0	R/W	
		D1	PRESET8	16-bit timer 8 reset	1 Reset	0 Invalid	0	W	0 when being read.
		D0	PRUN8	16-bit timer 8 Run/Stop control	1 Run	0 Stop	0	R/W	

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function		Sett		3	Init.	R/W	Remarks
16-bit timer 9	00481C8	DF	CR9A15	16-bit timer 9 comparison data A		0 to 6	555	35	Х	R/W	
comparison	(HW)	DE	CR9A14	CR9A15 = MSB					X		
data A set-up	(,	DD	CR9A13	CR9A0 = LSB					X		
register		DC	CR9A12	67.67.10 = 202					X		
. og.o.o.		DB	CR9A11						X		
		DA	CR9A10						X		
		D9	CR9A9						X		
		D8	CR9A8						X		
		D7	CR9A7						X		
		D6	CR9A6						X		
		D5	CR9A5						X		
		D4	CR9A4						X		
		D3	CR9A3						X		
		D2	CR9A2						X		
		D1	CR9A1						X		
		D0	CR9A0						X		
401747	0040404			Lanting and the land				0.5		D 04/	
16-bit timer 9	00481CA (HW)	DF DE	CR9B15 CR9B14	16-bit timer 9 comparison data B		0 to 6	55	30	X X	R/W	
comparison	(HVV)		1	CR9B15 = MSB					l		
data B set-up		DD	CR9B13	CR9B0 = LSB					X		
register		DC	CR9B12						X		
		DB	CR9B11						X		
		DA	CR9B10						X		
		D9	CR9B9						X		
		D8	CR9B8						X		
		D7	CR9B7						X		
		D6	CR9B6						Х		
		D5	CR9B5						Х		
		D4	CR9B4						Х		
		D3	CR9B3						Х		
		D2	CR9B2						Х		
		D1	CR9B1						Х		
		D0	CR9B0		L				Х		
16-bit timer 9	00481CC	DF	TC915	16-bit timer 9 counter data		0 to 6	555	35	Х	R	
counter data	(HW)	DE	TC914	TC915 = MSB					Х		
register		DD	TC913	TC90 = LSB					Х		
		DC	TC912						Х		
		DB	TC911						Х		
		DA	TC910						Х		
		D9	TC99						Х		
		D8	TC98						Х		
		D7	TC97						Х		
		D6	TC96						Х		
		D5	TC95						Х		
		D4	TC94						Х		
		D3	TC93						Х		
		D2	TC92						Х		
		D1	TC91						Х		
		D0	TC90						Х		
16-bit timer 9	00481CE	D7	-	reserved		-			0	_	0 when being read.
control register	(B)	D6	SELFM9	16-bit timer 9 fine mode selection	1		0	Normal	0	R/W	
		D5	SELCRB9	16-bit timer 9 comparison buffer	1	Enabled	0	Disabled	0	R/W	
		D4	OUTINV9	16-bit timer 9 output inversion	1	Invert	0	Normal	0	R/W	
		D3	CKSL9	16-bit timer 9 input clock selection	1	External clock	0	Internal clock	0	R/W	
		D2	PTM9	16-bit timer 9 clock output control	1	On	0	Off	0	R/W	
l l				· · · · · · · · · · · · · · · · · · ·	_		_				
		D1	PRESET9	16-bit timer 9 reset	1	Reset	0	Invalid	0	W	0 when being read.

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
IDMA base	0048200	DF	DBASEL15	IDMA base address			0	R/W	
address low-	(HW)	DE	DBASEL14	low-order 16 bits			0		
order register		DD	DBASEL13	(Initial value: 0x0C003A0)			0		
		DC	DBASEL12				0		
		DB	DBASEL11				0		
		DA	DBASEL10				0		
		D9	DBASEL9				1		
		D8	DBASEL8				1		
		D7	DBASEL7				1		
		D6	DBASEL6				0		
		D5	DBASEL5				1		
		D4	DBASEL4				0		
		D3	DBASEL3				0		
		D2	DBASEL2				0		
		D1	DBASEL1				0		
		D0	DBASEL0				0		
IDMA base	0048202	DF-C	-	reserved		_	-	-	Undefined in read.
address	(HW)	DB	DBASEH11	IDMA base address			0	R/W	
high-order		DA	DBASEH10	high-order 12 bits			0		
register		D9		(Initial value: 0x0C003A0)			0		
		D8	DBASEH8				0		
		D7	DBASEH7				1		
		D6	DBASEH6				1		
		D5	DBASEH5				0		
		D4	DBASEH4				0		
		D3	DBASEH3				0		
		D2	DBASEH2				0		
		D1	DBASEH1				0		
		D0	DBASEH0				0		
IDMA start	0048204	D7	DSTART	IDMA start	1 IDMA start	0 Stop	0	R/W	
register	(B)	D6-0	DCHN	IDMA channel number	0 to	127	0	R/W	
IDMA enable	0048205	D7-1	-	reserved			-	_	
register	(B)	D0	IDMAEN	IDMA enable	1 Enabled	0 Disabled	0	R/W	

Table 4.2.1 I/O Memory Map (continue)

D		D.:		Table 4.2.1 I/O Memory N	Tap (1	D ***	B
Register name	Address	Bit	Name	Function			Setting	Init.	R/W	Remarks
High-speed	0048220	DF	TC0_L7	Ch.0 transfer counter[7:0]				Х	R/W	
DMA Ch.0	(HW)	DE	TC0_L6	(block transfer mode)				Х		
transfer		DD	TC0_L5					Х		
counter		DC	TC0_L4	Ch.0 transfer counter[15:8]				Х		
register		DB	TC0_L3	(single/successive transfer mode)				Х		
		DA	TC0_L2					Х		
		D9	TC0_L1					Х		
		D8	TC0_L0					Х		
		D7	BLKLEN07	Ch.0 block length				Х	R/W	
		D6	BLKLEN06	(block transfer mode)				Х		
		D5	BLKLEN05					Х		
		D4	BLKLEN04	Ch.0 transfer counter[7:0]				Х		
		D3	BLKLEN03	(single/successive transfer mode)				Х		
		D2	BLKLEN02					Х		
		D1	BLKLEN01					Х		
		D0	BLKLEN00					Х		
High-speed	0048222	DF	DUALM0	Ch.0 address mode selection	1 Du	al add	0 Single addr	0	R/W	
DMA Ch.0	(HW)	DE	DODIR	D) Invalid	ו ו	ai duu	_ To Tourigle addi	_	17/77	
	(HVV)	שט	DUDIK	S) Ch.0 transfer direction control	1 Me	mor, 1	VR 0 Memory RD	0	R/W	1
control register		י חח		,	i livie	inory V	AIV O LINIGUIOLA KD	_	17/11	Undefined in seed
Note:		DD-8	TCO UZ	reserved Ch 0 transfer counter[15:8]				X	R/W	Undefined in read.
D) Dual address		D7	TC0_H7	Ch.0 transfer counter[15:8]					K/VV	
mode		D6	TC0_H6	(block transfer mode)				X		
S) Single		D5	TC0_H5	0.0.				X		
address		D4	TC0_H4	Ch.0 transfer counter[23:16]				X		
mode		D3	TC0_H3	(single/successive transfer mode)				X		
		D2	TC0_H2					X		
		D1	TC0_H1					X		
		D0	TC0_H0					Х		
High-speed	0048224	DF	S0ADRL15	D) Ch.0 source address[15:0]				Х	R/W	
DMA Ch.0	(HW)	DE	S0ADRL14	S) Ch.0 memory address[15:0]				Х		
low-order		DD	S0ADRL13					Х		
source address		DC	S0ADRL12					Х		
set-up register		DB	S0ADRL11					Х		
		DA	S0ADRL10					Х		
Note:		D9	S0ADRL9					Х		
D) Dual address		D8	S0ADRL8					Х		
mode		D7	S0ADRL7					Х		
S) Single address		D6	S0ADRL6					Х		
mode		D5	S0ADRL5					Х		
111000		D4	S0ADRL4					Х		
		D3	S0ADRL3					X		
		D2	S0ADRL2					X		
		D1	S0ADRL1					X		
		D0	S0ADRL0					X		
High-speed	0048226	DF	_	reserved			_		 	Undefined in read.
DMA Ch.0	(HW)	DE	DATSIZE0	Ch.0 transfer data size	1 4	If word	0 Byte	0	R/W	Onucilleu III leau.
high-order	(1144)	DD	SOIN1	D) Ch.0 source address control	_	I[1:0]	Inc/dec	0	R/W	
source address		DC	SOIN1	′	1	1		0	17/44	
		טט	JUNU	S) Ch.0 memory address control			Inc.(no init)	"		
set-up register					1	0	Inc.(init)			
Note:					0	1	Dec.(no init) Fixed			
D) Dual address		DD	COADDINA	D) Ch O course a dis107:403	0	0	rixea	- V	D AA'	
mode		DB		D) Ch.0 source address[27:16]				X	R/W	
S) Single		DA		S) Ch.0 memory address[27:16]				X		
address		D9	S0ADRH9					X		
mode		D8	S0ADRH8					X		
		D7	S0ADRH7					X		
		D6	S0ADRH6					X		
		D5	S0ADRH5					X		
		D4	S0ADRH4					X		
		D3	S0ADRH3					Х		
		D2	S0ADRH2					X		
		D1	S0ADRH1					X		
		D0	S0ADRH0					Х		
			•							

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function		S	etting	9	Init.	R/W	Remarks
High-speed	0048228	DF	D0ADRL15	D) Ch.0 destination address[15:0]					Х	R/W	
DMA Ch.0	(HW)	DE	D0ADRL14	S) Invalid					Х		
low-order		DD	D0ADRL13						Х		
destination		DC	D0ADRL12						Х		
address set-up		DB	D0ADRL11						Х		
register		DA	D0ADRL10						Х		
		D9	D0ADRL9						Х		
Note:		D8	D0ADRL8						Х		
D) Dual address		D7	D0ADRL7						Х		
mode S) Single		D6	D0ADRL6						Х		
address		D5	D0ADRL5						Х		
mode		D4	D0ADRL4						Х		
		D3	D0ADRL3						Х		
		D2	D0ADRL2						Х		
		D1	D0ADRL1						Х		
		D0	D0ADRL0						Х		
High-speed	004822A	DF	D0MOD1	Ch.0 transfer mode	DOMC	D[1:0]		Mode	0	R/W	
DMA Ch.0	(HW)	DE	D0MOD0		1	1		Invalid	0		
high-order					1	0		Block			
destination					0	1	S	uccessive			
address set-up					0	0		Single			
register		DD	D0IN1	D) Ch.0 destination address	DOIN	N[1:0]		Inc/dec	0	R/W	
		DC	D0IN0	control	1	1	In	c.(no init)	0		
Note:				S) Invalid	1	0		Inc.(init)			
D) Dual address mode					0	1	De	ec.(no init)			
S) Single					0	0		Fixed			
address		DB		D) Ch.0 destination					Х	R/W	
mode		DA	D0ADRH10	address[27:16]					Х		
		D9	D0ADRH9	S) Invalid					Х		
		D8	D0ADRH8						Х		
		D7	D0ADRH7						Х		
		D6	D0ADRH6						Х		
		D5	D0ADRH5						Х		
		D4	D0ADRH4						Х		
		D3	D0ADRH3						X		
		D2	D0ADRH2						X		
		D1	D0ADRH1						X		
		D0	D0ADRH0						Х		
High-speed	004822C	DF-1	-	reserved			-		-	-	Undefined in read.
DMA Ch.0	(HW)		UCO EN	Ch O anabla	1 En	abla	10	Diaghla	0	R/W	
enable register	001005=	D0	HS0_EN	Ch.0 enable	En	auie	ΙŪ	Disable		K/VV	
High-speed	004822E	DF-1	-	reserved			-		-	-	Undefined in read.
DMA Ch.0	(HW)	D0	USO TE	Ch.0 trigger flag clear (writing)	1 Cle	ear	Τc	No operation	0	R/W	
trigger flag		טט	HS0_TF	Ch.0 trigger flag status (reading)	1 Se		0	No operation Cleared	U	rx/vv	
register				on.o ingger hag status (reading)	LIISE	ı	Įυ	Ciearea	1	l	1

Table 4.2.1 I/O Memory Map (continue)

				•	/lap (continue)	Ι		
Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
High-speed	0048230	DF	TC1_L7	Ch.1 transfer counter[7:0]		Х	R/W	
DMA Ch.1	(HW)	DE	TC1_L6	(block transfer mode)		Х		
transfer		DD	TC1_L5			Х		
counter		DC	TC1_L4	Ch.1 transfer counter[15:8]		Х		
register		DB	TC1_L3	(single/successive transfer mode)		Х		
		DA	TC1_L2			Х		
		D9	TC1_L1			Х		
		D8	TC1_L0			Х		
		D7	BLKLEN17	Ch.1 block length		Х	R/W	
		D6	BLKLEN16	(block transfer mode)		Х		
		D5	BLKLEN15			Х		
		D4	BLKLEN14	Ch.1 transfer counter[7:0]		Х		
		D3	BLKLEN13	(single/successive transfer mode)		Х		
		D2	BLKLEN12			Х		
		D1	BLKLEN11			Х		
		D0	BLKLEN10			Х		
High-speed	0048232	DF	DUALM1	Ch.1 address mode selection	1 Dual addr 0 Single addr		R/W	
DMA Ch.1	(HW)	DE	D1DIR	D) Invalid	Duai auui U Siiigle auui	_	17/17	
control register	(1144)	DE	אוטוע	S) Ch.1 transfer direction control	1 Memory WR 0 Memory RD	0	R/W	
control register		י חח			i piviemory with a piviemory RD	-	FC/ VV	Undefined in seed
Note:		DD-8	TC4 U7	reserved Ch 1 transfer counter[15:9]	_	X	R/W	Undefined in read.
D) Dual address		D7	TC1_H7	Ch.1 transfer counter[15:8]			IK/VV	
mode		D6	TC1_H6	(block transfer mode)		X		
S) Single		D5	TC1_H5	0.4.		X		
address		D4	TC1_H4	Ch.1 transfer counter[23:16]		X		
mode		D3	TC1_H3	(single/successive transfer mode)		X		
		D2	TC1_H2			X		
		D1	TC1_H1			X		
		D0	TC1_H0			Х		
High-speed	0048234	DF	S1ADRL15	D) Ch.1 source address[15:0]		Х	R/W	
DMA Ch.1	(HW)	DE	S1ADRL14	S) Ch.1 memory address[15:0]		Х		
low-order		DD	S1ADRL13			Х		
source address		DC	S1ADRL12			Х		
set-up register		DB	S1ADRL11			Х		
		DA	S1ADRL10			Х		
Note:		D9	S1ADRL9			Х		
D) Dual address		D8	S1ADRL8			Х		
mode		D7	S1ADRL7			Х		
S) Single address		D6	S1ADRL6			Х		
mode		D5	S1ADRL5			Х		
		D4	S1ADRL4			Х		
		D3	S1ADRL3			Х		
		D2	S1ADRL2			X		
		D1	S1ADRL1			X		
		D0	S1ADRL0			X		
High-speed	0048236					 -	_	Undefined in read.
g 55000		D⊢	I <i>—</i>	reserved				
DMA Ch 1		DF DF	- DATSIZE1	reserved Ch 1 transfer data size	1 Half word 0 Ryte	_	R/M	
DMA Ch.1 high-order	(HW)	DE	DATSIZE1	Ch.1 transfer data size	1 Half word 0 Byte	0	R/W R/W	
high-order		DE DD	DATSIZE1 S1IN1	Ch.1 transfer data size D) Ch.1 source address control	S1IN[1:0] Inc/dec	0	R/W R/W	
high-order source address		DE	DATSIZE1	Ch.1 transfer data size	S1IN[1:0] Inc/dec 1 1 Inc.(no init)	0		
high-order		DE DD	DATSIZE1 S1IN1	Ch.1 transfer data size D) Ch.1 source address control	S1IN[1:0] Inc/dec 1	0		
high-order source address set-up register		DE DD	DATSIZE1 S1IN1	Ch.1 transfer data size D) Ch.1 source address control	S1IN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	0		
high-order source address set-up register Note:		DE DD DC	DATSIZE1 S1IN1 S1IN0	Ch.1 transfer data size D) Ch.1 source address control S) Ch.1 memory address control	S1IN[1:0] Inc/dec 1	0 0 0	R/W	
high-order source address set-up register		DE DD DC	DATSIZE1 S1IN1 S1IN0 S1ADRH11	Ch.1 transfer data size D) Ch.1 source address control S) Ch.1 memory address control D) Ch.1 source address[27:16]	S1IN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	0 0 0		
high-order source address set-up register Note: D) Dual address mode S) Single		DE DD DC	DATSIZE1 S1IN1 S1IN0 S1ADRH11 S1ADRH10	Ch.1 transfer data size D) Ch.1 source address control S) Ch.1 memory address control	S1IN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	0 0 0	R/W	
high-order source address set-up register Note: D) Dual address mode S) Single address		DE DD DC DB DA D9	DATSIZE1 S1IN1 S1IN0 S1ADRH11 S1ADRH10 S1ADRH9	Ch.1 transfer data size D) Ch.1 source address control S) Ch.1 memory address control D) Ch.1 source address[27:16]	S1IN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	0 0 0 X X X	R/W	
high-order source address set-up register Note: D) Dual address mode S) Single		DE DD DC DB DA D9 D8	DATSIZE1 S1IN1 S1IN0 S1ADRH11 S1ADRH10 S1ADRH9 S1ADRH8	Ch.1 transfer data size D) Ch.1 source address control S) Ch.1 memory address control D) Ch.1 source address[27:16]	S1IN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	0 0 0 X X X	R/W	
high-order source address set-up register Note: D) Dual address mode S) Single address		DE DD DC DB DA D9 D8 D7	DATSIZE1 S1IN1 S1IN0 S1ADRH11 S1ADRH10 S1ADRH9 S1ADRH8 S1ADRH7	Ch.1 transfer data size D) Ch.1 source address control S) Ch.1 memory address control D) Ch.1 source address[27:16]	S1IN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	0 0 0 0 X X X X X	R/W	
high-order source address set-up register Note: D) Dual address mode S) Single address		DE DD DC DC DB DA D9 D8 D7 D6	DATSIZE1 S1IN1 S1IN0 S1ADRH11 S1ADRH10 S1ADRH9 S1ADRH8 S1ADRH7 S1ADRH6	Ch.1 transfer data size D) Ch.1 source address control S) Ch.1 memory address control D) Ch.1 source address[27:16]	S1IN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	0 0 0 0 X X X X X X	R/W	
high-order source address set-up register Note: D) Dual address mode S) Single address		DE DD DC DB DA D9 D8 D7 D6 D5	DATSIZE1 S1IN1 S1IN0 S1ADRH11 S1ADRH10 S1ADRH9 S1ADRH8 S1ADRH7 S1ADRH6 S1ADRH5	Ch.1 transfer data size D) Ch.1 source address control S) Ch.1 memory address control D) Ch.1 source address[27:16]	S1IN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	0 0 0 X X X X X X X	R/W	
high-order source address set-up register Note: D) Dual address mode S) Single address		DE DD DC DB DA D9 D8 D7 D6 D5 D4	DATSIZE1 S1IN1 S1IN0 S1ADRH11 S1ADRH10 S1ADRH9 S1ADRH8 S1ADRH7 S1ADRH6 S1ADRH5 S1ADRH4	Ch.1 transfer data size D) Ch.1 source address control S) Ch.1 memory address control D) Ch.1 source address[27:16]	S1IN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	0 0 0 0 X X X X X X X X	R/W	
high-order source address set-up register Note: D) Dual address mode S) Single address		DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3	DATSIZE1 S1IN1 S1IN0 S1ADRH11 S1ADRH10 S1ADRH9 S1ADRH8 S1ADRH6 S1ADRH5 S1ADRH4 S1ADRH4 S1ADRH3	Ch.1 transfer data size D) Ch.1 source address control S) Ch.1 memory address control D) Ch.1 source address[27:16]	S1IN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	0 0 0 0 x x x x x x x x x x	R/W	
high-order source address set-up register Note: D) Dual address mode S) Single address		DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2	DATSIZE1 S1IN1 S1IN0 S1ADRH11 S1ADRH10 S1ADRH8 S1ADRH8 S1ADRH7 S1ADRH5 S1ADRH4 S1ADRH4 S1ADRH3 S1ADRH3	Ch.1 transfer data size D) Ch.1 source address control S) Ch.1 memory address control D) Ch.1 source address[27:16]	S1IN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	0 0 0 0 x x x x x x x x x x x	R/W	
high-order source address set-up register Note: D) Dual address mode S) Single address		DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1	DATSIZE1 S1IN1 S1IN0 S1ADRH11 S1ADRH10 S1ADRH8 S1ADRH7 S1ADRH6 S1ADRH5 S1ADRH4 S1ADRH4 S1ADRH4 S1ADRH4 S1ADRH3 S1ADRH2 S1ADRH1	Ch.1 transfer data size D) Ch.1 source address control S) Ch.1 memory address control D) Ch.1 source address[27:16]	S1IN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	0 0 0 0 0 x x x x x x x x x x x x x x	R/W	
high-order source address set-up register Note: D) Dual address mode S) Single address		DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2	DATSIZE1 S1IN1 S1IN0 S1ADRH11 S1ADRH10 S1ADRH8 S1ADRH8 S1ADRH7 S1ADRH5 S1ADRH4 S1ADRH4 S1ADRH3 S1ADRH3	Ch.1 transfer data size D) Ch.1 source address control S) Ch.1 memory address control D) Ch.1 source address[27:16]	S1IN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	0 0 0 0 x x x x x x x x x x x	R/W	

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function		S	ettin	g	Init.	R/W	Remarks
High-speed	0048238	DF	D1ADRL15	D) Ch.1 destination address[15:0]					Х	R/W	
DMA Ch.1	(HW)	DE	D1ADRL14	S) Invalid					Х		
low-order		DD	D1ADRL13						Х		
destination		DC	D1ADRL12						Х		
address set-up		DB	D1ADRL11						Х		
register		DA	D1ADRL10						Х		
		D9	D1ADRL9						Х		
Note:		D8	D1ADRL8						Х		
D) Dual address		D7	D1ADRL7						Х		
mode S) Single		D6	D1ADRL6						Х		
address		D5	D1ADRL5						Х		
mode		D4	D1ADRL4						Х		
		D3	D1ADRL3						Х		
		D2	D1ADRL2						Х		
		D1	D1ADRL1						Х		
		D0	D1ADRL0						Х		
High-speed	004823A	DF	D1MOD1	Ch.1 transfer mode	D1MC	D[1:0]		Mode	0	R/W	
DMA Ch.1	(HW)	DE	D1MOD0		1	1		Invalid	0		
high-order					1	0		Block			
destination					0	1	S	uccessive			
address set-up					0	0		Single			
register		DD	D1IN1	D) Ch.1 destination address	D1IN	N[1:0]		Inc/dec	0	R/W	
		DC	D1IN0	control	1	1	In	c.(no init)	0		
Note:				S) Invalid	1	0		Inc.(init)			
D) Dual address mode					0	1	De	ec.(no init)			
S) Single					0	0		Fixed			
address		DB		D) Ch.1 destination					Х	R/W	
mode		DA	D1ADRH10	address[27:16]					Х		
		D9	D1ADRH9	S) Invalid					Х		
		D8	D1ADRH8						Х		
		D7	D1ADRH7						Х		
		D6	D1ADRH6						Х		
		D5	D1ADRH5						X		
		D4	D1ADRH4						X		
		D3	D1ADRH3						X		
		D2	D1ADRH2						X		
		D1	D1ADRH1						X		
		D0	D1ADRH0						Х		
High-speed	004823C	DF-1	-	reserved			-		_	-	Undefined in read.
DMA Ch.1 enable register	(HW)	D0	HS1_EN	Ch.1 enable	1 En	able	0	Disable	0	R/W	
	0049325			reserved	1 1 121	aule	10	Disable		_	Undefined in res
High-speed DMA Ch.1	004823E (HW)	DF-1	-	ieseived			-		_	_	Undefined in read.
trigger flag	(1144)	D0	HS1_TF	Ch.1 trigger flag clear (writing)	1 Cle	ear	0	No operation	0	R/W	
register				Ch.1 trigger flag status (reading)	1 Se		0	Cleared		'''	
register				On. 1 ungger hay status (reaulity)	1 1 136		ı۷	Oicaicu	1	ı	I

Table 4.2.1 I/O Memory Map (continue)

D		D.:	NI-	Table 4.2.1 I/O Memory N	nap (114	D 222	
Register name	Address	Bit	Name	Function			Setting	Init.	R/W	Remarks
High-speed	0048240	DF	TC2_L7	Ch.2 transfer counter[7:0]				Х	R/W	
DMA Ch.2	(HW)	DE	TC2_L6	(block transfer mode)				X		
transfer		DD	TC2_L5					Х		
counter		DC	TC2_L4	Ch.2 transfer counter[15:8]				X		
register		DB	TC2_L3	(single/successive transfer mode)				Χ		
		DA	TC2_L2					Χ		
		D9	TC2_L1					Χ		
		D8	TC2_L0					Χ		
		D7	BLKLEN27	Ch.2 block length				Х	R/W	
		D6	BLKLEN26	(block transfer mode)				X		
		D5	BLKLEN25					Χ		
		D4	BLKLEN24	Ch.2 transfer counter[7:0]				Х		
		D3	BLKLEN23	(single/successive transfer mode)				Χ		
		D2	BLKLEN22					Х		
		D1	BLKLEN21					Х		
		D0	BLKLEN20					Х		
High-speed	0048242	DF	DUALM2	Ch.2 address mode selection	1 Du	al addı	0 Single addr	0	R/W	
DMA Ch.2	(HW)	DE	D2DIR	D) Invalid	י וטען	ai duul	_ U Sirigle audi	_	17/77	
	(4411)	טב	DEDIK	S) Ch.2 transfer direction control	1 Me	mon, W	VR 0 Memory RD	0	R/W	
control register		י חח			ı livie	mory V	AIV O LINIGIUOIÀ KD	_	17/11	Undefined in seed
Note:		DD-8	TC2 U7	reserved Ch 2 transfer counter[15:8]				X	R/W	Undefined in read.
D) Dual address		D7	TC2_H7	Ch.2 transfer counter[15:8]					K/VV	
mode		D6	TC2_H6	(block transfer mode)				X		
S) Single		D5	TC2_H5	0.0.				X		
address		D4	TC2_H4	Ch.2 transfer counter[23:16]				X		
mode		D3	TC2_H3	(single/successive transfer mode)				Х		
		D2	TC2_H2					X		
		D1	TC2_H1					X		
		D0	TC2_H0					Χ		
High-speed	0048244	DF	S2ADRL15	D) Ch.2 source address[15:0]				Χ	R/W	
DMA Ch.2	(HW)	DE	S2ADRL14	S) Ch.2 memory address[15:0]				Χ		
low-order		DD	S2ADRL13					Χ		
source address		DC	S2ADRL12					Х		
set-up register		DB	S2ADRL11					Х		
		DA	S2ADRL10					Х		
Note:		D9	S2ADRL9					Х		
D) Dual address		D8	S2ADRL8					Х		
mode		D7	S2ADRL7					Х		
S) Single address		D6	S2ADRL6					Х		
mode		D5	S2ADRL5					Х		
111000		D4	S2ADRL4					Х		
		D3	S2ADRL3					X		
		D3	S2ADRL3					X		
		D1	S2ADRL1					X		
		D0	S2ADRL1					X		
High ores	0049340			roconyod					\vdash	Undefined in read.
High-speed DMA Ch.2	0048246	DF	- DATEIZE2	reserved Ch 2 transfer data size	4 111-	lf war-	0 Byte	_	— В/М	ondelined in read.
	(HW)	DE	DATSIZE2	Ch.2 transfer data size		If word		0	R/W	
high-order		DD	S2IN1	D) Ch.2 source address control		[1:0]	Inc/dec	0	R/W	
source address		DC	S2IN0	S) Ch.2 memory address control	1	1	Inc.(no init)	0		
set-up register					1	0	Inc.(init)			
Note:					0	1	Dec.(no init)			
D) Dual address			00455	D) 01 0	0	0	Fixed		D ***	
mode		DB		D) Ch.2 source address[27:16]				X	R/W	
S) Single		DA		S) Ch.2 memory address[27:16]				X		
address		D9	S2ADRH9					X		
mode		D8	S2ADRH8					Х		
		D7	S2ADRH7					Χ		
		D6	S2ADRH6					Χ		
		D5	S2ADRH5					Х		
		D4	S2ADRH4					Х		
		D3	S2ADRH3					Х		
		D2	S2ADRH2					Χ		
		D1	S2ADRH1					Х		
1			l	1				Х	l	l
		D0	S2ADRH0					^		

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function		S	etting	9	Init.	R/W	Remarks
High-speed	0048248	DF	D2ADRL15	D) Ch.2 destination address[15:0]					Х	R/W	
DMA Ch.2	(HW)	DE	D2ADRL14	S) Invalid					Х		
low-order		DD	D2ADRL13						Х		
destination		DC	D2ADRL12						Х		
address set-up		DB	D2ADRL11						Х		
register		DA	D2ADRL10						Х		
		D9	D2ADRL9						Х		
Note:		D8	D2ADRL8						Х		
D) Dual address		D7	D2ADRL7						Х		
mode S) Single		D6	D2ADRL6						Х		
address		D5	D2ADRL5						Х		
mode		D4	D2ADRL4						Х		
		D3	D2ADRL3						Х		
		D2	D2ADRL2						Х		
		D1	D2ADRL1						Х		
		D0	D2ADRL0						Х		
High-speed	004824A	DF	D2MOD1	Ch.2 transfer mode	D2MC	D[1:0]		Mode	0	R/W	
DMA Ch.2	(HW)	DE	D2MOD0		1	1		Invalid	0		
high-order					1	0		Block			
destination					0	1	S	uccessive			
address set-up					0	0		Single			
register		DD	D2IN1	D) Ch.2 destination address	D2IN	N[1:0]		Inc/dec	0	R/W	
		DC	D2IN0	control	1	1	In	c.(no init)	0		
Note:				S) Invalid	1	0		Inc.(init)			
D) Dual address mode					0	1	De	ec.(no init)			
S) Single					0	0		Fixed			
address		DB		D) Ch.2 destination					Х	R/W	
mode		DA	D2ADRH10	address[27:16]					Х		
		D9	D2ADRH9	S) Invalid					Х		
		D8	D2ADRH8						Х		
		D7	D2ADRH7						Х		
		D6	D2ADRH6						Х		
		D5	D2ADRH5						Х		
		D4	D2ADRH4						Х		
		D3	D2ADRH3						X		
		D2	D2ADRH2						X		
		D1	D2ADRH1						X		
		D0	D2ADRH0						Х		
High-speed	004824C	DF-1	-	reserved			-		-	-	Undefined in read.
DMA Ch.2	(HW)		UCO EN	Ch 2 anabla	1 En	abla	10	Diaghla	0	R/W	
enable register	004004=	D0	HS2_EN	Ch.2 enable	En	auie	ΙŪ	Disable		_	
High-speed	004824E	DF-1	-	reserved			-		-	-	Undefined in read.
DMA Ch.2	(HW)	D0	HS2_TF	Ch.2 trigger flag clear (writing)	1 Cle	ear	0	No operation	0	R/W	
trigger flag		00	1132_17	Ch.2 trigger flag status (reading)	1 Se		0	Cleared	0	T// VV	
register				on.z ingger hag status (reading)	LIISE	ı	Įυ	Ciearea	1	l	l

Table 4.2.1 I/O Memory Map (continue)

				Table 4.2.1 I/O Memory N	παρ (
Register name	Address	Bit	Name	Function			Setting	Init.	R/W	Remarks
High-speed	0048250	DF	TC3_L7	Ch.3 transfer counter[7:0]				Х	R/W	
DMA Ch.3	(HW)	DE	TC3_L6	(block transfer mode)				Х		
transfer		DD	TC3_L5					Х		
counter		DC	TC3_L4	Ch.3 transfer counter[15:8]				Х		
register		DB	TC3_L3	(single/successive transfer mode)				Х		
		DA	TC3_L2					Х		
		D9	TC3_L1					Х		
		D8	TC3_L0					Х		
		D7	BLKLEN37	Ch.3 block length				Х	R/W	
		D6	BLKLEN36	(block transfer mode)				Х		
		D5	BLKLEN35					Х		
		D4	BLKLEN34	Ch.3 transfer counter[7:0]				Х		
		D3	BLKLEN33	(single/successive transfer mode)				Х		
		D2	BLKLEN32					Х		
		D1	BLKLEN31					Х		
		D0	BLKLEN30					Х		
High-speed	0048252	DF	DUALM3	Ch.3 address mode selection	1 Du	al add	0 Single addr	0	R/W	
DMA Ch.3	(HW)	DE	D3DIR	D) Invalid	י וטען	ai duu	_ To Tourigle addi	_	17/77	
	(HVV)	שט	אוטנט	S) Ch.3 transfer direction control	1 Me	mor, 1	VR 0 Memory RD	0	R/W	
control register		י חח			ı livie	inory V	AIV O LINIGUIOLA KD	_	17/11	Undefined in seed
Note:		DD-8	TC2 U7	reserved Ch 3 transfer counter[15:8]				X	R/W	Undefined in read.
D) Dual address		D7	TC3_H7	Ch.3 transfer counter[15:8]					K/VV	
mode		D6	TC3_H6	(block transfer mode)				X		
S) Single		D5	TC3_H5	0.0.				X		
address		D4	TC3_H4	Ch.3 transfer counter[23:16]				X		
mode		D3	TC3_H3	(single/successive transfer mode)				X		
		D2	TC3_H2					Х		
		D1	TC3_H1					Х		
		D0	TC3_H0					Х		
High-speed	0048254	DF	S3ADRL15	D) Ch.3 source address[15:0]				Х	R/W	
DMA Ch.3	(HW)	DE	S3ADRL14	S) Ch.3 memory address[15:0]				Х		
low-order		DD	S3ADRL13					Х		
source address		DC	S3ADRL12					Х		
set-up register		DB	S3ADRL11					Х		
		DA	S3ADRL10					Х		
Note:		D9	S3ADRL9					Х		
D) Dual address		D8	S3ADRL8					Х		
mode		D7	S3ADRL7					Х		
S) Single address		D6	S3ADRL6					Х		
mode		D5	S3ADRL5					Х		
mode		D4	S3ADRL4					X		
		D3	S3ADRL3					X		
		D3	S3ADRL2					X		
		D1	S3ADRL1					X		
		D0	S3ADRL1					X		
High ores	0049350			roconyod					\vdash	Undefined in read.
High-speed	0048256	DF	- DATEIZE2	reserved Ch 3 transfer data size	4 111-	If war-	0 Byte	-	— В/М	ondelined in read.
DMA Ch.3	(HW)	DE	DATSIZE3 S3IN1	Ch.3 transfer data size		If word		0	R/W	
high-order		DD		D) Ch.3 source address control	S3IN		Inc/dec	0	R/W	
source address		DC	S3IN0	S) Ch.3 memory address control	1	1	Inc.(no init)	0		
set-up register					1	0	Inc.(init)			
Note:					0	1	Dec.(no init)			
D) Dual address			00455	D) 01 0	0	0	Fixed	ļ.,,	D	
mode		DB		D) Ch.3 source address[27:16]				X	R/W	
S) Single		DA		S) Ch.3 memory address[27:16]				X		
address		D9	S3ADRH9					X		
mode		D8	S3ADRH8					Х		
		D7	S3ADRH7					Х		
		D6	S3ADRH6					Х		
		D5	S3ADRH5					Х		
		D4	S3ADRH4					Х		
		D3	S3ADRH3					Х		
		D2	S3ADRH2					Х		
		D1	S3ADRH1					Х		
		D0	S3ADRH0					Х		
1										

Table 4.2.1 I/O Memory Map (continue)

Register name	Address	Bit	Name	Function		S	etting	9	Init.	R/W	Remarks
High-speed	0048258	DF	D3ADRL15	D) Ch.3 destination address[15:0]					Х	R/W	
DMA Ch.3	(HW)	DE	D3ADRL14	S) Invalid					Х		
low-order		DD	D3ADRL13						Х		
destination		DC	D3ADRL12						Х		
address set-up		DB	D3ADRL11						Х		
register		DA	D3ADRL10						Х		
		D9	D3ADRL9						Х		
Note:		D8	D3ADRL8						Х		
D) Dual address		D7	D3ADRL7						Х		
mode S) Single		D6	D3ADRL6						Х		
address		D5	D3ADRL5						Х		
mode		D4	D3ADRL4						Х		
		D3	D3ADRL3						Х		
		D2	D3ADRL2						Х		
		D1	D3ADRL1						Х		
		D0	D3ADRL0						Х		
High-speed	004825A	DF	D3MOD1	Ch.3 transfer mode	D3MC	D[1:0]		Mode	0	R/W	
DMA Ch.3	(HW)	DE	D3MOD0		1	1		Invalid	0		
high-order					1	0		Block			
destination					0	1	S	uccessive			
address set-up					0	0		Single			
register		DD	D3IN1	D) Ch.3 destination address	D3IN	N[1:0]		Inc/dec	0	R/W	
		DC	D3IN0	control	1	1	In	c.(no init)	0		
Note:				S) Invalid	1	0		Inc.(init)			
D) Dual address mode					0	1	De	ec.(no init)			
S) Single					0	0		Fixed			
address		DB		D) Ch.3 destination					Х	R/W	
mode		DA	D3ADRH10	address[27:16]					Х		
		D9	D3ADRH9	S) Invalid					Х		
		D8	D3ADRH8						Х		
		D7	D3ADRH7						Х		
		D6	D3ADRH6						Х		
		D5	D3ADRH5						Х		
		D4	D3ADRH4						X		
		D3	D3ADRH3						X		
		D2	D3ADRH2						X		
		D1	D3ADRH1						Х		
		D0	D3ADRH0						Х		
High-speed	004825C	DF-1	-	reserved			-		-	-	Undefined in read.
DMA Ch.3	(HW)						1.				
enable register		D0	HS3_EN	Ch.3 enable	1 En	able	0	Disable	0	R/W	
High-speed	004825E	DF-1	-	reserved			-		-	-	Undefined in read.
DMA Ch.3	(HW)				1			1			
trigger flag		D0	HS3_TF	Ch.3 trigger flag clear (writing)		ear	0	No operation	0	R/W	
register				Ch.3 trigger flag status (reading)	1 Se	t	0	Cleared	l	l	

5 Power-Down Control

This chapter describes the controls used to reduce power consumption of the device.

Points on power saving

The current consumption of the device varies greatly with the CPU's operation mode, the system clocks used, and the peripheral circuits operated.

Current consumption	low←	•	•	•	-	
CPU/BCU	SLEEP	HALT2	Operating	HALT2	HALT(basic)	Operating
System clock	_	OSC1	OSC1	OSC3	OSC3	OSC3
OSC3 oscillation circuit	OFF	OFF	OFF	ON	ON	ON
Prescaler/peripheral circuit	STOP					RUN

To reduce power consumption of the device, it is important that as many unnecessary circuits as possible be turned off. In particular, peripheral circuits operating at a fast-clock rate consume a large amount of current, so design the program so that these circuits are turned off whenever unnecessary.

Power-saving in standby modes

When CPU processing is unnecessary, such as when waiting for an interrupt from key entries or peripheral circuits, place the device in standby mode to reduce current consumption.

Standby mode	Method to enter the mode	Circuits/functions stopped
Basic HALT mode	Execute the halt instruction after setting	CPU only
	HLT2OP (D3)/Clock option register	
	(0x40190) to "0".	
	When the #BUSREQ signal is asserted from	
	an external bus master while SEPD (D1)/Bus	
	control register (0x4812E) = "1".	
HALT2 mode	Execute the halt instruction after setting HLT2OP to "1".	CPU, BCU, bus clock, and DMA
SLEEP mode	Execute the slp instruction.	CPU, BCU, bus clock, DMA, high-speed
		(OSC3) oscillation circuit, prescaler, and
		peripheral circuits that use the prescaler
		output clocks

HLT2OP (D3)/Clock option register (0x40190) that is used to select a HALT mode is set to "0" (basic HALT mode) at initial reset.

Notes: • In systems in which DRAM is connected directly to the device, the refresh function is turned off during HALT2 and SLEEP modes.

• The standby mode is cleared by interrupt generation (except for the basic HALT mode, which is set using an external bus master). Therefore, before entering standby mode, set the related registers to allow an interrupt to be used to clear the standby mode to be generated.

The low-speed (OSC1) oscillation circuit and clock timer continue operating even during SLEEP mode. If they are unnecessary, these circuits can also be turned off.

Function	Control bit	"1"	"0"	Default
Low-speed (OSC1) oscillation ON/OFF control	SOSC1(D0)/	ON	OFF	ON
	Power control register(0x40180)			

Switching over the system clocks

Normally, the system is clocked by the high-speed (OSC3) oscillation clock. If high-speed operation is unnecessary, switch the system clock to the low-speed (OSC1) oscillation clock and turn off the high-speed (OSC3) oscillation circuit. This helps to reduce current consumption. However, if DRAM is connected directly to the device, note that the refresh function is also turned off.

Even during operation using the high-speed (OSC3) oscillation clock, power reduction can also be achieved through the use of a system clock derived from the OSC3 clock by dividing it (1/1, 1/2, 1/4, or 1/8).

Function	Control bit	"1"	"0"	Default
System clock switch over	CLKCHG(D2)/	OSC3	OSC1	OSC3
	Power control register(0x40180)			
High-speed (OSC3) oscillation ON/OFF control	SOSC3(D1)/	ON	OFF	ON
	Power control register(0x40180)			
System clock division ratio selection	CLKDT(D[7:6])/	"11"	= 1/8	1/1
	Power control register(0x40180)	"10"	= 1/4	
		"01"	= 1/2	
		"00"	= 1/1	

Turning off the prescaler and peripheral circuits

Current consumption can be reduced by turning off the peripheral circuits operating at high speed as much as possible. The circuits listed below are operated using a clock generated by the prescaler:

- 16-bit programmable timers 0 to 9 (watchdog timer)
- 8-bit programmable timers 0 to 5 (DRAM refresh, serial interface)
- A/D converter

If none of these circuits need to be used, turn off the prescaler. If some of these circuits need to be used, turn off all other unnecessary circuits and stop clock supply from the prescaler to those circuits.


Function	Control bit	"1"	"0"	Default
Prescaler ON/OFF	PSCON(D5)/Power control register(0x40180)	ON	OFF	ON
16-bit timer 0 clock control	P16TON0(D3)/16-bit timer 0 dock control register(0x40147)	ON	OFF	OFF
16-bit timer 0 Run/Stop	PRUN0(D0)/16-bit timer 0 control register(0x48186)	RUN	STOP	STOP
16-bit timer 1 clock control	P16TON1(D3)/16-bit timer 1 clock control register(0x40148)	ON	OFF	OFF
16-bit timer 1 Run/Stop	PRUN1(D0)/16-bit timer 1 control register(0x4818E)	RUN	STOP	STOP
16-bit timer 2 clock control	P16TON2(D3)/16-bit timer 2 clock control register(0x40149)	ON	OFF	OFF
16-bit timer 2 Run/Stop	PRUN2(D0)/16-bit timer 2 control register(0x48196)	RUN	STOP	STOP
16-bit timer 3 clock control	P16TON3(D3)/16-bit timer 3 clock control register(0x4014A)	ON	OFF	OFF
16-bit timer 3 Run/Stop	PRUN3(D0)/16-bit timer 3 control register(0x4819E)	RUN	STOP	STOP
16-bit timer 4 clock control	P16TON4(D3)/16-bit timer 4 clock control register(0x4014B)	ON	OFF	OFF
16-bit timer 4 Run/Stop	PRUN4(D0)/16-bit timer 4 control register(0x481A6)	RUN	STOP	STOP
16-bit timer 5 clock control	P16TON5(D3)/16-bit timer 5 clock control register(0x4014C)	ON	OFF	OFF
16-bit timer 5 Run/Stop	PRUN5(D0)/16-bit timer 5 control register(0x481AE)	RUN	STOP	STOP
16-bit timer 6 clock control	P16TON6(D3)/16-bit timer 6 clock control register(0x40141)	ON	OFF	OFF
16-bit timer 6 Run/Stop	PRUN6(D0)/16-bit timer 6 control register(0x481B6)	RUN	STOP	STOP
16-bit timer 7 clock control	P16TON7(D3)/16-bit timer 7 clock control register(0x40142)	ON	OFF	OFF
16-bit timer 7 Run/Stop	PRUN7(D0)/16-bit timer 7 control register(0x481BE)	RUN	STOP	STOP
16-bit timer 8 clock control	P16TON8(D3)/16-bit timer 8 clock control register(0x40143)	ON	OFF	OFF
16-bit timer 8 Run/Stop	PRUN8(D0)/16-bit timer 8 control register(0x481C6)	RUN	STOP	STOP
16-bit timer 9 clock control	P16TON9(D3)/16-bit timer 9 clock control register(0x40144)	ON	OFF	OFF
16-bit timer 9 Run/Stop	PRUN9(D0)/16-bit timer 9 control register(0x481CE)	RUN	STOP	STOP
8-bit timer 0 clock control	P8TON0(D3)/8-bit timer 0/1 clock control register(0x4014D)	ON	OFF	OFF
8-bit timer 0 Run/Stop	PTRUN0(D0)/8-bit timer 0 control register(0x40160)	RUN	STOP	STOP
8-bit timer 1 clock control	P8TON1(D7)/8-bit timer 0/1 clock control register(0x4014D)	ON	OFF	OFF
8-bit timer 1 Run/Stop	PTRUN1(D0)/8-bit timer 1 control register(0x40164)	RUN	STOP	STOP
8-bit timer 2 clock control	P8TON2(D3)/8-bit timer 2/3 clock control register(0x4014E)	ON	OFF	OFF
8-bit timer 2 Run/Stop	PTRUN2(D0)/8-bit timer 2 control register(0x40168)	RUN	STOP	STOP
8-bit timer 3 clock control	P8TON3(D7)/8-bit timer 2/3 clock control register(0x4014E)	ON	OFF	OFF
8-bit timer 3 Run/Stop	PTRUN3(D0)/8-bit timer 3 control register(0x4016C)	RUN	STOP	STOP
8-bit timer 4 clock control	P8TON4(D3)/8-bit timer 4/5 clock control register(0x40145)	ON	OFF	OFF
8-bit timer 4 Run/Stop	PTRUN4(D0)/8-bit timer 4 control register(0x40174)	RUN	STOP	STOP
8-bit timer 5 clock control	P8TON5(D7)/8-bit timer 4/5 clock control register(0x40145)	ON	OFF	OFF
8-bit timer 5 Run/Stop	PTRUN5(D0)/8-bit timer 5 control register(0x40178)	RUN	STOP	STOP
A/D converter clock control	PSONAD(D3)/A/D clock control register(0x4014F)	ON	OFF	OFF
A/D conversion enable	ADE(D2)/A/D enable register(0x40244)	RUN	STOP	STOP

5 POWER-DOWN CONTROL

The same clock source must be used for the prescaler operating clock and the CPU operating clock. Therefore, when operating the CPU in low-speed with the OSC1 clock, the prescaler input clock must be switched according to the CPU operating clock. In this case, in order to prevent a malfunction in the peripheral circuit, the prescaler should be turned off before switching the CPU operating clock. After the CPU operating clock has been switched, switch the prescaler operating clock and then turn the prescaler on.

Function	Control bit	"1"	"0"	Default
Prescaler operating clock	PSCDT0 (D0)/Prescaler clock select register(0x40181)	OSC1	OSC3/	OSC3/
switch over			PLL	PLL

6 Basic External Wiring Diagram



Note: The above table is simply an example, and is not guaranteed to work.


7 Precautions on Mounting

The following shows the precautions when designing the board and mounting the IC.

Oscillation Circuit

- Oscillation characteristics change depending on conditions (board pattern, components used, etc.).
 In particular, when a ceramic oscillator or crystal oscillator is used, use the oscillator manufacturer's recommended values for constants such as capacitance and resistance.
- Disturbances of the oscillation clock due to noise may cause a malfunction. Consider the following points to prevent this:
 - (1) Components which are connected to the OSC3 (OSC1), OSC4 (OSC2) and PLLC pins, such as oscillators, resistors and capacitors, should be connected in the shortest line.
 - (2) As shown in the figure below, make a Vss pattern as large as possible at circumscription of the OSC3 (OSC1) and OSC4 (OSC2) pins and the components connected to these pins. The same applies to the PLLC pin.

Furthermore, do not use this VSS pattern to connect other components than the oscillation system.



- (3) When supplying an external clock to the OSC3 (OSC1) pin, the clock source should be connected to the OSC3 (OSC1) pin in the shortest line.
 - Furthermore, do not connect anything else to the OSC4 (OSC2) pin.
- In order to prevent unstable operation of the oscillation circuit due to current leak between OSC3 (OSC1) and VDD, please keep enough distance between OSC3 (OSC1) and VDD or other signals on the board pattern.


Reset Circuit

- The power-on reset signal which is input to the #RESET pin changes depending on conditions (power rise time, components used, board pattern, etc.). Decide the time constant of the capacitor and resistor after enough tests have been completed with the application product.
- In order to prevent any occurrences of unnecessary resetting caused by noise during operating, components such as capacitors and resistors should be connected to the #RESET pin in the shortest line.

Power Supply Circuit

- Sudden power supply variation due to noise may cause malfunction. Consider the following points to prevent this:
 - (1) The power supply should be connected to the VDD, VDDE, BVDDE, VSS and AVDDE pins with patterns as short and large as possible.
 - In particular, the power supply for AVDDE affects A/D conversion precision.

(2) When connecting between the VDD/VDDE and VSS pins with a bypass capacitor, the pins should be connected as short as possible.




A/D Converter

 When the A/D converter is not used, the power supply pin AVDDE for the analog system should be connected to VDDE.

Arrangement of Signal Lines

- In order to prevent generation of electromagnetic induction noise caused by mutual inductance, do not arrange a large current signal line near the circuits that are sensitive to noise such as the oscillation unit and analog input unit.
- When a signal line is parallel with a high-speed line in long distance or intersects a high-speed line, noise may
 generated by mutual interference between the signals and it may cause a malfunction.
 Do not arrange a high-speed signal line especially near circuits that are sensitive to noise such as the oscillation
 unit and analog input unit.



Precautions for Visible Radiation (when bare chip is mounted)

- Visible radiation causes semiconductor devices to change the electrical characteristics. It may cause this IC to malfunction. When developing products which use this IC, consider the following precautions to prevent malfunctions caused by visible radiation.
 - (1) Design the product and implement the IC on the board so that it is shielded from visible radiation in actual use.
 - (2) The inspection process of the product needs an environment that shields the IC from visible radiation.
 - (3) As well as the face of the IC, shield the back and side too.

8 Electrical Characteristics

8.1 Absolute Maximum Rating

				(Vss	=0V
Item	Symbol	Condition	Rated value	Unit	*
Supply voltage	Vdd		-0.3 to +4.0	V	
I/O power voltage	VDDE		-0.3 to +7.0	V	
Bus supply voltage	BVDDE		-0.3 to +7.0	V	
Input voltage	Vı		-0.3 to VDDE+0.5	V	
High-level output current	Іон	1 pin	-10	mA	
		Total of all pins	-40	mA	
Low-level output current	lol	1 pin	10	mA	
		Total of all pins	40	mA	
Analog power voltage	AVDDE		-0.3 to +7.0	V	
Analog input voltage	AVIN		-0.3 to AVDDE+0.3	V	
Storage temperature	Tstg		-65 to +150	°C	

8.2 Recommended Operating Conditions

1) 3.3 V/5.0 V dual power source

(Vss=0V)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Supply voltage (high voltage)	VDDE; BVDDE		4.50	5.00	5.50	٧	
Supply voltage (low voltage)	VDD		2.70	_	3.60	V	
Input voltage	HVı		Vss	_	VDDE	V	
	LVı		Vss	_	VDD	V	
CPU operating clock frequency	fCPU	ROM-less model and 3.3±0.3V	_	_	60	MHz	
		ROM model or 3.0±0.3V	-	_	50	MHz	
External bus clock frequency	fBUS		_	_	33	MHz	
Low-speed oscillation frequency	fosc1		_	32.768	_	kHz	
Operating temperature	Та		-40	25	85	°C	
Input rise time (normal input)	tri		_	_	50	ns	
Input fall time (normal input)	tfi		_	_	50	ns	
Input rise time (schmitt input)	tri		_	_	5	ms	
Input fall time (schmitt input)	tfi		_	_	5	ms	

2) 3.3 V single power source

(VDDE=BVDDE=VDD, VSS=0V)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Supply voltage	Vdd		2.70	_	3.60	V	
Input voltage	Vı		Vss	_	VDD	V	
CPU operating clock frequency	fCPU	ROM-less model and 3.3±0.3V	_	_	60	MHz	
		ROM model or 3.0±0.3V	_	_	50	MHz	
External bus clock frequency	fBUS		_	_	33	MHz	
Low-speed oscillation frequency	fosc1		_	32.768	-	kHz	
Operating temperature	Та		-40	25	85	°C	
Input rise time (normal input)	tri		_	_	50	ns	
Input fall time (normal input)	tfi		_	_	50	ns	
Input rise time (schmitt input)	tri		_	_	5	ms	
Input fall time (schmitt input)	tfi		_	_	5	ms	

3) 2.0 V single power source

(VDDE=BVDDE=VDD, VSS=0V)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Supply voltage	Vdd		1.80	2.00	2.20	V	
Input voltage	Vı		Vss	_	VDD	V	
CPU operating clock frequency	fCPU		_	_	20	MHz	
External bus clock frequency	fBUS		_	_	20	MHz	
Low-speed oscillation frequency	fosc1		_	32.768	_	kHz	
Operating temperature	Та		-40	25	85	°C	
Input rise time (normal input)	tri		_	_	100	ns	
Input fall time (normal input)	tfi		_	_	100	ns	
Input rise time (schmitt input)	tri		_	_	10	ms	
Input fall time (schmitt input)	tfi		_	_	10	ms	

8.3 DC Characteristics

1) 3.3 V/5.0 V dual power source

(Unless otherwise specified: VDDE=BVDDE=5V \pm 0.5V, VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Input leakage current	lu		-1	_	1	μΑ	
Off-state leakage current	loz		-1	-	1	μΑ	
High-level output voltage	Vон	Ioн=-3mA (Type1), VDDE=Min.	VDDE	_	_	V	
			-0.4				
Low-level output voltage	Vol	IoL=3mA (Type1), VDDE=Min.	_	_	0.4	V	
High-level input voltage	VIH	CMOS level, VDDE=Max.	3.5	_	_	V	
Low-level input voltage	VIL	CMOS level, VDDE=Min.	_	-	1.0	V	
Positive trigger input voltage	VT+	CMOS schmitt	2.0	_	4.0	V	
Negative trigger input voltage	VT-	CMOS schmitt	8.0	_	3.1	V	
Hysteresis voltage	Vн	CMOS schmitt	0.3	_	_	V	
High-level input voltage	VIH2	TTL level, VDDE=Max.	2.0	_	-	V	
Low-level input voltage	VIL2	TTL level, VDDE=Min.	_	_	8.0	V	
Pull-up resistor	Rpu	V⊫0V	60	120	288	kΩ	
Pull-down resistor	RPD	V=VDDE (#ICEMD)	30	60	144	kΩ	
Input pin capacitance	Сі	f=1MHz, VDDE=0V	_	_	10	pF	
Output pin capacitance	Со	f=1MHz, VDDE=0V			10	pF	
I/O pin capacitance	Сю	f=1MHz, VDDE=0V	_	_	10	pF	

2) 3.3 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Condition	n	Min.	Тур.	Max.	Unit	*
Input leakage current	lu			-1	_	1	μΑ	
Off-state leakage current	loz			-1	_	1	μΑ	
High-level output voltage	Vон	loн=-2mA (Type1), loн=-6m	lo⊢=-2mA (Type1), lo⊢=-6mA (Type2),		_	_	V	
		VDD=Min.		-0.4				
Low-level output voltage	Vol	IoL=2mA (Type1), IoL=6mA	-	_	0.4	V		
High-level input voltage	VIH	CMOS level, VDD=Max.	2.4	_	_	V		
Low-level input voltage	VIL	CMOS level, VDD=Min.	-	_	0.4	V		
Positive trigger input voltage	VT+	LVTTL schmitt	1.1	_	2.4	V		
Negative trigger input voltage	VT-	LVTTL schmitt		0.6	_	1.8	V	
Hysteresis voltage	Vн	LVTTL schmitt		0.1	_	_	V	
Pull-up resistor	Rpu	V⊫0V	Other than DSIO	80	200	480	kΩ	
			DSIO	40	100	240	kΩ	
Pull-down resistor	RPD	V⊫Vdd (#ICEMD)		40	100	240	kΩ	
Input pin capacitance	Сі	f=1MHz, V _{DD} =0V		_	_	10	рF	
Output pin capacitance	Со	f=1MHz, Vdd=0V		-	_	10	pF	
I/O pin capacitance	Сю	f=1MHz, Vdd=0V		_	_	10	рF	

Note: See Appendix B for pin characteristics.

3) 2.0 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2V \pm 0.2V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Condition	on	Min.	Тур.	Max.	Unit	*
Input leakage current	ILI			-1	_	1	μΑ	
Off-state leakage current	loz			-1	_	1	μΑ	
High-level output voltage	Vон	Iон=-0.6mA (Туре1), Iон=-	2mA (Type2),	Vdd	_	_	V	
		VDD=Min.		-0.2				
Low-level output voltage	Vol	IoL=0.6mA (Type1), IoL=2r	mA (Type2),	_	-	0.2	V	
		VDD=Min.						
High-level input voltage	VIH	CMOS level, VDD=Max.	1.6	_	_	V	1	
Low-level input voltage	VIL	CMOS level, VDD=Min.	_	_	0.3	V	1	
Positive trigger input voltage	VT+	CMOS schmitt	0.4	_	1.6	V		
Negative trigger input voltage	VT-	CMOS schmitt		0.3	_	1.4	V	
Hysteresis voltage	Vн	CMOS schmitt		0	_	_	V	
Pull-up resistor	Rpu	V⊫0V	Other than DSIO	120	480	1200	kΩ	
			DSIO	60	240	600	kΩ	
Pull-down resistor	RPD	V⊫Vdd (#ICEMD)		60	240	600	kΩ	
Input pin capacitance	Сі	f=1MHz, VDD=0V	_	_	10	pF		
Output pin capacitance	Со	f=1MHz, VDD=0V	f=1MHz, V _{DD} =0V		_	10	pF	
I/O pin capacitance	Сю	f=1MHz, VDD=0V		_	_	10	pF	

^{*} note 1) In the S1C33T01, the data bus (D[15:0]) is interfaced with CMOS level.

Note: See Appendix B for pin characteristics.

8.4 Current Consumption

1) 3.3 V power source

(Unless otherwise specified: VDDE=BVDDE=2.7V to 5.5V, VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Condition		Min.	Тур.	Max.	Unit	*
Operating current	IDD1	When CPU is operating	20MHz	_	27	35	mΑ	1
			33MHz	_	43	60		
			50MHz	-	65	85		
	IDD2	IDD2 HALT mode	20MHz	_	12	16	mA	2
			33MHz	_	20	26		
			50MHz	-	30	40		
	IDD2	HALT2 mode	20MHz	_	5	6	mA	2
			33MHz	_	8	10		
			50MHz	_	12	15		li
	IDD4	When the slp instruction is OSC1 oscillation circuit is	_	1	30	μА	4	
Clock timer operation current	IDDCT	When clock timer only is o OSC1 oscillation: 32kHz	perating	_	10	_	μА	5

2) 2.0 V power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.0V±0.2V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Operating current	IDD1	When CPU is operating, 20MHz	_	14	19	mΑ	1
	IDD2	HALT mode, 20MHz	-	7	9	mΑ	2
	IDD3 HALT2 mode, 20MHz		_	3	4	mA	3
	IDD4	SLEEP mode	_	1	30	μΑ	4
Clock timer operation current	IDDCT	When clock timer only is operating OSC1 oscillation: 32kHz	_	2.5	_	μA	5

3) Analog power current

(Unless otherwise specified: $VDD=2.0V\pm0.2V$, $VDDE=2.0V\pm0.2V$, Vss=0V, Ta=-40°C to +85°C)

(0000		opeoea. 122 2.0120.21, 1222 2.01	, .				~ ~,
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
A/D converter operating current	AIDD1	VDD=3.6V,	_	800	1400	μΑ	6
		VDDE=BVDDE=AVDDE=5.0V±0.5V					
		VDD=VDDE=BVDDE=AVDDE=2.7V to	_	500	800		
		3.6V					

Current consumption measurement condition: VIH=VDD, VIL=0V, output pins are open, VDDE, BVDDE current is not included

*	note)

No.	OSC3	OSC1	CPU	Clock timer	Other peripheral circuits
1	On	Off	Normal operation *1	Stop	Stop
2	On	Off	HALT mode	Stop	Stop
3	On	Off	HALT2 mode	Stop	Stop
4	Off	Off	SLEEP mode	Stop	Stop
5	Off	On	SLEEP mode	Run	Stop
6	On	Off	HALT mode	Stop	A/D converter only operated, conversion clock frequency=2MHz

^{*1:} The values of current consumption while the CPU is operating were measured when a test program that consists of 55% load instructions, 23% arithmetic operation instructions, 1% mac instruction, 12% branch instructions and 9% ext instruction is being executed in the built-in RAM continuously.

A-84 EPSON S1C33T01 PRODUCT PART

8.5 A/D Converter Characteristics

1) 3.3 V/5.0 V dual power source

 $(Unless \ otherwise \ specified: \ VDDE=BVDDE=AVDDE=4.5V \ to \ 5.5V, \ VDD=2.7V \ to \ 3.6V, \ Vss=0V, \ Ta=-40 ^{\circ}C \ to \ +85 ^{\circ}C, \ Ta=-40 ^{\circ}C \ to \ +85$

ST[1:0]=11)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Resolution	_		-	10	-	bit	
Conversion time	_		5	_	625	μs	1
Zero scale error	Ezs		0	2	4	LSB	
Full scale error	Ers		-2	_	2	LSB	
Integral linearity error	EL		-3	_	3	LSB	
Differential linearity error	ED		-3	_	3	LSB	
Permissible signal source impedance	_		_	_	5	kΩ	
Analog input capacitance	_		_	_	45	pF	

^{*} note 1) Indicates the minimum value when A/D clock = 4MHz (maximum clock frequency in 5V system). Indicates the maximum value when A/D clock = 32kHz (minimum clock frequency in 5V system).

2) 3.3 V single power source

(Unless otherwise specified: VDDE=BVDDE=AVDDE=VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C, ST[1:0]=11)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Resolution	_		-	10	_	bit	
Conversion time	_		10	_	625	μs	1
Zero scale error	Ezs		0	2	4	LSB	
Full scale error	Ers		-2	_	2	LSB	
Integral linearity error	EL		-3	_	3	LSB	
Differential linearity error	ED		-3	_	3	LSB	
Permissible signal source impedance	_		_	_	5	kΩ	
Analog input capacitance	_		_	_	45	pF	

^{*} note 1) Indicates the minimum value when A/D clock = 2MHz (maximum clock frequency in 3V system). Indicates the maximum value when A/D clock = 32kHz (minimum clock frequency in 3V system).


Note: • Be sure to use as VDDE = AVDDE.

8 ELECTRICAL CHARACTERISTICS


A/D conversion error

 $\begin{array}{ll} V[000]h &= \mbox{Ideal voltage at zero-scale point (=0.5LSB)} \\ V'[000]h &= \mbox{Actual voltage at zero-scale point} \\ V[3FF]h &= \mbox{Ideal voltage at full-scale point (=1022.5LSB)} \\ V'[3FF]h &= \mbox{Actual voltage at full-scale point} \\ \end{array} \\ \begin{array}{ll} \mbox{1LSB} &= \frac{\mbox{AVDDE - Vss}}{2^{10} - 1} \\ \mbox{1LSB'} &= \frac{\mbox{V'[3FF]h - V'[000]h}}{2^{10} - 2} \\ \end{array}$


■ Zero scale error




■ Full scale error



■ Integral linearity error



■ Differential linearity error



A-86 EPSON S1C33T01 PRODUCT PART

8.6 AC Characteristics

8.6.1 Symbol Description

tcyc: Bus-clock cycle time

• In x1 mode, tcyc = 50 ns (20 MHz) when the CPU is operated with a 20-MHz clock

tcyc = 30 ns (33 MHz) when the CPU is operated with a 33-MHz clock

• In x2 mode, tcyc = 50 ns (20 MHz) when the CPU is operated with a 40-MHz clock

tcyc = 40 ns (25 MHz) when the CPU is operated with a 50-MHz clock

tcyc = 33 ns (30 MHz) when the CPU is operated with a 60-MHz clock

WC: Number of wait cycles

Up to 7 cycles can be set for the number of cycles using the BCU control register. Furthermore, it can be extended to a desired number of cycles by setting the #WAIT pin from outside of the IC.

The minimum number of read cycles with no wait (0) inserted is 1 cycle.

The minimum number of write cycles with no wait cycle (0) inserted is 2 cycles. It does not change even if 1-wait cycle is set. The write cycle is actually extended when 2 or more wait cycles are set.

When inserting wait cycles by controlling the #WAIT pin from outside of the IC, pay attention to the timing of the #WAIT signal sampling. Read cycles are terminated at the cycle in which the #WAIT signal is negated. Write cycles are terminated at the following cycle after the #WAIT signal is negated.

C1, C2, C3, Cn: Cycle number

C1 indicates the first cycle when the BCU transfers data from/to an external memory or another device. Similarly, C2 and Cn indicate the second cycle and nth cycle, respectively.

Cw: Wait cycle

Indicates that the cycle is wait cycle inserted.

8.6.2 AC Characteristics Measurement Condition

Signal detection level: Input signal High level VIH = VDDE - 0.4 V or VIH = BVDDE - 0.4V

Low level VIL = 0.4 V

Output signal High level VOH = 1/2 VDDE or VOH = 1/2 BVDDE

Low level VOL = 1/2 VDDE or VOL = 1/2 BVDDE

The following applies when OSC3 is external clock input:

Input signal High level VIH = 1/2 VDD

Low level VIL = 1/2 VDD

Input signal waveform: Rise time (10% \rightarrow 90% VDD) 5 ns

Fall time (90% \rightarrow 10% VDD) 5 ns

Output load capacitance: CL = 50 pF

8.6.3 AC Characteristic Tables

External clock input characteristics

(Note) These AC characteristics apply to input signals from outside the IC. The OSC3 input clock must be within VDD to Vss voltage range.

1) 3.3 V/5.0 V dual power source

(Unless otherwise specified: VDDE=BVDDE=5.0V±0.5V, VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
High-speed clock cycle time	tcз	30		ns	
OSC3 clock input duty	tc3ED	45	55	%	
OSC3 clock input rise time	tıF		5	ns	
OSC3 clock input fall time	tır		5	ns	
BCLK high-level output delay time	tcD1		35	ns	
BCLK low-level output delay time	tcD2		35	ns	
Minimum reset pulse width	trst	6-tcyc		ns	

2) 3.3 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
High-speed clock cycle time	tcз	30		ns	
OSC3 clock input duty	tc3ED	45	55	%	
OSC3 clock input rise time	tıf		5	ns	
OSC3 clock input fall time	tır		5	ns	
BCLK high-level output delay time	tcD1		35	ns	
BCLK low-level output delay time	tCD2		35	ns	
Minimum reset pulse width	trst	6-tcyc		ns	

3) 2.0 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.0V±0.2V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
High-speed clock cycle time	tc3	50		ns	
OSC3 clock input duty	tc3ED	45	55	%	
OSC3 clock input rise time	tıf		5	ns	
OSC3 clock input fall time	tır		5	ns	
BCLK high-level output delay time	tcD1		60	ns	
BCLK low-level output delay time	tCD2		60	ns	
Minimum reset pulse width	trst	6-tcyc		ns	

BCLK clock output characteristics

(Note) These AC characteristic values are applied only when the high-speed oscillation circuit is used.

1) 3.3 V/5.0 V dual power source

(Unless otherwise specified: VDDE=BVDDE=5.0V±0.5V, VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
BCLK clock output duty	tcbd	40	60	%	

2) 3.3 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
BCLK clock output duty	t CBD	40	60	%	

3) 2.0 V single power source

(Offices officially appearing at 1982-1984-1984-1984-1984-1984-1984-1984-1984								
Item	Symbol	Min.	Max.	Unit	*			
BCLK clock output duty	tcbd	40	60	%				

Common characteristics

1) 3.3 V/5.0 V dual power source

(Unless otherwise specified: $VDDE=BVDDE=5.0V\pm0.5V$, VDD=2.7V to 3.6V, VSS=0V, Ta=-40°C to +85°C)

(**************************************						
Item	Symbol	Min.	Max.	Unit	*	
Address delay time	tad	-	8	ns		
#CEx delay time (1)	tce1	-	8	ns		
#CEx delay time (2)	tce2	-	8	ns		
Wait setup time	twrs	15	-	ns		
Wait hold time	twтн	0	_	ns		
Read signal delay time (1)	trdd1		8	ns		
Read data setup time	trds	12		ns		
Read data hold time	trdh	0		ns		
Write signal delay time (1)	twrd1		8	ns		
Write data delay time (1)	twdd1		10	ns		
Write data delay time (2)	twdd2	0	10	ns		
Write data hold time	twdh	0		ns		

2) 3.3 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
Address delay time	tad	-	10	ns	
#CEx delay time (1)	t _{CE1}	-	10	ns	
#CEx delay time (2)	tCE2	-	10	ns	
Wait setup time	twrs	15	_	ns	
Wait hold time	twтн	0	-	ns	
Read signal delay time (1)	trdd1		10	ns	
Read data setup time	trds	15		ns	
Read data hold time	trdh	0		ns	
Write signal delay time (1)	twrd1		10	ns	
Write data delay time (1)	twdd1		10	ns	
Write data delay time (2)	twdd2	0	10	ns	
Write data hold time	twdн	0		ns	

3) 2.0 V single power source

		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				
Item	Symbol	Min.	Max.	Unit	*	
Address delay time	tad	-	20	ns		
#CEx delay time (1)	t _{CE1}	-	20	ns		
#CEx delay time (2)	tCE2	-	20	ns		
Wait setup time	twrs	40	-	ns		
Wait hold time	twтн	0	_	ns		
Read signal delay time (1)	trdd1		20	ns		
Read data setup time	trds	40		ns		
Read data hold time	trdh	0		ns		
Write signal delay time (1)	twrd1		20	ns		
Write data delay time (1)	twpp1		20	ns		
Write data delay time (2)	twdd2	0	20	ns		
Write data hold time	twрн	0		ns		

SRAM read cycle

1) 3.3 V/5.0 V dual power source

(Unless otherwise specified: VDDE=BVDDE=5.0V±0.5V, VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

(0								
Item	Symbol	Min.	Max.	Unit	*			
Read signal delay time (2)	trdd2		8	ns				
Read signal pulse width	trdw	tcyc(0.5+WC)-8		ns				
Read address access time (1)	tACC1		tcyc(1+WC)-20	ns				
Chip enable access time (1)	tCEAC1		tcyc(1+WC)-20	ns				
Read signal access time (1)	trdac1		tcyc(0.5+WC)-20	ns				

2) 3.3 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
Read signal delay time (2)	tRDD2		10	ns	
Read signal pulse width	trdw	tcyc(0.5+WC)-10		ns	
Read address access time (1)	tACC1		tcyc(1+WC)-25	ns	
Chip enable access time (1)	tCEAC1		tcyc(1+WC)-25	ns	
Read signal access time (1)	tRDAC1		tcyc(0.5+WC)-25	ns	

3) 2.0 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.0V±0.2V, Vss=0V, Ta=-40°C to +85°C)

(eee existince opening it is 2 2 1882 188 2 10 120 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1								
Item	Symbol	Min.	Max.	Unit	*			
Read signal delay time (2)	tRDD2		10	ns				
Read signal pulse width	trdw	tcyc(0.5+WC)-10		ns				
Read address access time (1)	tACC1		tcyc(1+WC)-60	ns				
Chip enable access time (1)	tCEAC1		tcyc(1+WC)-60	ns				
Read signal access time (1)	tRDAC1		tcyc(0.5+WC)-60	ns				

SRAM write cycle

1) 3.3 V/5.0 V dual power source

(Unless otherwise specified: VDDE=BVDDE=5.0V±0.5V, VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

(Gillion of the rest of the re									
Item	Symbol	Min.	Max.	Unit	*				
Write signal delay time (2)	twrd2		8	ns					
Write signal pulse width	twrw	tcyc(1+WC)-10		ns					

2) 3.3 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
Write signal delay time (2)	twrD2		10	ns	
Write signal pulse width	twrw	tcyc(1+WC)-10		ns	

3) 2.0 V single power source

Item	Symbol	Min.	Max.	Unit	*
Write signal delay time (2)	twRD2		20	ns	
Write signal pulse width	twrw	tcyc(1+WC)-20	·	ns	

DRAM access cycle common characteristics

1) 3.3 V/5.0 V dual power source

(Unless otherwise specified: VDDE=BVDDE=5.0V±0.5V, VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
#RAS signal delay time (1)	trasd1		10	ns	
#RAS signal delay time (2)	tRASD2		10	ns	
#RAS signal pulse width	trasw	tcyc(2+WC)-10		ns	
#CAS signal delay time (1)	tcasd1		10	ns	
#CAS signal delay time (2)	tCASD2		10	ns	
#CAS signal pulse width	tcasw	tcyc(0.5+WC)-5		ns	
Read signal delay time (3)	trdd3		10	ns	
Read signal pulse width (2)	trdw2	tcyc(2+WC)-10		ns	
Write signal delay time (3)	twrd3		10	ns	
Write signal pulse width (2)	twrw2	tcyc(2+WC)-10		ns	

2) 3.3 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
#RAS signal delay time (1)	trasd1		10	ns	
#RAS signal delay time (2)	trasd2		10	ns	
#RAS signal pulse width	trasw	tcyc(2+WC)-10		ns	
#CAS signal delay time (1)	tCASD1		10	ns	
#CAS signal delay time (2)	tCASD2		10	ns	
#CAS signal pulse width	tcasw	tcyc(0.5+WC)-10		ns	
Read signal delay time (3)	trdd3		10	ns	
Read signal pulse width (2)	trdw2	tcyc(2+WC)-10		ns	
Write signal delay time (3)	twrd3		10	ns	
Write signal pulse width (2)	twrw2	tcyc(2+WC)-10		ns	

3) 2.0 V single power source

Item	Symbol	Min.	Max.	Unit	*
#RAS signal delay time (1)	trasd1		20	ns	
#RAS signal delay time (2)	trasd2		20	ns	
#RAS signal pulse width	trasw	tcyc(2+WC)-20		ns	
#CAS signal delay time (1)	tCASD1		20	ns	
#CAS signal delay time (2)	tCASD2		20	ns	
#CAS signal pulse width	tcasw	tcyc(0.5+WC)-20		ns	
Read signal delay time (3)	tRDD3		20	ns	
Read signal pulse width (2)	tRDW2	tcyc(2+WC)-20		ns	
Write signal delay time (3)	twrd3		20	ns	
Write signal pulse width (2)	twrw2	tcyc(2+WC)-20		ns	

DRAM random access cycle and DRAM fast-page cycle

1) 3.3 V/5.0 V dual power source

(Unless otherwise specified: VDDE=BVDDE=5.0V±0.5V, VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
Column address access time	taccf		tcyc(1+WC)-25	ns	
#RAS access time	tracf		tcyc(1.5+WC)-25	ns	
#CAS access time	t CACF		tcyc(0.5+WC)-25	ns	

2) 3.3 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
Column address access time	taccf		tcyc(1+WC)-25	ns	
#RAS access time	tracf		tcyc(1.5+WC)-25	ns	
#CAS access time	tcacf		tcyc(0.5+WC)-25	ns	

3) 2.0 V single power source

(Unless otherwise specified: VDDE=VDD=2.0V±0.2V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
Column address access time	taccf		tcyc(1+WC)-60	ns	
#RAS access time	tracf		tcyc(1.5+WC)-60	ns	
#CAS access time	tcacf		tcyc(0.5+WC)-60	ns	

EDO DRAM random access cycle and EDO DRAM page cycle

1) 3.3 V/5.0 V dual power source

(Unless otherwise specified: VDDE=BVDDE=5.0V±0.5V, VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
Column address access time	tacce		tcyc(1.5+WC)-25	ns	
#RAS access time	trace		tcyc(2+WC)-25	ns	
#CAS access time	tcace		tcyc(1+WC)-15	ns	
Read data setup time	trds2	20		ns	

2) 3.3 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

(Cinico cinci inico opocinica: 1552-51552-1755-2:11 1 to 0:01; 100-01; 10-10-0 to 100-0]							
Item	Symbol	Min.	Max.	Unit	*		
Column address access time	tacce		tcyc(1.5+WC)-25	ns			
#RAS access time	trace		tcyc(2+WC)-25	ns			
#CAS access time	tCACE		tcyc(1+WC)-20	ns			
Read data setup time	tRDS2	20		ns			

3) 2.0 V single power source

(Unless oth	erwise specified.	VDDE= D V DDE= V DD=2. U V	'±0.27, VSS=07, Ta=-40'	J 10 +o	5°C,
Item	Symbol	Min.	Max.	Unit	*
Column address access time	tacce		tcyc(1.5+WC)-60	ns	
#RAS access time	trace		tcyc(2+WC)-60	ns	
#CAS access time	tcace		tcyc(1+WC)-60	ns	
Read data setup time	trds2	20		ns	

Burst ROM read cycle

1) 3.3 V/5.0 V dual power source

(Unless otherwise specified: VDDE=BVDDE=5.0V±0.5V, VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

(O.11000 O.1101 1100 Opt O.1101 1101 1101 1101 1101 1101 1101 11							
Item	Symbol	Min.	Max.	Unit	*		
Read address access time (2)	tACC2		tcyc(1+WC)-20	ns			
Chip enable access time (2)	tCEAC2		tcyc(1+WC)-20	ns			
Read signal access time (2)	tRDAC2		tcyc(0.5+WC)-20	ns			
Burst address access time	taccb		tcyc(1+WC)-20	ns			

2) 3.3 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

(0					
Item	Symbol	Min.	Max.	Unit	*
Read address access time (2)	tACC2		tcyc(1+WC)-25	ns	
Chip enable access time (2)	tCEAC2		tcyc(1+WC)-25	ns	
Read signal access time (2)	tRDAC2		tcyc(0.5+WC)-25	ns	
Burst address access time	taccb		tcyc(1+WC)-25	ns	

3) 2.0 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.0V±0.2V, Vss=0V, Ta=-40°C to +85°C)

,					_
Item	Symbol	Min.	Max.	Unit	*
Read address access time (2)	tACC2		tcyc(1+WC)-60	ns	
Chip enable access time (2)	tCEAC2		tcyc(1+WC)-60	ns	
Read signal access time (2)	tRDAC2		tcyc(0.5+WC)-60	ns	
Burst address access time	taccb		tcyc(1+WC)-60	ns	

External bus master and NMI

1) 3.3 V/5.0 V dual power source

(Unless otherwise specified: VDDE=BVDDE=5.0V±0.5V, VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
#BUSREQ signal setup time		15		ns	
#BUSREQ signal hold time	t BRQH	0		ns	
#BUSACK signal output delay time	t BAKD		10	ns	
High-impedance → output delay time	tz2E		10	ns	
Output → high-impedance delay time	t _{B2Z}		10	ns	
#NMI pulse width	tnmiw	30		ns	

2) 3.3 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item	Symbol	Min.	Max.	Unit	*
#BUSREQ signal setup time	t BRQS	15		ns	
#BUSREQ signal hold time	t BRQH	0		ns	
#BUSACK signal output delay time	t BAKD		10	ns	
High-impedance → output delay time	tz2E		10	ns	
Output → high-impedance delay time	t _{B2Z}		10	ns	
#NMI pulse width	tnmiw	30		ns	

3) 2.0 V single power source

Item	Symbol	Min.	Max.	Unit	*
#BUSREQ signal setup time		40		ns	
#BUSREQ signal hold time	t BRQH	0		ns	
#BUSACK signal output delay time	t BAKD		20	ns	
High-impedance → output delay time	tz2E		20	ns	
Output → high-impedance delay time	t _{B2Z}		20	ns	
#NMI pulse width	tnmiw	90		ns	

Input, Output and I/O port

1) 3.3 V/5.0 V dual power source

(Unless otherwise specified: VDDE=BVDDE=5.0V±0.5V, VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

Item		Symbol	Min.	Max.	Unit	*
Input data setup time		tinps	20		ns	
Input data hold tin	ne	tinph	10		ns	
Output data delay time		toutd		20	ns	
K-port interrupt	SLEEP, HALT2 mode	tkinw	30		ns	
input pulse width	Others		2×tcyc		ns	

2) 3.3 V single power source

(Unless otherwise specified: VDDE=BVDDE=VDD=2.7V to 3.6V, Vss=0V, Ta=-40°C to +85°C)

(0						
Item		Symbol	Min.	Max.	Unit	*
Input data setup time		tinps	20		ns	
Input data hold tin	ne	tinph	10		ns	
Output data delay time		toutd		20	ns	
K-port interrupt	SLEEP, HALT2 mode	tkinw	30		ns	
input pulse width	Others		2×tcyc		ns	


3) 2.0 V single power source

(Offices office wise specified			. VDDL-D V DDL-VDD-2.0 V	±0.2 v, v33=0 v, ra= +0 C	7 10 10	9 0
	Item	Symbol	Min.	Max.	Unit	*
Input data setup t	ime	tinps	40		ns	
Input data hold tin	ne	tinph	20		ns	
Output data delay	time	toutd		30	ns	
K-port interrupt	SLEEP, HALT2 mode	tkinw	90		ns	
input pulse width	Others		2×tcyc		ns	


8.6.4 AC Characteristic Timing Charts

Clock


(1) When an external clock is input (in x1 speed mode):



(2) When the high-speed oscillation circuit is used for the operating clock:




SRAM read cycle (basic cycle: 1 cycle)




*1 tRDH is measured with respect to the first signal change (negation) from among the #RD, #CEx and A[23:0] signals.

SRAM read cycle (when a wait cycle is inserted)




- *1 tRDH is measured with respect to the first signal change (negation) from among the #RD, #CEx and A[23:0] signals.
- *2 This figure is the timing chart for the case where 0 wait states are set. (For example, if 1 wait state is set, WAIT pin sampling will not be performed at C1.)


SRAM write cycle (basic cycle: 2 cycles)



SRAM write cycle (when wait cycles are inserted)




DRAM random access cycle (basic cycle)




^{*1} tRDH is measured with respect to the first signal change (negation) of either the #RD or the A[23:0] signals.

DRAM fast-page access cycle




*1 trdH is measured with respect to the first signal change (negation) of either the #RD or the A[23:0] signals.

EDO DRAM random access cycle (basic cycle)



*1 TRDH is measured with respect to the first signal change (negation) of either the #RD or the #RASx signals.


EDO DRAM page access cycle




8 ELECTRICAL CHARACTERISTICS

*1 tRDH is measured with respect to the first signal change from among the #RD (negation), #RASx (negation) and #CAS (rise) signals.


DRAM CAS-before-RAS refresh cycle



DRAM self-refresh cycle




Burst ROM read cycle




*1 tRDH is measured with respect to the first signal change (negation) from among the #RD, #CEx and A[23:0] signals.

#BUSREQ, #BUSACK and #NMI timing



*1 eBUS_OUT indicates the following pins: A[23:0], #RD, #WRL, #WRH, #HCAS, #LCAS, #CE[17:4], D[15:0]

Input, output and I/O port timing



8.7 Oscillation Characteristics

Oscillation characteristics change depending on conditions (board pattern, components used, etc.). Use the following characteristics as reference values. In particular, when a ceramic or crystal oscillator is used, use the oscillator manufacturer recommended values for constants such as capacitance and resistance.

OSC1 crystal oscillation

(Unless otherwise specified: crystal=Q11C02RX^{#1}, Rf1=20MΩ, Cg1=CD1=15pF^{#2})

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Operating temperature	Та	VDD=2.7V to 3.6V	-40		85	°C	
		VDD=1.9V to 2.2V	-40		85	°C	
		VDD=1.8V to 2.2V	0		70	°C	

^{#1} Q11C02RX: Crystal resonator made by Seiko Epson

(Unless otherwise specified: VDD=3.3V, Vss=0V, crystal=Q11C02RX^{#1} 32.768kHz,

Rf1=20M Ω , Cg1=CD1=15pF#2, Ta=25°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Oscillation start time	tsta1				3	S	
External gate/drain capacitance	CG1, CD1	CG1=CD1,	5		25	pF	
		including board capacitance					
Frequency/IC deviation	$\Delta f/\Delta IC$		-10		10	ppm	
Frequency/power voltage deviation	$\Delta f/\Delta V$		-10		10	ppm/V	
Frequency adjustment range	Δf/ΔCg	C _G =5 to 25pF	50			ppm	

^{#1} Q11C02RX: Crystal resonator made by Seiko Epson

(Unless otherwise specified: VDD=2.0V, Vss=0V, crystal=Q11C02RX#1,

Rf1=20M Ω , CG1=CD1=15pF#2, Ta=25°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Oscillation start time	tsta1				20	S	
External gate/drain capacitance		CG1=CD1, including board capacitance	5		25	pF	
Frequency/IC deviation	Δf/ΔΙC		-10		10	ppm	
Frequency/power voltage deviation	Δf/ΔV		-10		10	ppm/V	
Frequency adjustment range	Δf/ΔCg	C _G =5 to 25pF	50			ppm	

^{#1} Q11C02RX: Crystal resonator made by Seiko Epson

OSC3 crystal oscillation

Note: A "crystal resonator that uses a fundamental" should be used for the OSC3 crystal oscillation circuit.

(Unless otherwise specified: VDD=3.3V, Vss=0V, crystal=Q22MA306#1,

Rf2=1M Ω , CG1=CD1=15pF#2, Ta=25°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Oscillation start time	tsta3	VDD=3.3V			10	ms	
		VDD=2.0V			25	ms	

^{#1} Q22MA306: Crystal resonator made by Seiko Epson

^{#2 &}quot;CG1=CD1=15pF" includes board capacitance.

^{#2 &}quot;CG1=CD1=15pF" includes board capacitance.

^{#2 &}quot;CG1=CD1=15pF" includes board capacitance.

^{#2 &}quot;CG1=CD1=15pF" includes board capacitance.

OSC3 ceramic oscillation

(Unless otherwise specified: Vss=0V, Ta=25°C)

		(81118)		00000		•,	
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Oscillation start time tsta3		10MHz ceramic oscillator			10	ms	1
		16MHz ceramic oscillator			10	ms	2
		20MHz ceramic oscillator			10	ms	3
		25MHz ceramic oscillator			5	ms	4
		33MHz ceramic oscillator			5	ms	5

* note)

ote)	No.			nended co		Power voltage	Remarks
		oscillator	C _{G2} (pF)	C _{D2} (pF)	Rf2 (M Ω)	range (V)	(Manufacturer)
	1	CST10.0MTW	30	30	1	1.8 to 2.2	(Murata Mfg. corporation) *1
	2	CST16.00MXW0C1	5	5 5		1.8 to 2.2	(Murata Mfg. corporation)
	3	CST20.00MXW0H1	5	5	1	1.8 to 2.2	(Murata Mfg. corporation)
	4	CST25.00MXW0H1	5	5	1	2.7 to 3.6	(Murata Mfg. corporation)
	5	CST33.00MXZ040	Open	Open	1	2.7 to 3.6	(Murata Mfg. corporation)

^{*1} This oscillator has a tendency to rise to the frequency of 0.3%.

8.8 PLL Characteristics

Setting the PLLS0 and PLLS1 pins (recommended operating condition)

VDD=2.7V to 3.6V

PLLS1	PLLS0 Mode Fin (OSC:		Fin (OSC3 clock)	Fout
1	1	x2	10 to 25MHz	20 to 50MHz
0	1	x4	10 to 12.5MHz	40 to 50MHz
0	0	PLL not used	_	_

VDD=2.0V±0.2V

PLLS1	PLLS0	Mode	Fin (OSC3 clock)	Fout
1	1	x2	10MHz	20MHz
0	0	PLL not used	_	-

PLL characteristics

(Unless otherwise specified: VDD=2.7V to 3.6V, Vss=0V, crystal oscillator=Q3204DC $^{\sharp 1},$

R₁=4.7k Ω , C₁=100pF, C₂=5pF, Ta=-40 to +85°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Jitter (peak jitter)	t _{pj}		-1		1	ns	
Lockup time	t _{pll}				1	ms	

^{#1} Q3204DC: Crystal oscillator made by Seiko Epson

(Unless otherwise specified: VDD=2.0V±0.2V, Vss=0V, crystal oscillator=Q3204DC#1,

R₁=4.7k Ω , C₁=100pF, C₂=5pF, Ta=-40 to +85°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Jitter (peak jitter)	t _{pj}		-2		2	ns	
Lockup time	t _{pll}				2	ms	


^{#1} Q3204DC: Crystal oscillator made by Seiko Epson

9 Package

9.1 Plastic Package

QFP18-176pin

(Unit: mm)



Limit of power consumption

The chip temperature of an LSI rises according to power consumption. The chip temperature can be calculated from environment temperature (Ta), thermal resistance (θ) and power consumption (PD).

Chip temperature $(Tj) = Ta + (PD \times \theta) (^{\circ}C)$

As a guide, normally keep the chip temperature (Tj) lower than 85°C.


The thermal resistance of the QFP5-128pin package is as follows:

Thermal resistance (${}^{\circ}C/W$) = 105 to 115 (75 to 85 for Cu lead frame)

This thermal resistance is a value under the condition that the measured device is hanging in the air and has no air-cooling. Thermal resistance greatly varies according to the mounting condition on the board and air-cooling condition.

10 Pad Layout

10.1 Pad Layout Diagram



10.2 Pad Coordinate

(Unit: µm)

			Unit: µm				
No.	Pad name	Х	Y	No.	Pad name	Х	Y
1	#X2SPD	-2,373	-2,288	51	K64/AD4	1,890	-2,288
2	N.C	-2,247	-2,288	52	K63/AD3	1,974	-2,288
3	EA10MD1	-2,142	-2,288	53	K62/AD2	2,058	-2,288
4	N.C	-2,058	-2,288	54	K61/AD1	2,142	-2,288
5	EA10MD0	-1,974	-2,288	55	K60/AD0	2,247	-2,288
6	N.C	-1,890	-2,288	56	AVDDE	2,373	-2,288
7	EA3MD	-1,806	-2,288	57	P35/#BUSACK	2,855	-1,806
8	N.C	-1,722	-2,288	58	P34/#BUSREQ/#CE6	2,855	-1,722
9	P47/#SRDY3	-1,638	-2,288	59	P31/#BUSGET/#GARD	2,855	-1,638
10	N.C	-1,554	-2,288	60	P30/#WAIT/#CE4&5	2,855	-1,554
11	P46/#SCLK3	-1,470	-2,288	61	P21/#DWE/#GAAS	2,855	-1,470
12	N.C	-1,386	-2,288	62	P20/#DRD	2,855	-1,386
13	P45/SOUT3	-1,302	-2,288	63	#CE9/#CE17	2,855	-1,302
14	P44/SIN3	-1,218	-2,288	64	#CE8/#RAS1/#CE14/#RAS3	2,855	-1,218
15	Vss	-1,134	-2,288	65	Vss	2,855	-1,134
	P43/#SRDY2	-1,050	-2,288	66	#CE7/#RAS0/#CE13/#RAS2	2,855	-1,050
17	P42/#SCLK2	-966	-2,288	67	#CE6	2,855	-966
18	P41/SOUT2	-882	-2,288	68	#CE5/#CE15	2,855	-882
19	P40/SIN2	-798	-2,288	69	#CE4/#CE11	2,855	-798
20	P07/#SRDY1/#DMAEND3	-714	-2,288	70	BVDDE	2,855	-714
21	P06/#SCLK1/#DMAACK3	-630	-2,288	71	#CE3	2,855	-630
	P05/SOUT1/#DMAEND2	-546	-2,288	72	#CE10IN	2,855	-546
23	P04/SIN1/#DMAACK2	-462	-2,288	73	#CE10EX	2,855	-462
		-378			BCLK	2,855	-378
24	VDDE		-2,288	74			
25	P03/#SRDY0	-294	-2,288	75	Vss	2,855	-294
	P02/#SCLK0	-210	-2,288	76	#HCAS	2,855	-210
27	P01/SOUT0	-126	-2,288	77	#LCAS	2,855	-126
	P00/SIN0	-42	-2,288	78	#WRH/#BSH	2,855	-42
29	P33/#DMAACK1	42	-2,288	79	#WRL/#WR/#WE	2,855	42
30	P32/#DMAACK0	126	-2,288	80	VDD	2,855	126
31	Vss	210	-2,288	81	#EMEMRD	2,855	210
32	K54/#DMAREQ3	294	-2,288	82	#RD	2,855	294
33	K53/#DMAREQ2	378	-2,288	83	A0/#BSL	2,855	378
34	K52/#ADTRG	462	-2,288	84	A1	2,855	462
35	K51/#DMAREQ1	546	-2,288	85	Vss	2,855	546
36	K50/#DMAREQ0	630	-2,288	86	A2	2,855	630
37	VDD	714	-2,288	87	A3	2,855	714
38	N.C	798	-2,288	88	A4	2,855	798
39	OSC2	882	-2,288	89	A5	2,855	882
40	N.C	966	-2,288	90	BVDDE	2,855	966
41	OSC1	1,050	-2,288	91	A6	2,855	1,050
42	N.C	1,134	-2,288	92	A7	2,855	1,134
43	Vss	1,218	-2,288	93	A8	2,855	1,218
44	N.C	1,302	-2,288	94	A9	2,855	1,302
45	ICEMD	1,386	-2,288	95	A10	2,855	1,386
46	N.C	1,470	-2,288	96	A11	2,855	1,470
47	K67/AD7	1,554	-2,288	97	A12	2,855	1,554
	•	1,638	•			2,855	1,638
							1,722
							1,806
		1,554					2,855

No.	Pad name	х	Y	No.	Pad name	х	Υ
101	A16	2,373	2,288	151	N.C	-1,890	2,288
102	N.C	2,247	2,288	152	P74	-1,974	2,288
103	A17	2,142	2,288	153	N.C	-2,058	2,288
104	N.C	2,058	2,288	154	P73/SDA1	-2,142	2,288
105	A18	1,974	2,288	155	N.C	-2,247	2,288
106	N.C	1,890	2,288	156	P72/SCL1	-2,373	2,288
107	A19	1,806	2,288	157	P71/SDA0	-2,855	1,806
108	N.C	1,722	2,288	158	P70/SCL0	-2,855	1,722
109	A20	1,638	2,288	159	#NMI	-2,855	1,638
110		1,554	2,288	160	PLLS1	-2,855	1,154
111	A21	1,470	2,288	161	PLLS0	-2,855	1,470
112		1,386	2,288		#RESET	-2,855	1,386
113		1,302	2,288		PLLC	-2,855	1,302
114		1,218	2,288	164	Vss	-2,855	1,218
	BVDDE	1,134	2,288		P67	-2,855	1,134
116		1,050	2,288	166	P66	-2,855	1,050
117		966	2,288	167	P65	-2,855	966
118		882	2,288	168	P64	-2,855	882
119	•	798	2,288	169	P63	-2,855	798
120		714	2,288	170	P62	-2,855	714
121		630	2,288	171	VDDE	-2,855	630
122		546	2,288	172	P61	-2,855	546
123		462	2,288	173	P60	-2,855	462
124		378	2,288		P57	-2,855	378
125	•	294	2,288	175	P56	-2,855	294
126		210	2,288		P55	-2,855	210
127		126	2,288	177	P54	-2,855	126
128		42	2,288	178	Vss	-2,855	42
129		-42	2,288	179	OSC4	-2,855	-42
130		-126	2,288	180	OSC3	-2,855	-126
	D2	-210	2,288	181	VDD	-2,855	-210
132		-294	2,288		P53	-2,855	-294
133		-378	2,288		P52	-2,855	-378
	BVDDE	-462	2,288		P51/T8UF5	-2,855	-462
	P87/TM9	-546	2,288		P50/T8UF4	-2,855	-546
	P86/TM8	-630	2,288		P16/EXCL5/#DMAEND1	-2,855	-630
	P85/TM7	-714	2,288	187	P15/EXCL4/#DMAEND0	-2,855	-714
	VDDE	-798	2,288	188	Vss	-2,855	-798
	P84/TM6	-882	2,288		P14/FOSC1/DCLK	-2,855	-882
_	P83/EXCL9	-966	2,288		P13/EXCL3/T8UF3/DPCO	-2,855	-966
	P82/EXCL8	-1,050	2,288		P12/EXCL2/T8UF2/DST2	-2,855	-1,050
142		-1,134	2,288		P11/EXCL1/T8UF1/DST1	-2,855	-1,134
	P81/EXCL7	-1,218	2,288		P10/EXCL0/T8UF0/DST0	-2,855	-1,218
	P80/EXCL6	-1,302	2,288		DSIO	-2,855	-1,302
145		-1,386	2,288		P27/TM5	-2,855	-1,386
146		-1,470	2,288		P26/TM4	-2,855	-1,470
147		-1,554	2,288		P25/TM3	-2,855	-1,554
148		-1,638	2,288		P24/TM2	-2,855	-1,638
149		-1,722	2,288	199	P23/TM1	-2,855	-1,722
150		-1,806	2,288		P22/TM0	-2,855	-1,806
130	1 10	-1,000	2,200	200	1 22/ 1 IVIU	-2,000	1,000

Note: The S1C33T01 is constructed with 0.35 μ m process technology. Since the pad pitch is too small, it is impossible to use all pads when mounting the chip (die form) on the board. When mounting the chip, use the pads other than "N.C."

Appendix A < Reference > External Device Interface Timings

This section shows setup examples for setting timing conditions of the external system interface as a reference material used when configuring a system with external devices.

Pay attention to the following precautions when using this material.

- The described AC characteristic values of external devices are standard values. They may differ from those of the devices actually used, so the actual setup values (number of cycles) should be determined by referring the manual or specification of the device to be used.
- It is necessary to set the timing values allowing ample margin according to the load capacitance of the bus and signal lines, number of devices to be connected, operating temperature range, I/O levels and other conditions. The number of cycles described in this section is an example and the conditions are not considered.
- The values described in "Time" column of the tables are simply calculated by multiplying the number of cycles by the cycle time. Conditions such as the output delay time of the device, delay due to wiring and load capacitance, and input setup time are not considered.
- The described contents are reference data and cannot be guaranteed to work.


A.1 DRAM (70ns)

DRAM interface setup examples - 70ns


Operating frequency	RAS precharge cycle	RAS cycle	CAS cycle	Refresh RAS pulse width	Refresh RPC delay
20MHz	2	1	2	2	1
25MHz	2	1	2	2	1
33MHz	2	2	3	3	1

DRAM interface		Unit: ns		331	ИHz	251	ИHz	201	ИHz
Parameter	Symbol	Min.	Max.	Cycle	Time	Cycle	Time	Cycle	Time
<common parameters=""></common>									
Random read/random write cycle time	trc	130	_	7	210	5	200	5	250
#RAS precharge time	trp	50	-	2	60	2	80	2	100
#RAS pulse width	tras	70	10000	5	150	3	120	3	150
#CAS pulse width	tcas	20	10000	2.5	75	1.5	60	1.5	75
Row address setup time	tasr	0	_	0.5	15	0.5	20	0.5	25
Row address hold time	trah	10	_	1.5	45	0.5	20	0.5	25
Column address setup time	tasc	0	_	0.5	15	0.5	20	0.5	25
#RAS→#CAS delay time	trcd	20	_	2.0	60	1.0	40	1.0	50
#RAS→column address delay time	trad	15	_	1.5	45	0.5	20	0.5	25
<read-cycle parameters=""></read-cycle>									
#RAS access time	trac	_	70	4.5	135	2.5	100	2.5	125
#CAS access time	tcac	_	20	2.5	75	1.5	60	1.5	75
Address access time	taa	_	35	3.0	90	2.0	80	2.0	100
#OE access time	toac	_	20	4.5	135	2.5	100	2.5	125
Output buffer turn-off time	toff	0	20	2	60	2	80	2	100
<write-cycle parameters=""></write-cycle>									
Data input hold time	tон	15	_	2.5	75	1.5	60	1.5	75
<fast-page mode=""></fast-page>									
Fast-page mode cycle time	tpc	45	_	3.0	90	2.0	80	2.0	100
Fast-page mode #CAS precharge time	tcp	10	_	0.5	15	0.5	20	0.5	25
Access time after #CAS precharge	tACP	_	40	3.0	90	2.0	80	2.0	100
<refresh cycle=""></refresh>									
#CAS setup time	tcsr	10	_	1.0	30	1.0	40	1.0	50
#CAS hold time	tchr	10	_	2.5	75	1.5	60	1.5	75
#RAS precharge→#CAS hold time	t PPC	10	_	1.0	30	1.0	40	1.0	50
#RAS pulse width (only in refresh cycle)	tras	70	10000	3.0	90	2.0	80	2.0	100


DRAM: 70ns, CPU: 33MHz, random read/write cycle




DRAM: 70ns, CPU: 33MHz, page-mode read/write cycle




DRAM: 70ns, CPU: 33MHz, CAS-before-RAS refresh cycle




DRAM: 70ns, CPU: 25/20MHz, random read/write cycle



DRAM: 70ns, CPU: 25/20MHz, page-mode read/write cycle



DRAM: 70ns, CPU: 25/20MHz, CAS-before-RAS refresh cycle




A.2 DRAM (60ns)

DRAM interface setup examples - 60ns


Operating frequency	RAS precharge cycle	RAS cycle	CAS cycle	Refresh RAS pulse width	Refresh RPC delay
20MHz	1	1	2	2	1
25MHz	2	1	2	2	1
33MHz	2	2	2	3	1

DRAM interface		Unit: ns		331	ИHz	25	ИHz	201	MHz
Parameter	Symbol	Min.	Max.	Cycle	Time	Cycle	Time	Cycle	Time
<common parameters=""></common>									
Random read/random write cycle time	trc	110	_	6	180	5	200	4	200
#RAS precharge time	trp	40	_	2	60	2	80	1	50
#RAS pulse width	tras	60	10000	4	120	3	120	3	150
#CAS pulse width	tcas	15	10000	1.5	45	1.5	60	1.5	75
Row address setup time	tasr	0	_	0.5	15	0.5	20	0.5	25
Row address hold time	trah	10	_	1.5	45	0.5	20	0.5	25
Column address setup time	tasc	0	_	0.5	15	0.5	20	0.5	25
#RAS→#CAS delay time	trcd	20	_	2.0	60	1.0	40	1.0	50
#RAS→column address delay time	trad	15	_	1.5	45	0.5	20	0.5	25
<read-cycle parameters=""></read-cycle>									
#RAS access time	trac	-	60	3.5	105	2.5	100	2.5	125
#CAS access time	tcac	_	15	1.5	45	1.5	60	1.5	75
Address access time	taa	-	30	2.0	60	2.0	80	2.0	100
#OE access time	toac	-	15	3.5	105	2.5	100	2.5	125
Output buffer turn-off time	toff	0	15	2	60	2	80	1	50
<write-cycle parameters=""></write-cycle>									
Data input hold time	tон	10	_	1.5	45	1.5	60	1.5	75
<fast-page mode=""></fast-page>									
Fast-page mode cycle time	tpc	40	_	2.0	60	2.0	80	2.0	100
Fast-page mode #CAS precharge time	tcp	10	_	0.5	15	0.5	20	0.5	25
Access time after #CAS precharge	tACP	_	35	2.0	60	2.0	80	2.0	100
<refresh cycle=""></refresh>									
#CAS setup time	tcsr	10	_	1.0	30	1.0	40	1.0	50
#CAS hold time	tchr	10	_	2.5	75	1.5	60	1.5	75
#RAS precharge→#CAS hold time	t PPC	10	_	1.0	30	1.0	40	1.0	50
#RAS pulse width (only in refresh cycle)	tras	60	10000	3.0	90	2.0	80	2.0	100


DRAM: 60ns, CPU: 33MHz, random read/write cycle



DRAM: 60ns, CPU: 33MHz, page-mode read/write cycle




DRAM: 60ns, CPU: 33MHz, CAS-before-RAS refresh cycle




A-114 EPSON S1C33T01 PRODUCT PART


DRAM: 60ns, CPU: 25MHz, random read/write cycle




DRAM: 60ns, CPU: 25MHz, page-mode read/write cycle




DRAM: 60ns, CPU: 25MHz, CAS-before-RAS refresh cycle




DRAM: 60ns, CPU: 20MHz, random read/write cycle



DRAM: 60ns, CPU: 20MHz, page-mode read/write cycle



DRAM: 60ns, CPU: 20MHz, CAS-before-RAS refresh cycle




A.3 ROM and Burst ROM


Burst ROM and mask ROM interface setup examples

Operating	Normal r	ead cycle	Burst re	ad cycle	Output disable
frequency	Wait cycle	Read cycle	Wait cycle	Read cycle	delay cycle
20MHz	2	3	1	2	1.5
25MHz	3	4	1	2	1.5
33MHz	4	5	2	3	1.5


Burst ROM and mask ROM interface timing

Burst ROM and mask ROM interface				33MHz		25MHz		20MHz	
Parameter	Symbol	Min.	Max.	Cycle	Time	Cycle	Time	Cycle	Time
Access time	tacc	-	100	5	150	4	160	3	150
#CE output delay time	tce	_	100	5	150	4	160	3	150
#OE output delay time	toe	_	50	4.5	135	3.5	140	2.5	125
Burst access time	t BAC	_	50	3	90	2	80	2	100
Output disable delay time	tor	0	40	1.5	45	1.5	60	1.5	75





ROM: 100ns, CPU: 33MHz, burst read



ROM: 100ns, CPU: 25MHz, normal read BCLK A[23:0] #CE9. 10 #RD D[15:0] — RD data ROM: 100ns, CPU: 25MHz, burst read BCLK Normal read cycle Burst read cycle A[23:0] #CE9, 10 #RD RD data RD data RD data RD data D[15:0] -ROM: 100ns, CPU: 20MHz, normal read BCLK A[23:0] #CE9, 10 -#RD -RD data ROM: 100ns, CPU: 20MHz, burst read BCLK Normal read cycle Burst read cycle A[23:0] #CE9, 10 #RD RD data RD data RD data RD data D[15:0] -

A.4 SRAM (55ns)


SRAM interface setup examples - 55ns

Operating	Read	d cycle	Write cycle	Output disable	
frequency	Wait cycle	Read cycle		delay time	
20MHz	1	2	2	1.5	
25MHz	2	3	3	1.5	
33MHz	2	3	3	1.5	


SRAM interface timing - 55ns

SRAM interface				331	ИHz	251	ИHz	201	ИHz
Parameter	Symbol	Min.	Max.	Cycle	Time	Cycle	Time	Cycle	Time
<read cycle=""></read>									
Read cycle time	trc	55	_	3	90	3	120	2	100
Address access time	tacc	-	55	3	90	3	120	2	100
#CE access time	tacs	_	55	3	90	3	120	2	100
#OE access time	toe	-	30	2.5	75	2.5	100	1.5	75
Output disable delay time	tонz	0	30	1.5	45	1.5	60	1.5	75
<write cycle=""></write>				,		,			
Write cycle time	twc	55	_	3	90	3	120	2	100
Address enable time	taw	50	_	2.5	75	2.5	100	1.5	75
Write pulse width	twp	45	_	2	60	2	80	1	50
Input data setup time	tow	30	_	2	60	2	80	1	50
Input data hold time	tон	0	_	0.5	15	0.5	20	0.5	25


SRAM: 55ns, CPU: 33/25MHz, read cycle




SRAM: 55ns, CPU: 33/25MHz, write cycle



SRAM: 55ns, CPU: 20MHz, read cycle



SRAM: 55ns, CPU: 20MHz, write cycle



A.5 SRAM (70ns)


SRAM interface setup examples - 70ns

Operating	Rea	d cycle	Write cycle	Output disable
frequency	Wait cycle	Read cycle		delay time
20MHz	2	3	3	1.5
25MHz	2	3	3	1.5
33MHz	3	4	4	1.5


SRAM interface timing - 70ns

SRAM interface				331	ИHz	251	ИHz	201	ИHz
Parameter	Symbol	Min.	Max.	Cycle	Time	Cycle	Time	Cycle	Time
<read cycle=""></read>									
Read cycle time	trc	70	_	4	120	3	120	3	150
Address access time	tacc	-	70	4	120	3	120	3	150
#CE access time	tacs	_	70	4	120	3	120	3	150
#OE access time	toe	-	40	3.5	105	2.5	100	2.5	125
Output disable delay time	tонz	0	30	1.5	45	1.5	60	1.5	75
<write cycle=""></write>				,					
Write cycle time	twc	70	_	4	120	3	120	3	150
Address enable time	taw	60	_	3.5	105	2.5	100	2.5	125
Write pulse width	twp	55	_	3	90	2	80	2	100
Input data setup time	tow	30	_	3	90	2	80	2	100
Input data hold time	tон	0	_	0.5	15	0.5	20	0.5	25


SRAM: 70ns, CPU: 33MHz, read cycle




SRAM: 70ns, CPU: 33MHz, write cycle



SRAM: 70ns, CPU: 25/20MHz, read cycle



SRAM: 70ns, CPU: 25/20MHz, write cycle



A.6 8255A

8255A interface setup examples

Operating	Re	ad cycle	Write cycle	Output disable
frequency	Wait cycle	Read cycle		delay time
20MHz	9 ;	1 10	10	3.5
25MHz	11	12	12	3.5
33MHz	14	15	15	3.5 *2

8255A interface timing

SRAM interface				331	ИHz	25	ИHz	201	MHz
Parameter	Symbol	Min.	Max.	Cycle	Time	Cycle	Time	Cycle	Time
<read cycle=""></read>									
Read cycle time	trc	300	_	15	450	12	480	10	500
Address access time	tacc	_	250	15	450	12	480	10	500
#CE access time	tacs	_	250	15	450	12	480	10	500
#OE access time	toe	_	250	14.5	435	11.5	460	9.5	475
Output disable delay time	tонz	10	150	3.5	105	3.5	140	3.5	175
<write cycle=""></write>	,			,					
Write cycle time	twc	430	_	15	450	12	480	10	500
Address enable time	taw	400	_	14.5	435	11.5	460	9.5	475
Write pulse width	twp	400	_	14	420	11	440	9	450
Input data setup time	tow	100	_	14	420	11	440	9	450
Input data hold time *3	tон	30	_	0.5	15	0.5	20	0.5	25

- *1 The S1C33T01 enables up to 7 cycles of wait-cycle insertion. If a number of wait cycles more than 7 cycles needs to be inserted, input the #WAIT signal from external hardware. Note that the interface must be set for SRAM type devices to insert wait cycles using the #WAIT pin. (Refer to "BCU (Bus Control Unit)" in the "S1C33T01 FUNCTION PART", for more information.)
- *2 This setting cannot satisfy the 150 ns of output-disable delay time specification required for the 8255A. When implementing such a low-speed device in the system, the external bus must be separated by inserting a 3-state bus buffer at the output side (when viewed from the CPU) of the external system bus.
- *3 If the data hold time that can be set is sufficient for the device, secure it by connecting a bus repeater to the external data bus D[15:0] or by inserting a latch at the output side of the external system interface.

Appendix B Pin Characteristics

Pin No.	Signal name	I/Ocell name	Characteristic		Pull-up Pov		Remarks
QFP18			Input	Output	Pull-down		
1	#X2SPD	XHIBC	CMOS			VDDE	
2	EA10MD1	XHIBCP2	CMOS/LVTTL		Pull-up	VDDE	
3	EA10MD0	XHIBC	CMOS			VDDE	
4	EA3MD	XHIBCP2	CMOS/LVTTL		Pull-up	VDDE	
5	P47/#SRDY3	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
6	P46/#SCLK3	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
7	P45/SOUT3	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
8	P44/SIN3	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
9	Vss	XVSS	_				
10	P43/#SRDY2	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
11	P42/#SCLK2	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
12	P41/SOUT2	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
13	P40/SIN2	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
14	P07/#SRDY1/#DMAEND3	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
15	P06/#SCLK1/#DMAACK3	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
16	P05/SOUT1/#DMAEND2	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
17	P04/SIN1/#DMAACK2	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
18	VDDE	XHVDD	_				
19	P03/#SRDY0	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
20	P02/#SCLK0	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
21	P01/SOUT0	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
22	P00/SIN0	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
23	P33/#DMAACK1	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
24	P32/#DMAACK0	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
25	Vss	XVSS	_				
26	K54/#DMAREQ3	XHIBH	CMOS/SCHMITT	Type1		VDDE	
27	K53/#DMAREQ2	XHIBH	CMOS/SCHMITT			VDDE	
28	K52/#ADTRG	XHIBH	CMOS/SCHMITT			VDDE	
29	K51/#DMAREQ1	XHIBH	CMOS/SCHMITT			VDDE	
30	K50/#DMAREQ0	XHIBH	CMOS/SCHMITT			VDDE	
31	VDD	XLVDD					
32	OSC2	XLLOT				VDDE	
33	OSC1	XLLIN				VDDE	note 2
34	Vss	XVSS					
35	ICEMD	XITST1			Pull-down		Testing pin
36	K67/AD7	XHIBCLIN				AVDDE	note 1
37	K66/AD6	XHIBCLIN				AVDDE	note 1
38	K65/AD5	XHIBCLIN				AVDDE	note 1
39	K64/AD4	XHIBCLIN		-		AVDDE	note 1
40	K63/AD3	XHIBCLIN		1		AVDDE	note 1
41	K62/AD2	XHIBCLIN		1		AVDDE	note 1
42	K61/AD1	XHIBCLIN		-		AVDDE	note 1
43	K60/AD0	XHIBCLIN		1		AVDDE	note 1
44	AVDDE	C33XAVDDC		 			
45	P35/#BUSACK	XHBH1T	CMOS/LVTTL SCHMITT	Type1		BVDDE	
46	P34/#BUSREQ/#CE6	XHBH1T	CMOS/LVTTL SCHMITT	Type1		BVDDE	
47	P31/#BUSGET/#GARD	XHBH1T	CMOS/LVTTL SCHMITT	Type1		BVDDE	
48	P30/#WAIT/#CE4&5	XHBH1T	CMOS/LVTTL SCHMITT	Type1		BVDDE	
49	P21/#DWE/#GAAS	XHBH1T	CMOS/LVTTL SCHMITT	Type1		BVDDE	
50	P20/#DRD	XHBH1T	CMOS/LVTTL SCHMITT	Type1		BVDDE	

Pin No.	Signal name	I/Ocell name	Characteristic		Pull-up	Power supply	Remarks
QFP18			Input	Output	Pull-down		
51	#CE9/#CE17	XHBC1T	note 3	Type1		BVDDE	
52	#CE8/#RAS1/#CE14/#RAS3	XHBC1T	note 3	Type1		BVDDE	
53	Vss	XVSS					
54	#CE7/#RAS0/#CE13/#RAS2	XHBC1T	note 3	Type1		BVDDE	
55	#CE6	XHBC1T	note 3	Type1		BVDDE	
56	#CE5/#CE15	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
57	#CE4/#CE11	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
58	BVDDE	XHVDD					
59	#CE3	XHTB1T		Type1		BVDDE	
60	#CE10IN	XHTB1T		Type1		BVDDE	
61	#CE10EX	XHBC1T	note 3	Type1		BVDDE	
62	BCLK	XHTB1T		Type1		BVDDE	
63	Vss	XVSS					
64	#HCAS	XHTB1T		Type1		BVDDE	
65	#LCAS	XHTB1T		Type1		BVDDE	
66	#WRH/#BSH	XHBC1T	note 3	Type1			
67	#WRL/#WR/#WE	XHBC1T	note 3	Type1		BVDDE	
68	VDD	XLVDD				BVDDE	
69	#EMEMRD	XHTB1T		Type1		BVDDE	
70	#RD	XHBC1T	note 3	Type1		BVDDE	
71	A0/#BSL	XHBC1T	note 3	Type1		BVDDE	
72	A1	XHBC1T	note 3	Type1		BVDDE	
73	Vss	XVSS					
74	A2	XHBC1T	note 3	Type1		BVDDE	
75	A3	XHBC1T	note 3	Type1		BVDDE	
76	A4	XHBC1T	note 3	Type1		BVDDE	
77	A5	XHBC1T	note 3	Type1		BVDDE	
78	BVDDE	XHVDD					
79	A6	XHBC1T	note 3	Type1		BVDDE	
80	A7	XHBC1T	note 3	Type1		BVDDE	
81	A8	XHBC1T	note 3	Type1		BVDDE	
82	A9	XHBC1T	note 3	Type1		BVDDE	
83	A10	XHBC1T	note 3	Type1		BVDDE	
84	A11	XHBC1T	note 3	Type1		BVDDE	
89	A16	XHBC1T	note 3	Type1		BVDDE	
90	A17	XHBC1T	note 3	Type1		BVDDE	
91	A18	XHBC1T	note 3	Type1		BVDDE	
92	A19	XHBC1T	note 3	Type1		BVDDE	
93	A20	XHBC1T	note 3	Type1		BVDDE	
94	A21	XHBC1T	note 3	Type1		BVDDE	
95	A22	XHBC1T	note 3	Type1		BVDDE	
96	A23	XHBC1T	note 3	Type1		BVDDE	
97	BVDDE	XHVDD					
98	D15	XHBC1T	CMOS/LVTTL	Type1	Pull-down	BVDDE	
99	D14	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
100	D13	XHBC1T	CMOS/LVTTL	Type1		BVDDE	

Pin No.	Signal name	I/Ocell name	Characteristic		Pull-up	Power supply	Remarks
QFP18			Input	Output	Pull-down		
101	D12	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
102	D11	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
103	D10	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
104	Vss	XVSS					
105	D9	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
106	D8	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
107	D7	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
108	D6	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
109	D5	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
110	VDD	XLVDD					
111	D4	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
112	D3	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
113	D2	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
114	D1	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
115	D0	XHBC1T	CMOS/LVTTL	Type1		BVDDE	
116	BVDDE	XHVDD					
117	P87/TM9	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
118	P86/TM8	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
119	P85/TM7	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
120	VDDE	XHVDD	-	_			
121	P84/TM6	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
122	P83/EXCL9	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
123	P82/EXCL8	XHBH1T	CMOS/LVTTL SCHMITT	Type1	Pull-up	VDDE	
124	Vss	XVSS	_		·		
125	P81/EXCL7	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
126	P80/EXCL6	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
127	P77	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
128	P76	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
129	P75	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
130	P74	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
131	P73/SDA1	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
132	P72/SCL1	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
133	P71/SDA0	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
134	P70/SCL0	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
135	#NMI	XHIBHP2	CMOS/LVTTL SCHMITT		Pull-up	VDDE	
136	PLLS1	XHIBC	CMOS			VDDE	
137	PLLS0	XHIBC	CMOS			VDDE	
138	#RESET	XHIBHP2	CMOS/LVTTL SCHMITT		Pull-up	VDDE	
139	PLLC	XLLIN				VDD	
140	Vss	XVSS					
141	P67	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
142	P66	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
143	P65	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
144	P64	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
145	P63	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
146	P62	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
147	VDDE	XHVDD					
148	P61	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
149	P60	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
150	P57	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	

Pin No.	Signal name	I/Ocell name	Characteristic		Pull-up	Power supply	Remarks
QFP18			Input	Output	Pull-down		
151	P56	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
152	P55	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
153	P54	XHBH1T	CMOS/LVTTL SCHMITT			VDDE	
154	Vss	XVSS					
155	OSC4	XLL01				VDD	
156	OSC3	XLLIN				VDD	note 2
157	VDD	XLVDD					
158	P53	XHBH1T	CMOS/LVTTL SCHMITT			VDDE	
159	P52	XHBH1T	CMOS/LVTTL SCHMITT			VDDE	
160	P51/T8UF5	XHBH1T	CMOS/LVTTL SCHMITT			VDDE	
161	P50/T8UF4	XHBH1T	CMOS/LVTTL SCHMITT			VDDE	
162	P16/EXCL5/#DMAEND1	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
163	P15/EXCL4/#DMAEND0	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
164	Vss	XVSS					
165	P14/FOSC1/DCLK	XLBH2T	CMOS/LVTTL SCHMITT	Type2		VDD	note 2
166	P13/EXCL3/T8UF3/DST3	XLBH2T	CMOS/LVTTL SCHMITT	Type2		VDD	note 2
167	P12/EXCL2/T8UF2/DST2	XLBH2T	CMOS/LVTTL SCHMITT	Type2		VDD	note 2
168	P11/EXCL1/T8UF1/DST1	XLBH2T	CMOS/LVTTL SCHMITT	Type2		VDD	note 2
169	P10/EXCL0/T8UF0/DST0	XLBH2T	CMOS/LVTTL SCHMITT	Type2		VDD	note 2
170	DSIO			Type2	Pull-up	VDD	
171	P27/TM5	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
172	P26/TM4	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
173	P25/TM3	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
174	P24/TM2	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
175	P23/TM1	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	
176	P22/TM0	XHBH1T	CMOS/LVTTL SCHMITT	Type1		VDDE	

note1) The voltage applied to this pin must be $0V \le VIN \le AVDDE$.

The following table lists output current characteristics.

Output current (IoL/Ioн)

	5.0V	3.3V
Type1	3mA	2mA
Type2	_	6mA

note2) The voltage applied to this pin must be $0V \le VIN \le VDD$. note3) This pin is set as an input pin during device testing. Normally it is an output pin.

S1C33T01 FUNCTION PART

S1C33T01 FUNCTION PART I OUTLINE

I OUTLINE: INTRODUCTION

I-1 INTRODUCTION

The Function Part describes details of all the peripheral circuit blocks for S1C33T01 microcomputer.

The C33 CPU architecture is RISC type. So the CPU core size is small but the instruction set is very strong to achieve small compiled-code size.

The S1C33T01 has the following features:

• Small CPU core: 25K gates

• Fast and high performance: DC to 60 MHz operation

• Strong instruction set: 16-bit fixed length, 105 basic instructions

• Execution cycle: Major instructions are executed in 1 cycle per instruction

• MAC function: $16 \text{ bits} \times 16 \text{ bits} + 64 \text{ bits}, 2 \text{ clock per MAC } (25 \text{ MOPS in } 50 \text{ MHz})$

• Registers: $32 \text{ bits} \times 16 \text{ general registers}$ and $32 \text{ bits} \times 5 \text{ special registers}$

• Memory space: 256M bytes (28 bits) linear space, code-data-IO shared type

• External bus I/F: 15 configurable memory areas

Direct connection to external memory

• Interrupts: Reset, NMI, up to 128 external interrupts, 4 software interrupts, 2 exceptions

• Reset, boot: Cold reset, hot reset

• Power down mode: Sleep, Halt

• Others: Little endian (partial big endian can be configured)

Harvard architecture (fetch, load/store parallel execution)

• User logic interface: Programmable wait state (up to 7 cycles)

#WAIT pin hand shake is possible.

Large memory space for the user logic (up to 16M bytes)

BCU configuration registers allow internal use of the external areas (Areas 4 to 18).

Many interrupt requests from the user logic are acceptable.

I OUTLINE: INTRODUCTION

THIS PAGE IS BLANK.

I-2 BLOCK DIAGRAM

The C33 Macro Library consists of five major blocks: C33 Core Block, C33 Peripheral Block, C33 Analog Block, C33 DMA Block and C33 Internal Memory Block.

Figure 2.1 shows the configuration of the C33 macro blocks.




Figure 2.1 Block Configuration

C33 Core Block

The C33 Core Block consists of a functional block C33_CORE including CPU, BCU (Bus Control Unit), ITC (Interrupt Controller), CLG (Clock Generator) and DBG (Debug Unit), an I/O pad block for external interface, and an SBUS (Internal Silicon Integration Bus) for interfacing with on-chip Peripheral Macro Cells. The C33 Core Block employs the S1C33000 32-bit RISC type CPU as the core CPU.

C33 Peripheral Block

The C33 peripheral circuit block includes prescalers, six 8-bit programmable timers, a watchdog timer, ten 16-bit programmable timers with event counter functionality, four serial interface channels, a two-channel single-master I²C-bus circuit, input and I/O ports, and a clock timer.

C33 Analog Block

The analog block consists of an A/D converter with eight input channels.

C33 DMA Block

The DMA block is configured with two types of DMA controllers: HSDMA (High-Speed DMA) that has onchip registers for controlling DMA command information and IDMA (Intelligent DMA) that uses a memory area for storing DMA command information.

C33 Memory Block

For the internal memory space 8-KB SRAM is provided.

For details of the blocks, refer to the respective section in this manual.

I OUTLINE: LIST OF PINS

I-3 LIST OF PINS

List of External I/O Pins

The following lists the external I/O pins of the C33 Core Block and Peripheral Block. Note that some pins are listed in two or more tables.

Table 3.1 List of Pins for External Bus Interface Signals

Pin name	I/O	Pull-up	Table 3.1 List of Pins for External Bus Interface Signals Function
A0	0	run-up	A0: Address bus (A0) when SBUSST(D3/0x4812E) = "0" (default)
#BSL	U	_	#BSL: Bus strobe (low byte) signal when SBUSST(D3/0x4612E) = "1"
A[23:1]			, , , , , , , , , , , , , , , , , , , ,
	0	_	Address bus (A1 to A23)
D[15:0]	I/O		Data bus (D0 to D15)
#CE10EX	0	_	Area 10 chip enable for external memory
"OF 101N	_		* When CEFUNC[1:0] = "1x", this pin outputs #CE9+#CE10EX signal.
#CE10IN	0	_	Area 10 chip enable for internal ROM emulation memory
#CE9	0	-	#CE9: Area 9 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00" (default)
#CE17			#CE17: Area 17 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01"
			* When CEFUNC[1:0] = "1x", this pin outputs #CE17+#CE18 signal.
#CE8	0	-	#CE8: Area 8 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00"
#RAS1			and A8DRA(D8/0x48128) = "0" (default)
#CE14 #RAS3			#RAS1: Area 8 DRAM row strobe when CEFUNC[1:0](D[A:9])/0x48130) = "00" and A8DRA(D8/0x48128) = "1"
			#CE14: Area 14 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01" or "1x"
			and A14DRA(D8/0x48122) = "0"
			#RAS3: Area 14 DRAM row strobe when CEFUNC[1:0](D[A:9])/0x48130) = "01" or "1x"
			and A14DRA(D8/0x48122) = "1"
#CE7	0	-	#CE7: Area 7 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00" and
#RAS0			A7DRA(D7/0x48128) = "0" (default)
#CE13 #RAS2			#RAS0: Area 7 DRAM row strobe when CEFUNC[1:0](D[A:9])/0x48130) = "00" and A7DRA(D7/0x48128) = "1"
			#CE13: Area 13 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01" or "1x"
			and A13DRA(D7/0x48122) = "0"
			#RAS2: Area 13 DRAM row strobe when CEFUNC[1:0](D[A:9])/0x48130) = "01" or "1x"
			and A13DRA(D7/0x48122) = "1"
#CE6	0	_	Area 6 chip enable
			* When CEFUNC[1:0] = "1x", this pin outputs #CE7+#CE8 signal.
#CE5	0	_	#CE5: Area 5 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00" (default)
#CE15			#CE15: Area 15 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01"
			* When CEFUNC[1:0] = "1x", this pin outputs #CE15+#CE16 signal.
#CE4	0	_	#CE4: Area 4 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00" (default)
#CE11			#CE11: Area 11 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01"
			* When CEFUNC[1:0] = "1x", this pin outputs #CE11+#CE12 signal.
#CE3	0	_	Area 3 chip enable
#RD	0	_	Read signal
#EMEMRD	0	_	Read signal for internal ROM emulation memory
#WRL	0	_	#WRL: Write (low byte) signal when SBUSST(D3/0x4812E) = "0" (default)
#WR			#WR: Write signal when SBUSST(D3/0x4812E) = "1"
#WE			#WE: DRAM write signal (default)
#WRH	0	_	#WRH: Write (high byte) signal when SBUSST(D3/0x4812E) = "0" (default)
#BSH			#BSH: Bus strobe (high byte) signal when SBUSST(D3/0x4812E) = "1"
#HCAS	0	_	#HCAS: DRAM column address strobe (high byte) signal
#LCAS	0	_	#LCAS: DRAM column address strobe (low byte) signal
BCLK	0	_	Bus clock output
P34	ı		P34: I/O port when CFP34(D4/0x402DC) = "0" (default)
#BUSREQ	'	_	#BUSREQ: Bus release request input when CFP34(D4/0x402DC) = "1" and IOC34(D4/0x402DE) = "0"
#CE6			#BDSREQ: Bus release request input when CFP34(D4/0x402DC) = 1 and IOC34(D4/0x402DE) = 0 #CE6: Area 6 chip enable when CFP34(D4/0x402DC) = "1" and IOC34(D4/0x402DE) = "1"
P35	1/0		
	I/O	_	P35: I/O port when CFP35(D5/0x402DC) = "0" (default) #PLISACK: Pur adversaledge cutout when CFP35/D5/0x403DC) = "1"
#BUSACK			#BUSACK: Bus acknowledge output when CFP35(D5/0x402DC) = "1"

Table 3.1 List of Pins for External Bus Interface Signals (continue)

Pin name	I/O	Pull-up	Function				
P30 #WAIT #CE4&5	I/O	ı	P30: I/O port when CFP30(D0/0x402DC) = "0" (default) #WAIT: Wait cycle request input when CFP30(D0/0x402DC) = "1" and IOC30(D0/0x402DE) = "0" #CE4&5: Areas 4&5 chip enable when CFP30(D0/0x402DC) = "1" and IOC30(D0/0x402DE) = "1"				
P20 #DRD	I/O	-	20: I/O port when CFP20(D0/0x402D8) = "0" (default) DRD: DRAM read signal output for successive RAS mode when CFP20(D0/0x402D8) = "1"				
P21 #DWE #GAAS	I/O		21: I/O port when CFP21(D1/0x402D8) = "0" and CFEX2(D2/0x402DF) = "0" (default) DWE: DRAM write signal output for successive RAS mode when CFP21(D1/0x402D8) = "1" and CFEX2(D2/0x402DF) = "0" GAAS: Area address strobe output for GA when CFEX2(D2/0x402DF) = "1"				
P31 #BUSGET #GARD	I/O		P31: I/O port when CFP31(D1/0x402DC) = "0" and CFEX3(D3/0x402DF) = "0" (default) BUSGET: Bus status monitor signal output for bus request when CFP31(D1/0x402DC) = "1" and CFEX3(D3/0x402DF) = "0" BGARD: Area read signal output for GA when CFEX3(D3/0x402DF) = "1"				
EA10MD1	_	With pull-up	Area 10 boot mode selection <u>EA10MD1 EA10MD0 Mode</u> 1 1 External ROM mode				
EA10MD0	_	ı	1 0 Internal ROM mode 0 1 OTP mode 0 0 Internal ROM emulation				
EA3MD	I	With pull-up	Area 3 mode selection 1: Internal ROM mode, 0: Emulation mode				

Table 3.2 List of Pins for HSDMA Control Signals

Pin name	1/0	Pull-up	Function
K50 #DMAREQ0	_	ı	K50: Input port when CFK50(D0/0x402C0) = "0" (default) #DMAREQ0: HSDMA Ch. 0 request input when CFK50(D0/0x402C0) = "1"
K51 #DMAREQ1	I	-	K51: Input port when CFK51(D1/0x402C0) = "0" (default) #DMAREQ1: HSDMA Ch. 1 request input when CFK51(D1/0x402C0) = "1"
K53 #DMAREQ2	Ι	ı	K53: Input port when CFK53(D3/0x402C0) = "0" (default) #DMAREQ2: HSDMA Ch. 2 request input when CFK53(D3/0x402C0) = "1"
K54 #DMAREQ3	Ι	-	K54: Input port when CFK54(D4/0x402C0) = "0" (default) #DMAREQ3: HSDMA Ch. 3 request input when CFK54(D4/0x402C0) = "1"
P32 #DMAACK0	I/O	-	P32: I/O port when CFP32(D2/0x402DC) = "0" (default) #DMAACK0: HSDMA Ch. 0 acknowledge output when CFP32(D2/0x402DC) = "1"
P33 #DMAACK1	I/O	ı	P33: I/O port when CFP33(D3/0x402DC) = "0" (default) #DMAACK1: HSDMA Ch. 1 acknowledge output when CFP33(D3/0x402DC) = "1"
P04 SIN1 #DMAACK2	I/O	-	P04: I/O port when CFP04(D4/0x402D0) = "0" and CFEX4(D4/0x402DF) = "0" (default) SIN1: Serial I/F Ch. 1 data input when CFP04(D4/0x402D0) = "1" and CFEX4(D4/0x402DF) = "0"
P06 #SCLK1 #DMAACK3	I/O	-	#DMAACK2: HSDMA Ch. 2 acknowledge output when CFEX4(D4/0x402DF) = "1" P06: I/O port when CFP06(D6/0x402D0) = "0" and CFEX6(D6/0x402DF) = "0"(default) #SCLK1: Serial I/F Ch. 1 clock input/output when CFP06(D6/0x402D0) = "1" and CFEX6(D6/0x402DF) = "0" #DMAACK3: HSDMA Ch. 3 acknowledge output when CFEX6(D6/0x402DF) = "1"
P15 EXCL4 #DMAEND0	I/O	-	P15: I/O port when CFP15(D5/0x402D4) = "0" (default) EXCL4: 16-bit timer 4 event counter input when CFP15(D5/0x402D4) = "1" and IOC15(D5/0x402D6) = "0" #DMAEND0: HSDMA Ch. 0 end-of-transfer signal output when CFP15(D5/0x402D4) = "1" and IOC15(D5/0x402D6) = "1"
P16 EXCL5 #DMAEND1	I/O	-	P16: I/O port when CFP16(D6/0x402D4) = "0" (default) EXCL5: 16-bit timer 5 event counter input when CFP16(D6/0x402D4) = "1" and IOC16(D6/0x402D6) = "0" #DMAEND1: HSDMA Ch. 1 end-of-transfer signal output when CFP16(D6/0x402D4) = "1" and IOC16(D6/0x402D6) = "1"
P05 SOUT1 #DMAEND2	I/O	-	P05: I/O port when CFP05(D5/0x402D0) = "0" and CFEX5(D5/0x402DF) = "0" (default) SOUT1: Serial I/F Ch. 1 data output when CFP05(D5/0x402D0) = "1" and CFEX5(D5/0x402DF) = "0" #DMAEND2: HSDMA Ch. 2 end-of-transfer signal output when CFEX5(D5/0x402DF) = "1"
P07 #SRDY1 #DMAEND3	I/O	-	P07: I/O port when CFP07(D7/0x402D0) = "0" and CFEX7(D7/0x402DF) = "0" (default) #SRDY1: Serial I/F Ch. 1 ready signal output when CFP07(D7/0x402D0) = "1" and CFEX5(D5/0x402DF) = "0" #DMAEND3: HSDMA Ch. 3 end-of-transfer signal output when CFEX7(D7/0x402DF) = "1"

Table 3.3 List of Pins for Internal Peripheral Circuits

			1 4510 0.	5 List of Pins for internal Peripheral Circuits
Pin name	1/0	Pull-up		Function
K50	-1	_	K50:	Input port when CFK50(D0/0x402C0) = "0" (default)
#DMAREQ0			#DMAREQ0:	HSDMA Ch. 0 request input when CFK50(D0/0x402C0) = "1"
K51	-1	-	K51:	Input port when CFK51(D1/0x402C0) = "0" (default)
#DMAREQ1			#DMAREQ1:	HSDMA Ch. 1 request input when CFK51(D1/0x402C0) = "1"
K52	-1	-	K52:	Input port when CFK52(D2/0x402C0) = "0" (default)
#ADTRG			#ADTRG:	A/D converter trigger input when CFK52(D2/0x402C0) = "1"
K53	1	-	K53:	Input port when CFK53(D3/0x402C0) = "0" (default)
#DMAREQ2			#DMAREQ2:	HSDMA Ch. 2 request input when CFK53(D3/0x402C0) = "1"
K54	1	_	K54:	Input port when CFK54(D4/0x402C0) = "0" (default)
#DMAREQ3			#DMAREQ3:	HSDMA Ch. 3 request input when CFK54(D4/0x402C0) = "1"
K60	1	_	K60:	Input port when CFK60(D0/0x402C3) = "0" (default)
AD0			AD0:	A/D converter Ch. 0 input when CFK60(D0/0x402C3) = "1"
K61		_	K61:	Input port when CFK61(D1/0x402C3) = "0" (default)
AD1	-		AD1:	A/D converter Ch. 1 input when CFK61(D1/0x402C3) = "1"
K62		_	K62:	Input port when CFK62(D2/0x402C3) = "0" (default)
AD2	•		AD2:	A/D converter Ch. 2 input when CFK62(D2/0x402C3) = "1"
K63		_	K63:	Input port when CFK63(D3/0x402C3) = "0" (default)
AD3	'	_	AD3:	A/D converter Ch. 3 input when CFK63(D3/0x402C3) = "1"
	-			
K64	ı	-	K64:	Input port when CFK64(D4/0x402C3) = "0" (default)
AD4			AD4:	A/D converter Ch. 4 input when CFK64(D4/0x402C3) = "1"
K65	ı	_	K65:	Input port when CFK65(D5/0x402C3) = "0" (default)
AD5			AD5:	A/D converter Ch. 5 input when CFK65(D5/0x402C3) = "1"
K66	ı	-	K66:	Input port when CFK66(D6/0x402C3) = "0" (default)
AD6			AD6:	A/D converter Ch. 6 input when CFK60(D6/0x402C3) = "1"
K67	-1	-	K67:	Input port when CFK67(D7/0x402C3) = "0" (default)
AD7			AD7:	A/D converter Ch. 7 input when CFK67(D7/0x402C3) = "1"
P00	I/O	-	P00:	I/O port when CFP00(D0/0x402D0) = "0" (default)
SIN0			SIN0:	Serial I/F Ch. 0 data input when CFP00(D0/0x402D0) = "1"
P01	I/O	-	P01:	I/O port when CFP01(D1/0x402D0) = "0" (default)
SOUT0			SOUT0:	Serial I/F Ch. 0 data output when CFP01(D1/0x402D0) = "1"
P02	I/O	_	P02:	I/O port when CFP02(D2/0x402D0) = "0" (default)
#SCLK0			#SCLK0:	Serial I/F Ch. 0 clock input/output when CFP02(D2/0x402D0) = "1"
P03	I/O	_	P03:	I/O port when CFP03(D3/0x402D0) = "0" (default)
#SRDY0			#SRDY0:	Serial I/F Ch. 0 ready signal output when CFP03(D3/0x402D0) = "1"
P04	I/O	_	P04:	I/O port when CFP04(D4/0x402D0) = "0" and CFEX4(D4/0x402DF) = "0" (default)
SIN1			SIN1:	Serial I/F Ch. 1 data input when CFP04(D4/0x402D0) = "1" and CFEX4(D4/0x402DF) =
#DMAACK2				"0"
			#DMAACK2:	HSDMA Ch. 2 acknowledge output when CFEX4(D4/0x402DF) = "1"
P05	I/O	_	P05:	I/O port when CFP05(D5/0x402D0) = "0" and CFEX5(D5/0x402DF) = "0" (default)
SOUT1	"		SOUT1:	Serial I/F Ch. 1 data output when CFP05(D5/0x402D0) = "1"
#DMAEND2			00011.	and CFEX5(D5/0x402DF) = "0"
"BIVI" (LIND2			#DMAFND2:	HSDMA Ch. 2 end-of-transfer signal output when CFEX5(D5/0x402DF) = "1"
P06	I/O		P06:	I/O port when CFP06(D6/0x402D0) = "0" and CFEX6(D6/0x402DF) = "0" (default)
#SCLK1	1/0	_	#SCLK1:	Serial I/F Ch. 1 clock input/output when CFP06(D6/0x402D0) = "1"
#DMAACK3			#SCLN1.	and CFEX6(D6/0x402DF) = "0"
#DIVIAACKS			#DMAACK3:	
Doz	1/0			HSDMA Ch. 3 acknowledge output when CFEX6(D6/0x402DF) = "1"
P07	I/O	_	P07:	I/O port when CFP07(D7/0x402D0) = "0" and CFEX7(D7/0x402DF) = "0" (default)
#SRDY1			#SRDY1:	Serial I/F Ch. 1 ready signal output when CFP07(D7/0x402D0) = "1"
#DMAEND3			"DMAENIDO	and CFEX5(D5/0x402DF) = "0"
D10				HSDMA Ch. 3 end-of-transfer signal output when CFEX7(D7/0x402DF) = "1"
P10	I/O	_	P10:	I/O port when CFP10(D0/0x402D4) = "0" and CFEX1(D1/0x402DF) = "0"
EXCL0			EXCL0:	16-bit timer 0 event counter input when CFP10(D0/0x402D4) = "1",
T8UF0				IOC10(D0/0x402D6) = "0" and CFEX1(D1/0x402DF) = "0"
DST0			T8UF0:	8-bit timer 0 output when CFP10(D0/0x402D4) = "1", IOC10(D0/0x402D6) = "1"
				and CFEX1(D1/0x402DF) = "0"
			DST0:	DST0 signal output when CFEX1(D1/0x402DF) = "1" (default)

Table 3.3 List of Pins for Internal Peripheral Circuits (continue)

			Table 3.3 List of Pins for Internal Peripheral Circuits (continue)			
Pin name	1/0	Pull-up		Function		
P11	I/O	_	P11:	I/O port when CFP11(D1/0x402D4) = "0" and CFEX1(D1/0x402DF) = "0"		
EXCL1			EXCL1:	16-bit timer 1 event counter input when CFP11(D1/0x402D4) = "1",		
T8UF1				IOC11(D1/0x402D6) = "0" and CFEX1(D1/0x402DF) = "0"		
DST1			T8UF1:	8-bit timer 1 output when CFP11(D1/0x402D4) = "1", IOC11(D1/0x402D6) = "1"		
			DOT!	and CFEX1(D1/0x402DF) = "0"		
5.10			DST1:	DST1 signal output when CFEX1(D1/0x402DF) = "1" (default)		
P12	I/O	-	P12:	I/O port when CFP12(D2/0x402D4) = "0" and CFEX0(D0/0x402DF) = "0"		
EXCL2			EXCL2:	16-bit timer 2 event counter input when CFP12(D2/0x402D4) = "1",		
T8UF2			T01.150	IOC12(D2/0x402D6) = "0" and CFEX0(D0/0x402DF) = "0"		
DST2			T8UF2:	8-bit timer 2 output when CFP12(D2/0x402D4) = "1", IOC12(D2/0x402D6) = "1"		
			DOTO:	and CFEX0(D0/0x402DF) = "0"		
D40			DST2:	DST2 signal output when CFEX0(D0/0x402DF) = "1" (default)		
P13	I/O	_	P13:	I/O port when CFP13(D3/0x402D4) = "0" and CFEX1(D1/0x402DF) = "0"		
EXCL3			EXCL3:	16-bit timer 3 event counter input when CFP13(D3/0x402D4) = "1",		
T8UF3 DPCO			TOLIFO.	IOC13(D3/0x402D6) = "0" and CFEX1(D1/0x402DF) = "0" 10 bit times 2 output when CFEX2(D2/0x402D6) = "4" IOC42/D2/0x402D6) = "4"		
DECO			T8UF3:	8-bit timer 3 output when CFP13(D3/0x402D4) = "1", IOC13(D3/0x402D6) = "1"		
			DPCO:	and CFEX1(D1/0x402DF) = "0" DDCO gigan output when CFEX4(D1/0x403DF) = "1" (default)		
P14	I/O		P14:	DPCO signal output when CFEX1(D1/0x402DF) = "1" (default) I/O port when CFP14(D4/0x402D4) = "0" and CFEX0(D0/0x402DF) = "0"		
FOSC1	1/0	_	FOSC1:	OSC1 clock output when CFP14(D4/0x402D4) = "1" and CFEX0(D0/0x402DF) = "0"		
DCLK			DCLK:	. , , , , , , , , , , , , , , , , , , ,		
P15			P15:	DCLK signal output when CFEX0(D0/0x402DF) = "1" (default)		
EXCL4	I/O	_	_	I/O port when CFP15(D5/0x402D4) = "0" (default) 16-bit timer 4 event counter input when CFP15(D5/0x402D4) = "1"		
#DMAEND0			EXCL4:	and IOC15(D5/0x402D6) = "0"		
#DIVIALINDO			#DMAENDO:	HSDMA Ch. 0 end-of-transfer signal output when CFP15(D5/0x402D4) = "1"		
			#DIVIALINDO.	and IOC15(D5/0x402D4) = "1"		
P16	I/O	_	P16:	I/O port when CFP16(D6/0x402D4) = "0" (default)		
EXCL5	1/0		EXCL5:	16-bit timer 5 event counter input when CFP16(D6/0x402D4) = "1"		
#DMAEND1				and IOC16(D6/0x402D6) = "0"		
			#DMAEND1:	HSDMA Ch. 1 end-of-transfer signal output when CFP16(D6/0x402D4) = "1"		
				and IOC16(D6/0x402D6) = "1"		
P20	I/O	_	P20:	I/O port when CFP20(D0/0x402D8) = "0" (default)		
#DRD			#DRD:	DRAM read signal output for successive RAS mode when CFP20(D0/0x402D8) = "1"		
P21	I/O		P21:	I/O port when CFP21(D1/0x402D8) = "0" and CFEX2(D2/0x402DF) = "0" (default)		
#DWE			#DWE:	DRAM write signal output for successive RAS mode		
#GAAS				when CFP21(D1/0x402D8) = "1" and CFEX2(D2/0x402DF) = "0"		
			#GAAS:	Area address strobe output for GA when CFEX2(D2/0x402DF) = "1"		
P22	I/O	_	P22:	I/O port when CFP22(D2/0x402D8) = "0" (default)		
TMO			TM0:	16-bit timer 0 output when CFP22(D2/0x402D8) = "1"		
P23	I/O	_	P23:	I/O port when CFP23(D3/0x402D8) = "0" (default)		
TM1			TM1:	16-bit timer 1 output when CFP23(D3/0x402D8) = "1"		
P24	I/O	_	P24:	I/O port when CFP24(D4/0x402D8) = "0" (default)		
TM2	•		TM2:	16-bit timer 2 output when CFP24(D4/0x402D8) = "1"		
P25	I/O	_	P25:	I/O port when CFP25(D5/0x402D8) = "0" (default)		
TM3	., 0		TM3:	16-bit timer 3 output when CFP25(D5/0x402D8) = "1"		
P26	I/O	_	P26:	I/O port when CFP26(D6/0x402D8) = "0" (default)		
TM4	",		TM4:	16-bit timer 4 output when CFP26(D6/0x402D8) = "1"		
P27	I/O	_	P27:	I/O port when CFP27(D7/0x402D8) = "0" (default)		
TM5	,,0	_	TM5:	16-bit timer 5 output when CFP27(D7/0x402D8) = "1"		
I IVIO			i IVIO.	10 bit times a dutput which of 1 27(07/07-0200) = 1		

Table 3.3 List of Pins for Internal Peripheral Circuits (continue)

			able 3.3 Li	st of Firis for internal Peripheral Circuits (continue)
Pin name	1/0	Pull-up		Function
P30	I/O	_	P30:	I/O port when CFP30(D0/0x402DC) = "0" (default)
#WAIT			#WAIT:	Wait cycle request input when CFP30(D0/0x402DC) = "1" and IOC30(D0/0x402DE) = "0"
#CE4&5			#CE4&5:	Area 4&5 chip enable when CFP30(D0/0x402DC) = "1" and IOC30(D0/0x402DE) = "1"
P31	I/O		P31:	I/O port when CFP31(D1/0x402DC) = "0" and CFEX3(D3/0x402DF) = "0" (default)
#BUSGET			#BUSGET:	Bus status monitor signal output for bus request when CFP31(D1/0x402DC) = "1"
#GARD				and CFEX3(D3/0x402DF) = "0"
			#GARD:	Area read signal output for GA when CFEX3(D3/0x402DF) = "1"
P32	I/O	-	P32:	I/O port when CFP32(D2/0x402DC) = "0" (default)
#DMAACK0			#DMAACK0:	HSDMA Ch. 0 acknowledge output when CFP32(D2/0x402DC) = "1"
P33	I/O	_	P33:	I/O port when CFP33(D3/0x402DC) = "0" (default)
#DMAACK1			#DMAACK1:	HSDMA Ch. 1 acknowledge output when CFP33(D3/0x402DC) = "1"
P34	1	-	P34:	I/O port when CFP34(D4/0x402DC) = "0" (default)
#BUSREQ			#BUSREQ:	Bus release request input when CFP34(D4/0x402DC) = "1" and IOC34(D4/0x402DE) =
#CE6				"0"
			#CE6:	Area 6 chip enable when CFP34(D4/0x402DC) = "1" and IOC34(D4/0x402DE) = "1"
P35	I/O	-	P35:	I/O port when CFP35(D5/0x402DC) = "0" (default)
#BUSACK			#BUSACK:	When the bus release request acknowledge output/CFP35 (D5/0x402DC) = "1"
P40	I/O	-	P40:	I/O port when CFP40(D0/0x40300) = "0" (default)
SIN2			SIN2:	When the serial interface Ch. 2 data input CFP40 (D0/0x40300) = "1"
P41	I/O		P41:	I/O port when CFP41(D1/0x40300) = "0" (default)
SOUTE2	"		SIN2:	When the serial interface Ch. 2 data input CFP41 (D3/0x40300) = "1"
	1/0			
P42	I/O	_	P42:	I/O port when CFP42(D2/0x40300) = "0" (default)
#SCLK2			#SCLK2:	When the serial interface Ch. 2 data input CFP42 (D2/0x40300) = "1"
P43	I/O	-	P43:	I/O port when CFP43(D3/0x40300) = "0" (default)
#SRDY2			#SRDY2:	When the serial interface Ch. 2 data input CFP43 (D4/0x40300) = "1"
P44	I/O		P44:	I/O port when CFP44(D4/0x40300) = "0" (default)
SIN3			SIN3:	When the serial interface Ch. 3 data input CFP44 (D4/0x40300) = "1"
P45	I/O	_	P45:	I/O port when CFP45(D5/0x40300) = "0" (default)
SOUTE3			SOUTE3:	When the serial interface Ch. 3 data input CFP45 (D5/0x40300) = "1"
P46	I/O	-	P46:	I/O port when CFP46(D6/0x40300) = "0" (default)
#SCLK3			#SCLK3:	When the serial interface Ch. 3 data input CFP46 (D6/0x40300) = "1"
P47	I/O		P47:	I/O port when CFP47(D7/0x40300) = "0" (default)
#SRDY3			#SRDY3:	When the serial interface Ch. 3 data input CFP47 (D7/0x40300) = "1"
P50	I/O	ı	P50:	I/O port when CFP50(D0/0x40300) = "0" (default)
T9UF4			T9UF4:	8-bit timer 4 output when CFP50(D0/0x40300) = "1"
P51	I/O	ı	P51:	I/O port when CFP51(D1/0x40300) = "0" (default)
T8UF5			T8UF5:	8-bit timer 5 output when CFP51(D1/0x40300) = "1"
P52	I/O	_	I/O port	
P53	I/O	-	I/O port	
P54	I/O	_	I/O port	
P55			·	
-	1/0		I/O port	
P56	I/O	-	I/O port	
P57	I/O	-	I/O port	
P60	I/O	_	I/O port	
P61	I/O	-	I/O port	
P62	I/O	-	I/O port	
P63	I/O	-	I/O port	
P64	I/O	-	I/O port	
P65	I/O	ı	I/O port	
P66	I/O	-	I/O port	
P67	I/O		I/O port	
. 01	٠,٠	_	"O port	

Table 3.3 List of Pins for Internal Peripheral Circuits (continue)

Pin name	I/O	Pull-up		Function
P70	I/O	-	P70:	I/O port when CFP70(D0/0x4030A) = "0" (default)
SCL0			SCL0:	When the single-master I ² C-bus Ch. 0 clock I/O/CFP70 (D0/0x4030A) = "1"
P71	I/O	-	P71:	I/O port when CFP70(D0/0x4030A) = "0" (default)
SDA0			SDA0:	When the single-master I ² C-bus Ch. 0 clock I/O/CFP70(D0/0x4030A) = "1"
P72	I/O	-	P72:	I/O port when CFP71(D1/0x4030A) = "0" (default)
SCL1			SCL1:	When the single-master I ² C-bus Ch. 1 clock I/O/CFP71(D1/0x4030A) = "1"
P73	I/O	-	P73:	I/O port when CFP70(D1/0x4030A) = "0" (default)
SDA1			SDA1:	When the single-master I ² C-bus Ch. 1 clock I/O/CFP71(D1/0x4030A) = "1"
P74	I/O	-	I/O port	
P75	I/O	-	I/O port	
P76	I/O	_	I/O port	
P77	I/O	-	I/O port	
P80	I/O	_	P80:	I/O port when CFP80(D0/0x4030D) = "0" (default)
EXCL6			EXCL6:	When the 16-bit timer 6 event counter input/CFP80(D0/0x4030A) = "1"
P81	I/O	_	P81:	I/O port when CFP81(D1/0x4030D) = "0" (default)
EXCL7			EXCL7:	When the 16-bit timer 7 event counter input/CFP81(D1/0x4030A) = "1"
P82	I/O	_	P82:	I/O port when CFP82(D2/0x4030D) = "0" (default)
EXCL8			EXCL8:	When the 16-bit timer 8 event counter input/CFP82(D2/0x4030A) = "1"
P83	I/O	-	P83:	I/O port when CFP83(D3/0x4030D) = "0" (default)
EXCL9			EXCL9:	When the 16-bit timer 9 event counter input/CFP83(D3/0x4030A) = "1"
P84	I/O	-	P84:	I/O port when CFP84(D4/0x4030D) = "0" (default)
TM6			TM6:	16-bit timer 6 output when CFP84(D4/0x4030A) = "1"
P85	I/O	_	P80:	I/O port when CFP85(D5/0x4030A) = "0" (default)
TM7			TM7:	16-bit timer 7 output when CFP85(D5/0x4030A) = "1"
P86	I/O	-	P80:	I/O port when CFP86(D6/0x4030A) = "0" (default)
TM8			TM8:	16-bit timer 8 output when CFP86(D6/0x4030A) = "1"
P87	I/O	-	P80:	I/O port when CFP87(D7/0x4030A) = "0" (default)
TM9			TM9:	16-bit timer 9 output when CFP87(D0/0x4030A) = "1"

Table 3.4 List of Pins for Clock Generator and Oscillation Circuits

Pin name	I/O	Pull-up	0.4	Function					
	1/0	i un-up							
OSC1	ı	-	Low-speed	d (OSC1)	oscillation input (32 k	Hz crystal oscillato	or or external clock input)		
OSC2	0	-	Low-speed	d (OSC1)	oscillation output				
OSC3	I	_	High-spee	d (OSC3)	oscillation input (crys	tal/ceramic oscilla	ator or external clock input)		
OSC4	0	_	High-spee	d (OSC3)	oscillation output				
PLLS[1:0]	ı	_	PLL set-up	pins					
			PLLS1	PLLS0	fin (fosc3)	fout (fpscin)			
			1	1	10-30MHz	20-60MHz	*1		
					10-25MHz	20-50MHz	*2		
			0	1	10-15MHz	40-60MHz	*1		
					10-12.5MHz	40-50MHz	*2		
			0	0	PLL is not used	L			
			*1: ROM-I	*1: ROM-less model with 3.3 V ± 0.3 V operating voltage					
			*2: ROM b	2: ROM built-in model, or 3.0 V \pm 0.3 V operating voltage					
PLLC	-	_	Capacitor	connectin	g pin for PLL				

Table 3.5 List of Other Pins

Pin name	I/O	Pull-up/down	Function
ICEMD	-	With	High-impedance control input pin
		pull-down	When this pin is setto High, all the outputpins go into high-impedance state. This makes it possible
			to disable the S1C33 chip on the board.
DSIO	I/O	With pull-up	Serial I/O pin for debugging
			This pin is used to communicate with the debugging tool S5U1C33000H.
#X2SPD	1	_	Clock doubling mode set-up pin
			1: CPU clock = bus clock x 1, 0: CPU clock = bus clock x 2
#NMI	I	With pull-up	NMI request input pin
#RESET	-1	With pull-up	Initial reset input pin

Note: "#" in the pin names indicates that the signal is low active.

S1C33T01 FUNCTION PART II CORE BLOCK

II-1 INTRODUCTION

The core block consists of a functional block C33_CORE including CPU, BCU (Bus Control Unit), ITC (Interrupt Controller), CLG (Clock Generator) and DBG (Debug Unit), an I/O pad block for external interface, and an SBUS (Internal Silicon Integration Bus) for interfacing with on-chip Peripheral Macro Cells.




Figure 1.1 Core Block

II CORE BLOCK: INTRODUCTION

THIS PAGE IS BLANK.

II-2 CPU AND OPERATING MODE

CPU

The C33 Core Block employs the S1C33000 32-bit RISC type CPU as the core CPU. Since it has a built-in multiplier, all instructions (105 instructions) in the S1C33000 instruction set including the MAC (multiplication and accumulation) instruction and the multiplication/division instructions are available.

All the internal registers of the S1C33000 can be used. The CPU registers and CPU address bus can handle 28-bit addresses. However, the core block has a 24-bit external address bus (A[0:23]), so the low-order 24 bits of address data can only be delivered to the external address bus and the internal address bus which is connected to the User Logic Block.

Refer to the "S1C33000 Core CPU Manual" for details of the S1C33000.

Standby Mode

The CPU supports three standby modes: two HALT modes and a SLEEP mode. By setting the CPU in the standby mode, power consumption can greatly be reduced.

HALT Mode

When the CPU executes the halt instruction, it suspends the program execution and enters the HALT mode.

The CPU supports two types of HALT modes (basic HALT mode and HALT2 mode) and either can be selected using the HLT2OP (D3) / Clock option register (0x40190).

The CPU stops operating in basic HALT mode, so the amount of current consumption can be reduced. The internal peripheral circuits including the oscillation circuit keep operating in basic HALT mode.

HALT2 mode stops the external bus control functions including DMA and the bus clock as well as the CPU similar to basic HALT mode. Consequently, HALT2 mode realizes more power saving than the basic HALT mode.

The HALT mode is canceled by an initial reset or an interrupt including NMI. This mode is useful for saving power when waiting for an external input or completion of the peripheral circuit operations that do not need to execute the CPU.

The CPU transits to program execution status through trap processing when the HALT mode is canceled by an interrupt and executes the interrupt processing routine. The trap processing of the CPU saves the address of the instruction that follows the executed halt instruction into the stack. Therefore, when the interrupt processing routine is terminated by the reti instruction, the program flow returns to the instruction that follows the halt instruction. Note that the HALT mode cannot be canceled with an interrupt factor except for reset and NMI if the PSR is set into interrupt disabled status.

SLEEP Mode

When the CPU executes the slp instruction, it suspends the program execution and enters SLEEP mode. In SLEEP mode, the CPU and the internal peripheral circuits including the high-speed (OSC3) oscillation circuit stop operating. Thus SLEEP mode can greatly reduce current consumption in comparison to HALT mode. Moreover, the low-speed (OSC1) oscillation circuit and clock timer do not stop operating. The clock function keeps operating in SLEEP mode.

SLEEP mode is canceled by an initial reset or an interrupt (NMI, clock timer interrupt, external interrupt such as a key entry). Note that other interrupts by the internal peripheral circuits that use the OSC3 clock cannot be used for canceling SLEEP mode.

The CPU transits to program execution status through trap processing when the SLEEP mode is canceled by an interrupt and executes the interrupt processing routine. The trap processing of the CPU saves the address of the instruction that follows the executed slp instruction into the stack. Therefore, when the interrupt processing routine is terminated by the reti instruction, the program flow returns to the instruction that follows the slp instruction. Note that SLEEP mode cannot be canceled with an interrupt factor except for reset and NMI if the PSR is set into interrupt disabled status.

B-II-2-2 EPSON S1C33T01 FUNCTION PART

Notes on Standby Mode

Interrupts

The standby mode can be canceled by an interrupt. Therefore, it is necessary to enable the interrupt to be used for canceling the standby mode before setting the CPU in the standby mode. It is also necessary to set the IE (interrupt enable) and IL (interrupt level) bits in the PSR to a condition that can accept the interrupt. Otherwise, the standby mode cannot be canceled even when an interrupt occurs. Refer to "ITC (Interrupt Controller)", for interrupt settings.

Oscillation circuit

The high-speed (OSC3) oscillation circuit stops in SLEEP mode and restarts oscillating when SLEEP mode is canceled. If the CPU had operated with the OSC3 clock before entering SLEEP mode, the CPU restarts operating with the OSC3 clock immediately after canceling SLEEP mode. However, the OSC3 oscillation needs appropriate stabilization time (10 ms max. under the standard condition in 3.3 V). To restart the CPU after the oscillation stabilizes, a programmable interval can be inserted between cancellation of SLEEP mode and starting the CPU operation. Refer to "CLG (Clock Generator)", for details.

The oscillation start time of the high-speed (OSC3) oscillation circuit varies according to the components to be used, board pattern and operating environment. The interval must be set to allow enough margin.

BCU

When the CPU enters the standby mode, the BCU (bus control unit) stops after the current bus cycle has completed. All the chip enable signals are negated.

In basic HALT mode, the BCLK (bus clock) signal is output and DRAM refresh cycles are generated. DMA also operates.

In HALT2 or SLEEP mode, the BCLK signal stops, therefore DRAM refresh cycles cannot be generated and DMA stops.

Additional

The contents of the CPU registers and input/output port status are retained in the standby mode. Almost all control and data registers of the internal peripheral circuits are also retained, note, however, some registers may be changed at the transition to SLEEP mode. Refer to the section of each peripheral circuit for other precautions.

Test Mode

The C33 Core Block has the ICEMD pin for testing the chip. When this pin is set to High, the IC enters the following state:

- All output pins go into high-impedance state except for the clock output pins (OSC2: H, OSC4 H, PLLC: L).
- Clock inputs are disabled. OSC1, OSC3 and PLL stop operating. OSC2: H, OSC4 H, PLLC: L
- All the pull-up and pull-down resistors enter an inactive state.

Leave this pin open or connect to Vss for normal operation. The ICEMD pin has a built-in pull-down resistor.

Debug Mode

The C33 Core Block supports the debug mode.

The debug mode is a CPU function, and realizes single step operation and break functions in the chip itself. Refer to the "S1C33000 Core CPU Manual" for details of the debug mode and the functions.

Area 2 in the memory map can only be accessed in the debug mode.

In the debug mode, the OSC3 clock is used as the CPU operating clock. Therefore, do not stop the high-speed (OSC3) oscillation circuit when using the debugging functions. Furthermore, only the C33 Core Block operates in the debug mode and other internal peripheral circuits stop operating.

Trap Table

Table 2.1 shows the trap table in the C33 Core. Refer to the "S1C33000 Core CPU Manual" for details of exceptions and Section II-5 in this manual, "ITC (Interrupt Controller)", for interrupts.

Table 2.1 Trap Table

	Table 2.1 Trap Table									
HEX No.	Vector number (Hex address)	Exception/interrupt name	Exception/interrupt factor	IDMA Ch.	Priority					
0	0(Base)	Reset	Low input to the reset pin	_	High					
	1–3	reserved	-	_	↑					
4	4(Base+10)	Zero division	Division instruction	_						
5	5	reserved	-	_						
6	6(Base+18)	Address error exception	Memory access instruction	_						
7	0x0 or 0x60000	Debugging exception	brk instruction, etc.	_						
8	8(Base+1C)	NMI	Low input to the NMI pin	_						
	9–11	reserved	_	_						
С	12(Base+30)	Software exception 0	int instruction	_						
D	13(Base+34)	Software exception 1	int instruction	_						
Е	14(Base+38)	Software exception 2	int instruction	_						
F	15(Base+3C)	Software exception 3	int instruction	_						
10	16(Base+40)	Port input interrupt 0	Edge (rising or falling) or level (High or Low)	1						
11	17(Base+44)	Port input interrupt 1	Edge (rising or falling) or level (High or Low)	2						
12	18(Base+48)	Port input interrupt 2	Edge (rising or falling) or level (High or Low)	3						
13	19(Base+4C)	Port input interrupt 3	Edge (rising or falling) or level (High or Low)	4						
14	20(Base+50)	Key input interrupt 0	Rising or falling edge	_						
15	21(Base+54)	Key input interrupt 1	Rising or falling edge	_						
16	22(Base+58)	High-speed DMA Ch.0	High-speed DMA Ch.0, end of transfer	5						
17	23(Base+5C)	High-speed DMA Ch.1	High-speed DMA Ch.1, end of transfer	6						
18	24(Base+60)	High-speed DMA Ch.2	High-speed DMA Ch.2, end of transfer	_						
19	25(Base+64)	High-speed DMA Ch.3	High-speed DMA Ch.3, end of transfer	_						
1A	26(Base+68)	IDMA	Intelligent DMA, end of transfer	_						
	27–29	reserved	_	_						
1E	30(Base+78)	16-bit programmable timer 0	Timer 0 comparison B	7						
1F	31(Base+7C)		Timer 0 comparison A	8						
	32–33	reserved	-	_						
22	34(Base+88)	16-bit programmable timer 1	Timer 1 comparison B	9						
23	35(Base+8C)		Timer 1 comparison A	10						
	36–37	reserved	-	_						
26	38(Base+98)	16-bit programmable timer 2	Timer 2 comparison B	11						
27	39(Base+9C)		Timer 2 comparison A	12						
	40–41	reserved	_	T _						
2A	42(Base+A8)	16-bit programmable timer 3	Timer 3 comparison B	13						
2B	43(Base+AC)		Timer 3 comparison A	14						
	44–45	reserved	-	1 -						
2E	46(Base+B8)	16-bit programmable timer 4	Timer 4 comparison B	15						
 2F	47(Base+BC)		Timer 4 comparison A	16						
	48–49	reserved	-	-						
32	50(Base+C8)	16-bit programmable timer 5	Timer 5 comparison B	17						
33	51(Base+CC)	programmable time o	Timer 5 comparison A	18						
34	52(Base+D0)	8-bit programmable timer	Timer 0 underflow	19						
35	53(Base+D4)	- In programmable affici	Timer 1 underflow	20						
36	54(Base+D8)		Timer 2 underflow	21						
37	55(Base+DC)		Timer 3 underflow	22						
38	56(Base+E0)	Serial interface Ch.0	Receive error							
39	57(Base+E4)	Conditinionado On.0	Receive buffer full	23						
3A	58(Base+E8)		Transmit buffer empty	24	\downarrow					
	50(Base+L6)	reserved	_		↓ Low					
	J 5 3	10001760			LOW					

Table 2.1 Trap Table (continue)

HEX No.	Vector number (Hex address)	Exception/interrupt name	Exception/interrupt factor	IDMA Ch.	Priority
3C	60(Base+F0)	Serial interface Ch.1	Receive error	_	High
3D	61(Base+F4)	Genal interface on 1	Receive buffer full	25	↑g.ii
3E	62(Base+F8)		Transmit buffer empty	26	'
- OL	63	reserved	_	_	
40	64(Base+100)	A/D converter	A/D converter, end of conversion	27	
41	65(Base+104)	Clock timer	Falling edge of 32 Hz, 8 Hz, 2 Hz or 1 Hz signal		
71	00(Da301104)	Clock unici	1-minuet, 1-hour or specified time count up		
	66–67	reserved	-		
44	68(Base+110)	Port input interrupt 4	Edge (rising or falling) or level (High or Low)	28	
45	69(Base+114)	Port input interrupt 5	Edge (rising or falling) or level (High or Low)	29	
46	70(Base+118)	Port input interrupt 6	Edge (rising or falling) or level (High or Low)	30	
47	71(Base+11C)	Port input interrupt 7	Edge (rising or falling) or level (High or Low)	31	
48	72(Base+120)	8-bit programmable timer	Timer 4 underflow	32	
49	73(Base+124)	o an programmable unio	Timer 54 underflow	33	
	74-75	reserved	_	_	
4C	76(Base+130)	Serial interface Ch.2	Receive error	_	
4D	77(Base+134)	Conditionado Oniz	Receive buffer full	34	
4E	78(Base+138)		Transmit buffer empty	35	
	79	reserved	-	_	
50	80(Base+140)	Serial interface Ch.3	Receive error	_	
51	81(Base+144)	Conditionade onle	Receive buffer full	36	
52	82(Base+148)		Transmit buffer empty	37	
	83	reserved	-	_	
54	84(Base+150)	Port input interrupt 8	Edge (rising or falling) or level (High or Low)	38	
55	85(Base+154)	Port input interrupt 9	Edge (rising or falling) or level (High or Low)	39	
56	86(Base+158)	Port input interrupt 10	Edge (rising or falling) or level (High or Low)	40	
57	87(Base+15C)	Port input interrupt 11	Edge (rising or falling) or level (High or Low)	41	
58	88(Base+160)	Port input interrupt 12	Edge (rising or falling) or level (High or Low)	42	
59	89(Base+164)	Port input interrupt 13	Edge (rising or falling) or level (High or Low)	43	
5A	90(Base+168)	Port input interrupt 14	Edge (rising or falling) or level (High or Low)	44	
5B	91(Base+16C)	Port input interrupt 15	Edge (rising or falling) or level (High or Low)	45	
- 05	92-93	reserved		-	
5E	94(Base+178)	16-bit programmable timer 6	Timer 6 comparison B	46	
5F	95(Base+17C)	10-bit programmable timer 0	Timer 6 comparison A	47	
	96-97	reserved	_		
62	98(Base+188)	16-bit programmable timer 7	Timer 7 comparison B	48	
63	99(Base+18C)	10-bit programmable timer 7	Timer 7 comparison A	49	
	100-101	reserved	-	-	
66	102(Base+198)	16-bit programmable timer 8	Timer 8 comparison B	50	
67	103(Base+19C)	10 St programmable timer 0	Timer 8 comparison A	51	
	104-105	reserved	-	_	
6A	106(Base+1A8)	16-bit programmable timer 9	Timer 9 comparison B	52	
6B	107(Base+1AC)	10 on programmable limer 3	Timer 9 comparison A	53	
6C	108(Base+1B0)	Single-master I ² C-bus Ch. 0	Command complete/error occurred	-	
6D	109(Base+1B4)	oringio madion i O-bud On. U	Read DMA request	54	
6E	110(Base+1B8)		Write DMA request	55	
	111	reserved	_	-	
70	112(Base+120)	Single-master I ² C-bus Ch. 1	Command complete/error occurred	_	
71	113(Base+120)	omgio master i o-bas on. I	Read DMA request	56	
72	114(Base+120)		Write DMA request	57	1
	115	reserved	_	-	↓ Low
1	1			1	LOW

^{| 115 |} reserved | - | * Base = Set value in the TTBR register (0x48134 to 0x48137); 0xC00000 by default.

THIS PAGE IS BLANK.

II-3 INITIAL RESET

Pins for Initial Reset

Table 3.1 shows the pins used for initial reset.

Table 3.1 Pins for Initial Reset

Pin name	I/O	Function			
#RESET	ı	nitial reset input pin (Low active)			
		w: Resets the CPU.			
#MNI	ı	MI request input pin			
		nis pin is also used for selecting a reset method.			
		ligh: Cold start			
		Low: Hot start			

The chip is reset when the #RESET pin goes low and starts operating at the rising edge of the reset signal. The CPU and internal peripheral circuits are initialized while the #RESET pin is low.

Cold Start and Hot Start

The CPU supports two initial reset methods: cold start and hot start. The #MNI pin is used with the #RESET pin to set this condition.

The differences between cold start and hot start are shown in Table 3.2.

Table 3.2 Differences between Cold Start and Hot Start

Setup contents	Cold start	Hot start	
Reset condition	#RESET = low & #MNI = high	#RESET = low & #MNI = low	
CPU: PC	The vector at the boot address is loaded to the PC.		
CPU: PSR	All the PSR bits	s are reset to 0.	
CPU: Other registers	Undefined		
CPU: Operating clock	The CPU operates with the OSC3 clock.		
External bus status (0x48120–0x4813F)	Initialized	Status is retained.	
Oscillation circuit	Both the OSC1 and OSC3 circuits start oscillating.		
I/O pin status (0x402C0-0x402DF,	Initialized Status is retained		
0x40300-0x40311)			
Other peripheral circuit	Initialized of	or undefined	

Since cold start initializes all the internal peripheral circuits as well as the CPU, it is useful as a power-on reset. Hot start initializes the CPU and peripheral circuits, but does not reset the bus control unit and the input, output and I/O port status. It is useful as a reset that maintains the external memory, external I/O and the port status.

The #NMI pin that specifies the reset method should be set following the timing chart shown in Figure 3.1.




Figure 3.1 Setup of pad_rset_x and #MNI Pins

Power-on Reset

Be sure to reset (cold start) the chip after turning on the power to start operating.

Since the #RESET pin is directly connected to an input gate, a power-on reset circuit should be configured outside the chip.

An initial reset (#RESET = low) turns the high-speed (OSC3) oscillation circuit on. The CPU starts operating with the OSC3 clock at the rising edge of the reset signal. The high-speed (OSC3) oscillation circuit takes time (10 ms max. under the standard condition in 3.3 V) for the oscillation to stabilize, therefore initial reset must be released after an appropriate oscillation-stabilization time has passed in order to start up the CPU without fault. The initial reset pulse width must be exceeded the oscillation-stabilization time.

Figure 3.2 shows a power-on reset timing chart.




Figure 3.2 Power-on Reset Timing

Maintain the #RESET pin at 0.1•VDD or less (low level) after turning the power on until the supply voltage rises at least to the oscillation start voltage (3.0 V). Furthermore, maintain the #RESET pin at 0.5•VDD or less until the high-speed (OSC3) oscillation circuit stabilizes oscillating.

Note: The OSC3 oscillation start time varies due to the elements used, board pattern and operating environment, therefore allow enough margin for the reset-release time. Refer to "Oscillation Characteristics", in which an example of oscillation start time is provided.

Reset Pulse

A low pulse can be input to the #RESET pin for resetting the chip being operated.

The minimum reset pulse width is provided in "AC Characteristics". Be sure to input a pulse that has a pulse width longer than the minimum value.

To reset the chip when the high-speed (OSC3) oscillation circuit is in off status, the pulse width must be extended until the oscillation stabilizes similarly to the power-on reset. Be aware that a short reset pulse may cause an operation error.

Boot Address

When the core CPU is initially reset, it reads the reset vector (program start address) from the boot address (0x0C00000) and loads the vector to the PC (program counter). Then the CPU starts executing the program from the address when the #RESET pin goes high.

The trap table in which trap vectors for interrupts and other trap factors are written also begins from the boot address by the default setting. (Refer to the "S1C33000 Core CPU Manual" for details of the trap table.)

The trap table base address can also be changed to a 1KB boundary address using the TTBR register (0x48134 to 0x48137).

Notes Related to Initial Reset

Core CPU

Since the all registers except for the PC and PSR are indeterminate at initial reset, they should be initialized by a program. In particular, the SP (stack pointer) must be initialized before accessing the stack area. NMI requests are disabled until any value is written to the SP. The initialization is necessary when the CPU is cold-started.

Internal RAM

The contents of the internal RAM are indeterminate at initial reset. Initialize the area to be used if necessary.

High-speed (OSC3) oscillation circuit

An initial reset activates the high-speed (OSC3) oscillation circuit and the CPU starts operating with the OSC3 clock after the initial reset is released. In order to prevent a malfunction of the CPU due to an unstabilized clock, the #RESET pin must be maintained at low until the OSC3 oscillation stabilizes when performing a power-on reset or resetting while the high-speed (OSC3) oscillation circuit is stopped.

Low-speed (OSC1) oscillation circuit

A power-on reset or an initial reset when the low-speed (OSC1) oscillation circuit is off starts the OSC1 oscillation. The low-speed (OSC1) oscillation circuit takes a longer stabilization time (3 sec max. under the standard condition) than the high-speed (OSC3) oscillation circuit. In order to prevent a malfunction due to an unstabilized clock, do not use the OSC1 clock until the stabilization time has passed.

BCU (Bus Control Unit)

Cold-start initializes the control registers for the BCU (bus control unit). Therefore, it is necessary to set up all the bus conditions.

Hot-start retains the previous bus conditions before an initial reset.

Input/output ports and input/output pins

Cold start initializes the control and data registers for the input and I/O ports.

Hot start retains the contents of the control registers and input/output pin status before an initial reset. However, when the pins are used for the internal peripheral circuits, it is necessary to set up the control registers of the peripheral circuit because they are initialized by an initial reset.

Other internal peripheral circuits

The control and data registers of peripheral circuits other than those listed above are initialized with the predefined values or become indeterminate regardless of the reset method (cold start or hot start). Therefore, it is necessary to set up the peripheral circuit conditions.

Refer to the I/O maps or explanation of each peripheral circuit section for initial settings of the peripheral circuits.

II CORE BLOCK: INITIAL RESET

THIS PAGE IS BLANK.

II-4 BCU (Bus Control Unit)

The BCU (Bus Control Unit) provides an interface for external devices and on-chip user logic block. The types and sizes of memory and peripheral I/O devices can be set for each area of the memory map and can be controlled directly by the BCU. This unit also supports a direct interface for DRAM and burst ROM. This chapter describes how to control the external and internal system interface, and how it operates.

Note: The control registers of the external system interface shown in this chapter are mapped to the internal 16-bit I/O area. Therefore, the addresses of these control registers are indicated by halfword (16-bit) addresses unless otherwise specified. Note that the control registers can be accessed in bytes, half-words, or words.

Pin Assignment for External System Interface

I/O Pin List

External I/O pins

Table 4.1 lists the pins used for the external system interface.

Table 4.1 I/O Pin List

Pin name	I/O	Function	
A[0]/#BSL	0	Address bus (A0) / Bus strobe (Low-byte)	
A[23:1]	0	Address bus (A1–A23)	
D[15:0]	I/O	Data bus (D0–D15)	
#CE10EX	0	Area 10 external memory chip enable	
#CE10IN	0	Area 10 chip enable for internal ROM emulation mode	
#CE9/#CE17	0	Area 9/17 chip enable	
#CE8/#RAS1/#CE14/#RAS3	0	Area 8/14 chip enable / DRAM Row strobe	
#CE7/#RAS0/#CE13/#RAS2	0	Area 7/13 chip enable / DRAM Row strobe	
#CE6	0	Area 6 chip enable	
#CE5/#CE15	0	Area 5/15 chip enable	
#CE4/#CE11	0	Area 4/11 chip enable	
#CE3	0	Area 3 chip enable for ROM emulation mode	
#RD	0	Read signal	
#EMEMRD	0	Read signal for area 3/10 emulation mode	
#WRL/#WR/#WE	0	Write (Low-byte) / Write / DRAM write	
#WRH/#BSH	0	Write (High-byte) / Bus strobe (High-byte)	
#HCAS	0	DRAM column address strobe (High-byte)	
#LCAS	0	DRAM column address strobe (Low-byte)	
BCLK	0	Bus clock output	
#BUSREQ/#CE6/P34	I/O	Bus release request / Area 6 chip enable / I/O port	
#BUSACK/P35	0	Bus request acknowledge / I/O port	
#WAIT/#CE4&5/P30	I/O	Wait cycle request / Areas 4&5 chip enable / I/O port	
#DRD/P20	0	DRAM read signal / I/O port	
#DWE/P21	0	DRAM write (Low-byte) / I/O port	
#X2SPD	ı	CPU - BCLK clock ratio	
		1: CPU clock = Bus clock, 0: CPU clock = Bus clock x 2	
EA10MD[1:0]	1	Area 10 boot mode selection	
		11: External ROM, 10: Internal ROM, 01: OTP, 00: Internal ROM emulation	
EA3MD	ı	Area 3 mode selection	
		1: Internal ROM mode, 0: Emulation mode	

User interface signals

Table 4.2 List of User Interface Signals

Signal name	I/O	Cell	Function	
Oignai name		name	T different	
U_ADDR [0]	0	XBF4	• When address bus (A0)/SBUSST (D3/0x4812E) = "0" (default)	
			When the bus strobe (lower byte) signal (#BSH)/SBUSST (D3/0x4812E) = "1"	
U_ADDR [23:1]	0	XBF4	Address bus (A1 to A23)	
U_DOUT [15:0]	0	XBF4	Output data bus	
			This bus is used when the CPU writes data to user logic.	
U_DIN [15:0]	ı	XAO22V	Input data bus	
			This bus is used when the CPU reads from user logic.	
U_CE10_X	0	XBF4	Areas 4 to 10 chip enable signals	
U_CE9_X			These signals go low when the CPU accesses the user logic circuits allocated to areas 4 through	
U_CE8_X U_CE7_X			10.	
U_CE6_X				
U_CE5_X				
U_CE4_X				
U_WRL_X	0	XBF4	When the write (lower byte) signal (#WRL)/SBUSST (D3/0x4812E) = "0" (default)	
			• When the write signal (#WRL)/SBUSST (D3/0x4812E) = "1"	
			This signal goes low when the CPU writes the low-order 8 bits of data to the user logic.	
U_WRH_X	0	XBF4	• When the write (upper byte) signal (#WRH)/SBUSST (D3/0x4812E) = "0" (default)	
			• When the bus strobe (upper byte) signal (#BSH)/SBUSST (D3/0x4812E) = "1"	
			This signal goes low when the CPU writes the high-order 8 bits of data to the user logic.	
U_RD_X	0	XBF4	• Read signal	
			This signal goes low when the CPU reads data from the user logic.	
U_WAIT_X	I	XAO22V	Wait cycle request input	
			User logic can request wait cycles by setting this signal low.	
U_P3_PIN [5:0]	0	XBF2	The port P 3x, 2x, 1x, and 0x signals, and the port K 5x signal	
U_P2_PIN [7:0]			These signals report the values of the ports to the user logic.	
U_P1_PIN [6:5]				
U_P1_PIN [4:3]				
U_P1_PIN [2]				
U_P1_PIN [1:0]				
U_P0_PIN [7:0] U_K5_PIN [4:0]				
U_BUSMD [2:0]	0	XBF2	Bus cycle test data signal	
U_BUSSZ [1:0]	0	XBF2	Bus size signal	
U BCLK	0	XBF4	Bus clock	
			The user logic can use the bus clock (BCLK) signal.	
U_OS1CLK	0	XBF4	Low-speed oscillator circuit (OSC1) output	
			This signal can be used as the user logic clock source.	
U OS3CLK	0	XBF4	High-speed oscillator circuit (OSC3) output	
_			This signal can be used as the user logic clock source.	
U_PLLCLK	0	XBF4	PLL circuit output	
U_CPUCLK	0	XCRBF6	CTS clock	
U_RST_X	0	XBF4	Reset signal	
			This signal reports the reset timing to the user logic.	
TST_USER	0	XBF2	User circuit test mode	
TST_TA	0	XBF16	I/O cell TA pin connection signal	
TST_TE_X	0	XBF16	I/O cell TE pin connection signal	
TST_TS	0	XBF16	I/O cell TS pin connection signal	

The internal bus signals are available when an internal access area is set using the BCU register.

The bus conditions can be programmed using the BCU registers similar to the external bus.

Combination of System Bus Control Signals

The bus control signal pins that have two or more functions have their functionality determined when an interface method is selected by a program. The BCU contains an ordinary external system interface (two interface method are supported) and a DRAM interface.

Table 4.3 Interface Selection

Interface type	Interface method	Control bit
External system interface	A0 system (default)	SBUSST(D3/0x4812E) = "0"
	#BSL system	SBUSST(D3/0x4812E) = "1"
DRAM interface	2CAS system (fixed)	None

SBUSST is initialized to "0" at cold start.

When the IC is hot-started, these bits retain their status before the chip was reset.

Table 4.4 shows combinations of control signals classified by each interface method.

Table 4.4 Combinations of Bus Control Signals

External sy	DRAM interface	
A0 system	#BSL system	2CAS system
A0	#BSL (little endian) / #BSH (big endian) *1	ı
#WRL	#WR	#WE
#WRH	#BSL (little endian) / #BSH (big endian) *1	_
_	_	#HCAS
_	_	#LCAS
#CEx	#CEx	#RASx *2

^{*1} In the #BSL system, the A0 and #WRH pin functions change according to the endian selected (little endian or big endian).

^{*2} When using DRAM, the #CE output pins in areas 7-8 (areas 13-14) function as the #RAS1-2 (#RAS3-4) pins.

Memory Area

Memory Map

Figure 4.1 shows the memory map supported by the BCU.

Area	Address	
Area 9	0x0BFFFFF	
SRAM type		External memory (4MB)
Burst ROM type		External memory (4MB)
8 or 16 bits	0x0800000	
Area 8	0×07 FFFFF	
SRAM type		External memory (2MB)
DRAM type		External memory (2MB)
8 or 16 bits	0x0600000	
Area 7	0×05 FFFFF	
SRAM type		External memory (2MB)
DRAM type		External memory (2MB)
8 or 16 bits	0x0400000	
Area 6	0×03 FFFFF	External I/O (16-bit device)
SRAM type	0x0380000	External i/o (10 bit device)
	0x037FFFF	External I/O (8-bit device)
	0x0300000	External I/O (0 bit dovice)
Area 5	$0 \times 02 FFFFF$	
SRAM type		External memory (1MB)
8 or 16 bits		External memory (TVID)
	0x0200000	
Area 4	0x01FFFFF	
SRAM type		External memory (1MB)
8 or 16 bits		External memory (TWD)
	0x0100000	
Area 3	0×00	(Reserved)
16 bits		For middleware use
Fixed at 1 cycle		1 of illiquieware use
	0x0080000	
Area 2	0x007FFFF	(Reserved)
16 bits		For CPU core or debug mode
Fixed at 3 cycles		Tor or o core or debug mode
	0x0060000	
Area 1	0x005FFFF	(Mirror of internal I/O)
8, 16 bits	0x0050000	, , , , , , , , , , , , , , , , , , , ,
2 or 4 cycles	0x004FFFF	Internal I/O
	0x0040000	
	0x003FFFF	(Mirror of internal I/O)
	0x0030000	, ,
Area 0	0x002FFFF	
32 bits		Internal RAM
Fixed at 1 cycle		
	0x0000000	

Area	Address	
Area 18	0xFFFFFFF	
SRAM type	0xD000000	
8 or 16 bits	0xCFFFFFF	External memory (16MB)
	0xC000000	External memory (Tolvib)
Area 17	0xBFFFFFF	
SRAM type	0x9000000	
8 or 16 bits	0x8FFFFFF	External memory (16MB)
	0x8000000	External money (Towns)
Area 16	0x7FFFFFF	
SRAM type	0x7000000	
8 or 16 bits	0x6FFFFFF	External memory (16MB)
	0x6000000	zatema memery (remz)
Area 15	0x5FFFFFF	
SRAM type	0x5000000	
8 or 16 bits	$0 \times 4 FFFFFF$	External memory (16MB)
	0x4000000	zwemar memery (remz)
Area 14	0x3FFFFFF	
SRAM type		External memory (16MB)
DRAM type		External montery (Tetal2)
8 or 16 bits	0x3000000	
Area 13	0x2FFFFFF	
SRAM type		External memory (16MB)
DRAM type		External momery (Telvie)
8 or 16 bits	0x2000000	
Area 12	0x1FFFFFF	
SRAM type		External memory (8MB)
8 or 16 bits		External memory (owb)
	0x1800000	
Area 11	0x17FFFFF	
SRAM type		External memory (8MB)
8 or 16 bits		External memory (GIVID)
	0x1000000	
Area 10	0x0FFFFFF	
SRAM type		External memory (4MB)
Burst ROM type		External memory (FIVID)
8 or 16 bits	0x0C00000	

Figure 4.1 Memory Map

Basically, Areas 0 to 3 are internal memory areas and Areas 4 to 18 are external memory areas.

Area 0 is normally used for a built-in RAM. Memory is allocated from the start area 0.

Area 1 is reserved for the I/O memory of the on-chip functional blocks. Address 0x0040000 to address 0x004FFFF are used as the control registers and address 0x0050000 to 0x005FFFF are used as the mirror area.

Area 2 is used in debug mode only and it cannot be accessed in user mode (normal program execution status).

Area 3 is reserved for S1C33 middlewares.

Area 4 to 18 can also be configured as internal memory areas using the control register and they can be used for user logic circuits.

External Memory Map and Chip Enable

The BCU has a 24-bit external address bus (A[23:0]) and a 16-bit external data bus (D[15:0]), allowing an address space of up to 16MB to be accessed with one chip enable signal. By default, the address space is divided into 11 areas (areas 0 to 10) for management purposes. Of these, areas 4 to 10 are open to an external system, each provided with an independent chip-enable pin (#CE[10:4]).

The C33 Core Block is limited to 24 available pins for the address bus and 7 pins for the #CE output due to its package structure. However, the #CE[4:10] output pins can be switched to the high-order area chip enable output pins as shown in Table 4.5 using software. CEFUNC[1:0] (D[A:9]) / DRAM timing set-up register (0x48130) is used for this switching.

Table 4.5 Switching of #CE Output

Pin	CEFUNC = "00"	CEFUNC = "01"	CEFUNC = "1x"
#CE4	#CE4	#CE11	#CE11+#CE12
#CE5	#CE5	#CE15	#CE15+#CE16
#CE6	#CE6	#CE6	#CE7+#CE8
#CE7/#RAS0	#CE7/#RAS0	#CE13/#RAS2	#CE13/#RAS2
#CE8/#RAS1	#CE8/#RAS1	#CE14/#RAS3	#CE14/#RAS3
#CE9	#CE9	#CE17	#CE17+#CE18
#CE10EX	#CE10EX	#CE10EX	#CE9+#CE10EX

(Default: CEFUNC = "00")

The high-order areas that are made available for use by writing "01" to CEFUNC can be larger in size than the default low-order areas. For example, when using DRAM in default settings, the available space is 4MB in areas 7 and 8. However, if areas 13 and 14 are used, up to 32MB of DRAM can be used. The same applies to the other areas. Furthermore, when CEFUNC is set to "10" or "11", five chip enable signals are expanded into two area size. Although the C33 Core Block has only 24 address output pins, it features 28-bit internal address processing. Figure 4.2 shows a memory map for an external system.

Area	Address		Area	Address	
Area 10 (#CE10)	0x0FFFFFF		Area 17 (#CE17)	0xBFFFFFF	(Mirror of External memory 6)
SRAM type		External memory 6 (4MB)	SRAM type	0x9000000	(miner or External memory of
Burst ROM type			8 or 16 bits	0x8FFFFFF	External memory 6 (16MB)
8 or 16 bits	0x0C00000		A == = 45 (#0545)	0x8000000	
Area 9 (#CE9)	0x0BFFFFF		Area 15 (#CE15)	0x5FFFFFF	(Mirror of External memory 5)
SRAM type		External memory 5 (4MB)	SRAM type	0x5000000	, ,
Burst ROM type		=mema: memery e (2)	8 or 16 bits	0x4FFFFFF	External memory 5 (16MB)
8 or 16 bits	0x0800000			0x4000000	
Area 8 (#CE8/#RAS1)	0x07FFFFF		Area 14 (#CE14/#RAS3)	0x3FFFFFF	
SRAM type		External memory 4 (2MB)	SRAM type		External memory 4 (16MB)
DRAM type		External momery 1 (2MB)	DRAM type		External memory 1 (161412)
8 or 16 bits	0x0600000		8 or 16 bits	0x3000000	
Area 7 (#CE7/#RAS0)	0x05FFFFF		Area 13 (#CE13/#RAS2)	0x2FFFFFF	
SRAM type		External memory 3 (2MB)	SRAM type		External memory 3 (16MB)
DRAM type		External memory 3 (2MB)	DRAM type		External memory 3 (TOMB)
8 or 16 bits	0x0400000		8 or 16 bits	0x2000000	
Area 6 (#CE6)	0x03FFFFF	External I/O (16-bit device)	Area 11 (#CE11)	0x17FFFFF	
SRAM type	0x0380000	External I/O (10 bit device)	SRAM type		External memory 2 (8MB)
	0x037FFFF	External I/O (8-bit device)	8 or 16 bits		External memory 2 (6MB)
	0x0300000	External I/O (0 bit device)		0x1000000	
Area 5 (#CE5)	0x02FFFFF		Area 10 (#CE10)	0x0FFFFFF	
SRAM type		Estamal manage 2 (4MD)	SRAM type		Futornal mamor (4 (4MP)
8 or 16 bits		External memory 2 (1MB)	Burst ROM type		External memory 1 (4MB)
	0x0200000		8 or 16 bits	0x0C00000	
Area 4 (#CE4)	0x01FFFFF		Area 6 (#CE6)	0x03FFFFF	External I/O (16-bit device)
SRAM type		External mamory 1 (1MP)	SRAM type	0x0380000	External I/O (10-bit device)
8 or 16 bits		External memory 1 (1MB)		0x037FFFF	External I/O (8-bit device)
	0x0100000			0x0300000	External I/O (o-bit device)

CEFUNC = "00" CEFUNC = "01"

Area	Address	
Area 17+18 (#CE17+18)	0xFFFFFFF	(Mirror of External memory 7')
SRAM type	0xD000000	(Will of External memory 1)
8 or 16 bits	0xCFFFFFF	External memory 7' (16MB)
	0xC000000	,
	0xBFFFFFF	(Mirror of External memory 7)
	0x9000000	
	0x8FFFFFF	External memory 7 (16MB)
Areas 15–16 (#CE15+16)	0x8000000 0x7FFFFFF	
SRAM type		(Mirror of External memory 6')
8 or 16 bits	0x7000000 0x6FFFFFF	
0 01 10 013	0x6000000	External memory 6' (16MB)
	0x5FFFFFF	
	0x5000000	(Mirror of External memory 6)
	0x4FFFFFF	Future Language (40MP)
	0x4000000	External memory 6 (16MB)
Area 14 (#CE14/#RAS3)	0x3FFFFFF	
SRAM type		Firthernal manners 5 (4CMD)
DRAM type		External memory 5 (16MB)
8 or 16 bits	0x3000000	
Area 13 (#CE13/#RAS2)	0x2FFFFFF	
SRAM type		External memory 4 (16MB)
DRAM type		External memory 4 (Tolvib)
8 or 16 bits	0x2000000	
Areas 11-12 (#CE11+12)	0x1FFFFFF	
SRAM type		External memory 3 (16MB)
8 or 16 bits		External memory 5 (16MB)
	0x1000000	
Areas 9–10 (#CE9+10EX)	0x0FFFFFF	
SRAM type		External memory 2 (8MB)
Burst ROM type		
8 or 16 bits	0x0800000	
Areas 7–8 (#CE7+8)	0x07FFFFF	
SRAM type		External memory 1 (4MB)
8 or 16 bits		
	0x0400000	

CEFUNC = "10" or "11"

Figure 4.2 External System Memory Map

Furthermore, the #CE4+#CE5 and #CE6 signals can be output from the P30 and P34 terminals, respectively. This function expands the accessible area when CEFUNC is set to "01, "10" or "11".

To output the #CE4+#CE5 signal from the P30 terminal:

CFP30 (D0)/P3 function select register (0x402DC) = "1"

IOC30 (D0)/P3 I/O control register (0x402DE) = "1"

To output the #CE6 signal from the P34 terminal:

CFP34 (D4)/P3 function select register (0x402DC) = "1"

IOC34 (D4)/P3 I/O control register (0x402DE) = "1"

The P30 and P34 terminals are set for the general I/O ports at initial reset.

The P30 and P34 terminals are shared with the #WAIT input and the #BUSREQ input, respectively. Therefore, when using the #WAIT and #BUSREQ signals, there terminal cannot be used for #CE4+#CE5 and #CE6 outputs.

B-II-4-6 EPSON S1C33T01 FUNCTION PART

Using Internal Memory on External Memory Area

The BCU allows using of an internal memory in the external memory areas.

The AxxIO bit in the access control register (0x48132) is used to select either internal access or external access.

When "1" is written, the internal device will be accessed and when "0" is written, the external device is accessed (external access by default). The bit names and the corresponding areas are as follows:

A18IO (DF): Areas 17 and 18
A16IO (DE): Areas 15 and 16
A14IO (DD): Areas 13 and 14
A12IO (DC): Areas 11 and 12
A8IO (DA): Areas 7 and 8
A6IO (D9): Area 6
A5IO (D8): Areas 4 and 5

Exclusive Signals for Areas

Areas can be accessed using the exclusive signals (address strobe and read signals) as well as the common control signals.

To use these exclusive signals, they should be configured using G/A read signal control register (0x48138).

The AxxAS bit is used to enable/disable the address strobe signal, and the AxxRD bit is used to enable/disable the read signal. When "1" is written to the bit, the exclusive signal for the corresponding area(s) is enabled and when "0" is written, it is disabled (disabled by default). The bit names and the corresponding areas are as follows:

A18AS (DF), A18RD (D7): Areas 17 and 18 A16AS (DE), A16RD (D6): Areas 15 and 16 A14AS (DD), A14RD (D5): Areas 13 and 14 A12AS (DC), A12RD (D4): Areas 11 and 12 A8AS (DA), A8RD (D2): Areas 7 and 8 A6AS (D9), A6RD (D1): Area 6 A5AS (D8), A5RD (D0): Areas 4 and 5




Figure 4.3 #GAAS and #GARD Signals

The address strobe signal and the read signal are output from the P21 pin and P31 pin, respectively. Therefore, when using these signals, the pin(s) must be configured for exclusive signal output using the port function select register and port function extension register.

To output the exclusive address strobe signal #GAAS:

CFEX2 (D2)/Port function extension register (0x402DF) = "1"

To output the exclusive address strobe signal #GARD:

CFEX3 (D3)/Port function extension register (0x402DF) = "1"

These signals are common used to all the above areas, so when two or more areas are selected to output the exclusive signal, OR condition is applied.

Area 10

Area 10 is an external memory area that includes the boot address (0xC00000). This area supports four boot mode and a high-speed internal ROM can also be mapped.

Area 10 boot mode

The boot mode can be configured using the external pins EA10MD[1:0].

Table 4.6 Area 10 Boot Mode Selection

EA10MD[1:0] pins	Area 10 boot mode	
00	Internal ROM emulation mode	
01	OTP and internal ROM emulation mode	
10	Internal ROM boot mode	
11	External ROM boot mode	

Internal ROM boot mode

The CPU boots by the internal ROM mapped to area 10. The internal ROM size should be selected from among eight types (min. 16KB, max. 2MB) using the A10IR[2:0] (D[E:C])/Areas 10–9 set-up register (0x48126). This ROM begines with address 0xC00000 and can be read in one cysle the same as that of area 3. For the remained area within area 10, the external memory will be accessed if it is available.

Internal ROM emulation mode

The CPU boots by the external memory that emulates an internal ROM. This mode accesses the ROM emulation area set by the A10IR[2:0] (D[E:C])/Areas 10–9 set-up register (0x48126) using the same condition as internal ROM boot mode. The emulation memory is accessed using the #CE10IN chip enable signal.

OTP and internal ROM emulation mode

In this mode, channel 0 of IDMA starts up for transfering the program codes in the Flash memory to the high-speed SRAM immediately after an initial reset is released. Then the system boots by the SRAM. After that, this mode functions the same as internal ROM emulation mode.

Since the Flash memory and SRAM are mapped to the same address range, the Flash memory is accessed using the #CE10EX chip enable signal and the SRAM is accessed using the #CE10IN chip enable signal.

External ROM boot mode

The CPU boots by the external ROM (ROM, Flash, SRAM, etc.). This mode uses the bus condition set by the BCU registers for area 10.

Setting the internal ROM size

When a boot mode other than external ROM boot mode is used, the internal ROM or emulation memory size should be set using A10IR[2:0] (D[E:C)/Areas 10–9 set-up register (0x48126).

Table 4.7 Area 10 Internal ROM Size

A10IR2 A10IR		A10IR0	ROM size
0	0	0	16KB
0	0	1	32KB
0	1	0	64KB
0	1	1	128KB
1	0	0	256KB
1	0	1	512KB
1	1	0	1MB
1	1	1	2MB (default)

Area 10 memory map

Figure 4.4 shows the memory map of area 10.




Figure 4.4 Area 10 Memory Map

Area 3

Area 3 is an internal memory area and reserved for S1C33 middlewares.


This area can be configured with an internal ROM or an external emulation memory using A3EEN (0x48130/DB).

Table 4.8 Area 3 Mode Selection

EA3MD pin	EA3MD pin Area 3 mode	
0	Emulation mode	
1	Internal ROM mode	

System Configuration in Emulation Mode

Figure 4.5 shows a development environment example using the emulation mode.



- *2: Available only for emulation mode
- *3: General read signal for external devices
- *4: Data is transferred from Flash to SRAM when booting with OTP mode.

Figure 4.5 Development Environment Example

The emulation memory is accessed without wait state as shown in Figure 4.6.




Figure 4.6 Read Timing in Emulation Mode

In the emulation mode, the exclusive read signal #EMEMRD is used.

Setting External Bus Conditions

The type, size, and wait conditions of a device connected to the external bus can be individually set for each area using the control register (0x48120 to 0x48130). The following explains the available setup conditions individually for each area. For details on how to set the DRAM interface conditions, refer to "DRAM Direct Interface".

The control register used to set bus conditions is initialized at cold start. Therefore, please set up these registers again using software according to the external device configuration and specifications.

When the IC is hot-started, the setup contents and pins retain their previous status before a reset.

Setting Device Type and Size

Table 4.9 shows the types of devices that can be connected directly to each area.

T-61- 40	Davidad	T
Table 4.9	Device	i vbe

Area	SRAM type	DRAM type	Burst ROM type	OM type Control bit	
18–15	0	X	X	None	
14	0	0	X A14DRA(D8)/Areas 14–13 set-up register(0x48122		
13	0	0	X	A13DRA(D7)/Areas 14–13 set-up register(0x48122)	
12,11	0	X	X	None	
10	0	X	0	A10DRA(D8)/Areas 10–9 set-up register(0x48126)	
9	0	X	0	A9DRA(D7)/Areas 10-9 set-up register(0x48126)	
8	0	0	X	A8DRA(D8)/Areas 8–7 set-up register(0x48128)	
7	0	0	X	A7DRA(D7)/Areas 8-7 set-up register(0x48128)	
6–4	0	X	Χ	None	

O: Can be connected X: Cannot be connected

When connecting burst ROM or DRAM, write "1" to each corresponding control bit. These control bits are reset to "0" (SRAM type) at cold start.

The device size can be set to 8 or 16 bits once every two areas except for area 6. Area 6 alone has its first half (0x300000–0x37FFFF) fixed to an 8-bit device and the second half (0x380000–0x3FFFFF) fixed to a 16-bit device.

Table 4.10 Device Size Control Bits

	Table 4.10 Device Gize Control Dits
Area	Control bit
18, 17	A18SZ(DE)/Areas 18–15 set-up register(0x48120)
16, 15	A16SZ(D6)/Areas 18–15 set-up register(0x48120)
14, 13	A14SZ(D6)/Areas 14–13 set-up register(0x48122)
12, 11	A12SZ(D6)/Areas 12–11 set-up register(0x48124)
10, 9	A10SZ(D6)/Areas 10–9 set-up register(0x48126)
8, 7	A8SZ(D6)/Areas 8-7 set-up register(0x48128)
5, 4	A5SZ(D6)/Areas 6-4 set-up register(0x4812A)

At cold start, each area by default is set to 16 bits.

When using an 8-bit device, write "1" to the control bit.

Note: The BCU supports 16-bit burst ROM. Therefore, when connecting burst ROM to area 10 or area 9, do not set the device size to 8 bits (A10SZ = "1").

For differences in bus operation due to the device size and access data size, refer to "Bus Operation of External Memory".

Setting SRAM Timing Conditions

The areas set for the SRAM allow wait cycles and output disable delay time to be set.

Number of wait cycles: 0 to 7 (incremented in units of one cycle)

Output disable delay time: 0.5, 1.5, 2.5, 3.5 cycles

This selection can be made once every two areas except for area 6.

Table 4.11 Timing Condition Setting Bits (for SRAM type)

Area	Number of wait cycles	Output disable delay time	Control register
18, 17	A18WT[2:0](D[A:8])	A18DF[1:0](D[D:C])	Areas 18–15 set-up register(0x48120)
16, 15	A16WT[2:0](D[2:0])	A16DF[1:0](D5:4])	Areas 18-15 set-up register(0x48120)
14, 13	A14WT[2:0](D[2:0])	A14DF[1:0](D5:4])	Areas 14-13 set-up register(0x48122)
12, 11	A12WT[2:0](D[2:0])	A12DF[1:0](D5:4])	Areas 12-11 set-up register(0x48124)
10, 9	A10WT[2:0](D[2:0])	A10DF[1:0](D5:4])	Areas 10-9 set-up register(0x48126)
8, 7	A8WT[2:0](D[2:0])	A8DF[1:0](D[5:4])	Areas 8-7 set-up register(0x48128)
6	A6WT[2:0](D[A:8])	A6DF[1:0](D[D:C])	Areas 6-4 set-up register(0x4812A)
5, 4	A5WT[2:0](D[2:0])	A5DF[1:0](D[5:4])	Areas 6-4 set-up register(0x4812A)

At cold start, the number of wait cycles is set to 7 and the output disable delay time is set to 3.5 cycles. Reset up these parameters as necessary using software according to specifications of the connected device.

At hot start, these parameters retain their previous settings before a reset.

Wait cycles

When the number of wait cycles is set for an area using the control bit, the BCU extends the bus cycle for a duration equivalent to the wait cycles set when it accesses the area. Set the desired wait cycles according to the bus clock frequency and the external device's access time. Separately from the wait cycles set here, a wait request from an external device can also be accepted using the #WAIT pin. Since the settings of wait cycles using software are made once every two areas, use this external wait request function if you want the wait cycles to be controlled individually in each area or if you need 7 or more wait cycles. The #WAIT pin is shared with the P30 I/O port. For an external wait request to be accepted, write "1" to CFP30 (D0) / P3 function select register (0x402DC [Byte]) and write "1" (default = "0") to SWAIT (D0) / Bus control register (0x4812E) to enable the #WAIT pin.

For timing charts for bus cycles and when wait cycles are inserted, refer to "Bus Cycles in External System Interface".

If the number of wait cycles is set to 0 and no external wait is requested, the basic read cycle (read in byte or half-word) for the SRAM external device consists of one cycle. If wait cycles are set, because these cycles are added, the bus read cycle consists of [number of wait cycles +1] (providing that there is no external wait). On the other hand, the basic write cycle consists of at least two cycles. This does not change regardless of whether zero or one wait cycle is set. If the number of wait cycles set is 2 or more, the bus cycle is actually extended. In this case, the bus write cycle consists of [number of wait cycles +1], as in the case of read cycles (providing that there is no external wait).

Output disable delay time

In cases when a device having a long output disable time is connected, if aread cycle for that device is followed by the next access, contention for the data bus may occur. (Due to the fact the read device's data bus is not placed in the high-impedance state.) The output disable delay time is provided to prevent such data bus contention. This is accomplished by inserting a specified number of cycles between a read cycle and the next bus operation.

Check the specifications of the device to be connected before setting the output disable delay time. By default, the output disable delay time is inserted only in the following cases:

- when a read cycle from the external device that has had an output disable delay time set is followed by a
 write cycle performed by the CPU; and
- when a read cycle from the external device that has had an output disable delay time set is followed by a read cycle for a different area (including the internal device).

Conversely, no output disable delay time is inserted in the following conditions:

- · immediately after a write cycle, and
- during a successive read from the same external device.

Setting Timing Conditions of Burst ROM

Wait cycles

If burst ROM is selected for area 10 or 9, the wait cycles to be inserted in the burst read cycle can be selected in a range from 0 to 3 cycles. A10BW[1:0] (D[A:9]) / Areas 10–9 set-up register (0x48126) is used for this selection. This selection is applied simultaneously to areas 10 and 9, so wait cycles can not be chosen individually for each area. The wait cycles set at cold start is 0.

Even for a burst read, the SRAM settings of wait cycles in the first bus operation are valid. (Refer to A10WT[2:0] in the foregoing section.)

The wait cycles set by A10BW[1:0] are inserted into the burst cycles after the first bus operation.

In addition, when burst ROM is selected, no wait cycles can be inserted into the read cycle via the #WAIT pin. For writing to an area that has had burst ROM selected, an SRAM write cycle is executed. In this case, both the SRAM settings of wait cycles and those input via the #WAIT pin are valid.

Burst mode

The burst mode can be selected between an eight-consecutive-burst and a four-consecutive-burst mode. RBST8 (DD)/Bus control register (0x4812E) is used for this selection. The eight-consecutive-burst mode is selected by writing "1" to RBST8 and the four-consecutive-burst mode is selected by setting the bit to "0". At cold start, the four-consecutive-burst mode is set by default.

Bus Operation

Data Arrangement in Memory

The S1C33 Family of devices handle data in bytes (8 bits), half-words (16 bits), and words (32 bits). When accessing data in memory, it is necessary to specify a boundary address that conforms to the data size involved. Specification of an invalid address causes an address error exception. For instructions (e.g., stack manipulation or branch instructions) that rewrite the SP (stack pointer) or PC (program counter), the specified addresses are forcibly modified to appropriate boundary addresses. Therefore, no address error exception occurs in this type of instruction. For details about the address error exception, refer to the "S1C33000 Core CPU Manual".

Table 4.12 shows the data arrangement in memory, classified by data type.

Table 4.12 Data Arrangement in Memory

Data type	Arranged location
Byte data	Byte boundary address (all addresses)
Half-word data	Half-word boundary address (A[0]="0")
Word data	Word boundary address (A[1:0]="00")

The half-word and word data in memory area accessed in little-endian format by default. It can be changed to bigendian format using AxxEC (D[7:0])/Access control register (0x48132). When "1" is written to AxxEC, the corresponding area is accessed in big-endian method. The bit names and the corresponding areas are as follows:

A18EC (D7): Areas 17 and 18 A16EC (D6): Areas 15 and 16 A14EC (D5): Areas 13 and 14 A12EC (D4): Areas 11 and 12

A10EC (D3): Areas 9 and 10 ... Fixed at "0" (little-endian) for booting.

A8EC (D2): Areas 7 and 8 A6EC (D1): Area 6 A5EC (D0): Areas 4 and 5

To increase memory efficiency, try to locate the same type of data at continuous locations on exact boundary addresses in order to minimize invalid areas.

Bus Operation of External Memory

The external data bus is 16-bits wide. For this reason, more than one bus operation occurs depending on the device size and the data size of the instruction executed, as shown in Table 4.13.

Table 4.13 Number of Bus Operation Cycles

Data size to be accessed	Devise size	Number of bus operation cycles	Remarks
32 bits	16 bits	2	
16 bits	16 bits	1	
8 bits	16 bits	1	In little-endian method, the low-order byte is accessed when the LSB of the address (A[0]) is "0" or the #BSL signal is L. The high-order byte is accessed when the LSB of the address (A[0]) is "1" or the #BSH signal is H. In big-endian method, the high-order byte is accessed when the LSB of the address (A[0]) is "0" or the #BSL signal is L. The low-order byte is accessed when the LSB of the address (A[0]) is "1" or the #BSH signal is H.
32 bits	8 bits	4	In little-endian method, the 8-bit device must be connected to the low- order 8 bits of the data bus. In big-endian method, the 8-bit device must be connected to the high-order 8 bits of the data bus.
16 bits	8 bits	2	In little-endian method, the 8-bit device must be connected to the low- order 8 bits of the data bus. In big-endian method, the 8-bit device must be connected to the high-order 8 bits of the data bus.
8 bits	8 bits	1	In little-endian method, the 8-bit device must be connected to the low- order 8 bits of the data bus. In big-endian method, the 8-bit device must be connected to the high-order 8 bits of the data bus.

The following diagram shows sample bus operations where the A0 system is used.

With the BSL method, the following adjustments should be made when reading the figure.

- (1) For data reads, the operation is as shown in the figure below.
- (2) For little-endian data writes, read A0 as #BSC, and #WRH as #BSH.
- (3) For big-endian data writes, read A0 as #BSL, and #WRL as #BSH.

For information on memory connection, see Figure 4.20.

Little-endian



Destination (16-bit device)

Big-endian

3	1 So	Source (general-purpose register)							0 Bus operation									
	Byte 3	Byte 2	Byte 1	Byte 0		No.	A1	Α0	#WRH	#WRL	15	Data	a bus	0				
1	5	↓ 1 0	15	2	0	1	0	0	0	0		Byte 3	Byte 2					
Ϊ	A[1:0]=00 A[1:0]=10				Ť	2	1	0	0	0		Byte 1	Byte 0					
_																		

Destination (16-bit device)


Figure 4.7 Word Data Writing to a 16-bit Device

Little-endian

31	Destination (general-purpose register) 0							Bus operation									
	Byte 3	Byte 2		Byte 1	Byte 0		No.	A1	A0	#WRH	#WRL	15	Data	a bus	0		
15	1	2	0	15	† 1	0	1	0	0	1	1		Byte 1	Byte 0			
Ë	A[1:0)]=10	A[1:0]=00			ĬĹ	2	1	0	1	1		Byte 3	Byte 2			

Source (16-bit device)


Big-endian




Source (16-bit device)

Figure 4.8 Word Data Reading from a 16-bit Device

Little-endian



Big-endian



Destination (16-bit device)

Figure 4.9 Half-word Data Writing to a 16-bit Device




Figure 4.13 Word Data Writing to an 8-bit Device

Little-endian Destination (general-purpose register) Bus operation Byte 3 Byte 2 Byte 1 Byte 0 No. Α1 A0 #WRL Data bus **†** 2 1 Ignored Byte 0 **↑**3 0 0 2 0 1 Х Ignored Byte 1 A[1:0]=10 A[1:0]=01 A[1:0]=00 A[1:0]=11 3 Х Byte 2 0 1 Ignored 1 Source (8-bit device) Ignored Byte 3 (X: Not connected/Unused) Big-endian Destination (general-purpose register) Bus operation Byte 2 Byte 3 Byte 1 Byte 0 No. Α1 A0 #WRH #WRL Data bus 0 **†** 2 **†** 3 0 Byte 3 Ignored **1** 2 0 Byte 2 Ignored A[1:0]=01 A[1:0]=10 A[1:0]=11 3 Ignored 1 Byte 1 0 Source (8-bit device) Ignored 1 1 Byte 0 Figure 4.14 Word Data Reading from an 8-bit Device Little-endian Source (general-purpose register) Bus operation Byte 2 Byte 1 Byte 0 Byte 3 #WRH #WRL No. A0 Data bus Α1 Data retained **↓** 2 0 0 Byte 0 0 8 0 2 Χ Data retained Byte 1 A[1:0]=*1 A[1:0]=*0 (X: Not connected/Unused) Destination (8-bit device) Big-endian Source (general-purpose register) Bus operation Byte 2 Byte 1 Byte 0 Byte 3 #WRH #WRL Data bus No. Α1 A0 Data retained 1 Byte 1 **↓**2 0 0 0 **↓**1 0 8 2 1 0 0 Byte 0 Data retained A[1:0]=*0 A[1:0]=*1 (*: Uniformly 1 or 0) Destination (8-bit device) Figure 4.15 Half-word Data Writing to an 8-bit Device Little-endian Destination (general-purpose register) Bus operation Sign or Zero extension Byte 1 Byte 0 #WRH #WRL No. Α1 A0 Data bus 0 Ignored Byte 0 1 Х 2 Χ 1 Ignored Byte 1 A[1:0]=*1 A[1:0]=*0 (X: Not connected/Unused) Source (8-bit device) Big-endian Destination (general-purpose register) Bus operation Sign or Zero extension Byte 1 Byte 0 No. Α1 A0 #WRH #WRL Byte 1 0 Ignored 2 Byte 0 Ignored A[1:0]=*0 A[1:0]=*1 (*: Uniformly 1 or 0) Source (8-bit device) Figure 4.16 Half-word Data Reading from an 8-bit Device Little-endian Source (general-purpose register) Bus operation Byte 3 Byte 2 Byte 1 Byte 0 #WRH #WRL No. A0 Data bus Α1 0 **↓**1 Data retained Byte 0 A[1:0]=** (X: Not connected/Unused) Destination (8-bit device) Big-endian Source (general-purpose register) Bus operation Byte 3 Byte 2 Byte 1 Byte 0 #WRH #WRL Data bus No. Data retained **↓**1 Byte 0 1

Figure 4.17 Byte Data Writing to an 8-bit Device

0

A[1:0]=** Destination (8-bit device)




Figure 4.18 Byte Data Reading from an 8-bit Device

Bus Clock

The bus clock is generated by the BCU using the CPU system clock output from the clock generator. Figure 4.19 shows the clock system.




Figure 4.19 Clock System

Since the bus clock is generated from the CPU system clock (CPU_CLK), the following settings affect the bus clock:

- 1. Selection of an oscillation circuit (OSC3 or OSC1)
- 2. PLL configuration (OSC3_CLK x 1, x2 or x4)
- 3. CPU clock division ratio for power saving

Items 2 and 3 apply when the high-speed (OSC3) oscillation circuit is selected as the CPU clock source.

For details about the settings of the system clock, refer to "CLG (Clock Generator)".

Bus clock operation during standby is as follows:

Basic HALT mode: the BCU and bus clock continue operating. DRAM can be refreshed.

HALT2 mode: the BCU and bus clock are stopped. SLEEP mode: the BCU and bus clock are stopped.

Bus Speed Mode

The CPU - bus clock ratio can be set using the #X2SPD pin as follows:

When #X2SPD = High, x1 speed mode (CPU - bus clock ratio is 1:1) is set. The bus clock and the CPU system clock will be the same.

When #X2SPD = Low, x2 speed mode (CPU - bus clock ratio is 2 : 1) is set. In x2 speed mode, the bus clock will be dynamically varied according to the memory to be accessed.

- When an external memory area is accessed, the bus clock frequency becomes half of the CPU system clock.
- When the internal RAM/ROM area is accessed, the bus clock frequency becomes equal to the CPU system clock.

In x1 speed mode, area 1 (internal I/O area) is accessed in 4 cycles of the CPU system clock, while in x2 speed mode, the number of access cycles can be selected using A1X1MD (D3) / BCLK select register (0x4813A).

When A1X1MD = "1", area 1 is accessed in 2 cycles of the CPU system clock.

When A1X1MD = "0", area 1 is accessed in 4 cycles of the CPU system clock. (default)

Note: The x1 speed mode can be set up for each area in cases where the #X2SPD pin has been set low by setting AxxBS (D[7:0]) in the bus speed setting register (0x4813E).

Bus Clock Output

The bus clock is also output from the BCLK pin to an external device. The BCLK output clock can be selected from among four types using BCLKSEL[1:0] (D[1:0]) / BCLK select register (0x4813A).

Table 4.14 Selection of BCLK Output Clock

	rabio iii i edicolici di Delik edipat elecit									
BCLKSEL1	BCLKSEL0	Output clock								
1	1	PLL_CLK (PLL output clock)								
1	1 0 OSC3_CLK (OSC3 oscillation cl									
0	1 BCU_CLK (BCU operating clock									
0	0	CPU_CLK (CPU operating clock)								

Bus Cycles in External System Interface

The following shows a sample SRAM connection the basic bus cycles.




Figure 4.20 Sample DRAM Connection

SRAM Read Cycles

Basic read cycle with no wait mode




Figure 4.21 Basic Read Cycle with No Wait

Read cycle with wait mode

Example: When the BCU has no internal wait mode and 2 wait cycles via #WAIT pin are inserted




Figure 4.22 Read Cycle with Wait

The #WAIT signal is sampled at the falling edge of the transition of BCLK (bus clock) and when it is sampled on an inactive (high level), the read cycle is terminated.

Note: Insertion of wait cycles via the #WAIT pin is possible only when the device for bus conditions is set for SRAM, and SWAIT (D0) / Bus control register (0x4812E) is enabled for waiting.

The above example shows a read cycle when a wait mode is inserted via the #WAIT signal. A wait mode consisting of 0 to 7 cycles can also be inserted using the wait control bits. The settings of these bits can also be used in combination with the #WAIT signal. In this case as well, the #WAIT signal is sampled at the falling edge of the transition of BCLK. However, even when the #WAIT signal is inactive before the wait cycles set by the wait control bits are terminated, the read cycle is not terminated at that time.

Precaution

#CE and address hold times at the rising edge of the #RD signal

In read cycles of this BCU, the rise of the #RD signal, negating the chip enable (#CExx) signal and changing the address (A[23:0]) occur simultaneously at the same clock edge. No hold time is inserted to the chip enable and address signals. The same applies even when an output disable delay time is inserted.

Therefore when connecting a peripheral circuit, which changes its internal state by reading, to the bus, take a measure to insert a delay to the address and chip enable signals.




Figure 4.23 Trouble Case

Output disable cycle

When an output disable cycle (set with output disable delay time parameter) is inserted, the chip enable (#CExx) signal temporarily goes high. This makes an interval between the next read cycle.

Note, however, that no output disable cycle is inserted when reading is continuously performed to the area that is accessed with the same chip enable signal.

SRAM Write Cycles

Basic write cycle with no wait mode




Figure 4.24 Half-word Write Cycle with No Wait




Figure 4.25 Byte Write Cycle with No Wait (A0 system, little endian)




Figure 4.26 Byte Write Cycle with No Wait (#BSL system, little endian)

Write cycle with wait mode

Example: When the BCU has no internal wait mode, and 1 wait cycle is inserted via the #WAIT pin




Figure 4.27 Half-word Write Cycle with Wait

The #WAIT signal is sampled at the falling edge of the transition of BCLK (bus clock), and the write cycle is terminated in the cycle immediately following the cycle in which the #WAIT signal was sampled in an inactive (high level).

Note: Insertion of wait cycles via the #WAIT pin is possible only when the device for bus conditions is set to SRAM and SWAIT (D0) / Bus control register (0x4812E) is enabled for waiting.

The above example shows a write cycle when a wait mode is inserted via the #WAIT signal. A wait mode consisting of 2 to 7 cycles can also be inserted using the wait control bits. The settings of these bits also can be used in combination with the #WAIT signal. In this case as well, the #WAIT signal is sampled at the falling edge of the transition of BCLK. However, even when the #WAIT signal is inactive before the wait cycles set by the wait control bits are terminated, the write cycle is not terminated at that time.

Note: The basic write cycle consists of at least two cycles. This does not change regardless of whether zero or one wait cycle is set by the wait control bits. If the number of wait cycles set is 2 or more, the bus cycle is actually extended. In this case, the bus write cycle consists of [number of wait cycles + 1], as in the case of read cycles (providing that there is no external wait).

Burst ROM Read Cycles

Burst read cycle

Example: When 4-consecutive-burst and 2-wait cycles are set during the first access




Figure 4.28 Burst Read Cycle

A burst read cycle occurs when area 10 or 9 is set for burst ROM and one of those areas is accessed for the following reasons:

1) Instruction fetch

The burst read cycle is executed as long as a instruction fetch from contiguous addresses continues until

A[2:1] = "11" (for 4-consecutive bursts); or

A[3:1] = "111" (for 8-consecutive bursts)

2) Word (32-bit) data readout

Note: A 16-bit output is supported for the burst ROM. Set the device size to 16 bits.

Wait cycles during burst read

In the first bus operation, 0 to 7 wait cycles can be inserted using the wait control bits A10WT[2:0] (D[2:0]) / Areas 10–9 set-up register (0x48126) in the same way as for ordinary SRAM. For the wait cycles to be inserted in the burst cycle that follows, use a dedicated wait control bits, A10BW[1:0], which is only used for reading bursts. The wait cycles can be set in the range from 0 to 3 using these bits.

Note that no wait cycle via the #WAIT pin can be inserted into the burst-read cycle.

Write cycle to burst ROM area

If area 10 or 9 is set for burst ROM, a SRAM write cycle is executed when a write to that area is attempted. In this case, wait cycles via the #WAIT pin can be inserted.

DRAM Direct Interface

Outline of DRAM Interface

The BCU incorporates a DRAM direct interface that allows DRAM to be connected directly to areas 8 and 7 or areas 14 and 13. This interface supports the 2CAS method, so that column addresses can be set at between 8 and 11 bits. In addition, this interface supports a fast-page or an EDO-page mode (EDO DRAM directly connectable to areas) as well as random cycles. The refresh method (CAS-before-RAS refresh or self-refresh) and timing conditions (e.g., number of RAS/CAS cycles and number of precharge cycles) can be programmed using a control bit.

When selecting areas 8 and 7 or areas 14 and 13 to be used for DRAM, it depends on chip-enable settings using CEFUNC (D9) / DRAM timing set-up register (0x48130).

CEFUNC = "00": DRAM can be connected to areas 8 and 7 (default)

#CE8 and #CE7 function as #RAS0 and #RAS1, respectively.

CEFUNC \neq "00": DRAM can be connected to areas 14 and 13.

#CE14 and #CE13 function as #RAS2 and #RAS3, respectively.

Figure 4.29 shows a sample DRAM connection. Table 4.15 and Table 4.16 show examples of connectable DRAMs and typical configurations.




Figure 4.29 Sample DRAM Connection

Table 4.15 Connectable DRAM Example

DRAM	Number of devices	Number of Row bits	Number of Column bits	Memory size
1M (64K x 16)	1	8	8	128K bytes
4M (256K x 16)	1	9	9	512K bytes
16M (1M x 16)	1	12	8	2M bytes

Table 4.16 DRAM Configuration Example (areas 7 and 8 only)

	Area 7	Area 8	Total	memory size
1	I/O	DRAM (1M)	1M bits	(128K bytes)
2	I/O	DRAM (4M)	4M bits	(512K bytes)
3	I/O	DRAM (16M)	16M bits	(2M bytes)
4	DRAM (1M)	DRAM (1M)	2M bits	(256K bytes)
5	DRAM (4M)	DRAM (4M)	8M bits	(1M bytes)
6	DRAM (16M)	DRAM (16M)	32M bits	(4M bytes)

DRAM Setting Conditions

The DRAM interface allows the following conditions to be selected. Although DRAM can be used in areas 8 and 7 or areas 14 and 13, these condition are applied to all four areas and cannot be set individually for each area.

Table 4.17 DRAM Interface Parameters

Parameter	Selectable condition	Initial setting	Control bits
Page mode	EDO page mode	Fast page mode	REDO(DC)/Bus control register(0x4812E)
	or Fast page mode		
RAS mode	Successive RAS mode	Normal mode	CRAS(D8)/DRAM timing set-up register(0x48130)
	or Normal mode		
Column address size	8, 9, 10 or 11 bits	8 bits	RCA[1:0](D[B:A])/Bus control register(0x4812E)
Refresh enable	Enabled or Disabled	Disabled	RPC2(D9)/Bus control register(0x4812E)
Refresh method	Self-refresh	CBR refresh	RPC1(D8)/Bus control register(0x4812E)
	or CBR refresh		
Refresh RPC delay	2.0 or 1.0	1.0	RPC0(D7)/Bus control register(0x4812E)
Refresh RAS pulse width	2, 3, 4 or 5 cycles	2 cycles	RRA[1:0](D[6:5])/Bus control register(0x4812E)
Number of RAS precharge cycles	1, 2, 3 or 4 cycles	1 cycle	RPRC[1:0](D[7:6])/DRAM timing set-up register(0x48130)
CAS cycle control	1, 2, 3 or 4 cycles	1 cycle	CASC[1:0](D[4:3])/DRAM timing set-up register(0x48130)
RAS cycle control	1, 2, 3 or 4 cycles	1 cycle	RASC[1:0](D[1:0])/DRAM timing set-up register(0x48130)

Page mode

The DRAM interface allows EDO DRAM to be connected directly. Therefore, the EDO-page mode is supported along with the fast-page mode.

Use REDO to choose the desired page mode that suits the DRAM to be used.

REDO = "1": EDO page mode

REDO = "0": Fast page mode (default)

Successive RAS mode

For applications that require high-speed DRAM access, the DRAM interface supports a successive RAS mode. In this mode, even when successive accesses to the DRAM are not requested by the CPU or DMA, the #RAS signal is kept low and operation is continued without inserting any precharge cycle. Therefore, when accessing the same page (row address) of the DRAM that has been accessed previously, the page mode remains active, allowing read/write to be performed at high speeds.

However, to maintain the rated AC characteristics, one idle cycle is inserted when access in the page mode is begun and when finished.

CRAS is used to set the successive RAS mode.

CRAS = "1": Successive RAS mode

CRAS = "0": Normal mode (default)

The successive RAS mode is suspended by one of the following causes:

- a refresh cycle has occurred;
- bus control is requested by an external bus master;
- the requested device and page are not compatible with DRAM memory; and
- the slp or halt instruction is executed.

If the successive RAS mode is suspended, a precharge cycle is inserted before the next bus cycle begins.

Note: When using the successive RAS mode, always be sure to use #DRD for the read signal and #DWE for the low-byte write signal.

Column address size

When accessing DRAM, addresses are divided into a row address and a column address as they are output. Choose the size of this column address using RCA, as shown below.

Table 4.18 Column Address Size

RCA1	RCA0	Column address size									
1	1	11									
1	0	10									
0	1	9									
0	0	8									

The initial default size is 8 bits. Choose the desired size according to the address input pins of the DRAM to be used

The row addresses output synchronously with falling edges of the #RAS signal are derived from the CPU's internal 28-bit addresses by logically shifting them to the right by an amount equal to the column address size. The MSB contains a 1. The column addresses are output to the address bus along with the falling edges of the #CAS signal. These addresses are derived directly from the CPU's internal 28-bit addresses.

Figure 4.30 shows the contents of the row addresses thus output.

28-bit CPL	J internal	addre	ess																					
27 26 2	5 24 23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(1) Row ac	(1) Row address when column address is set to 8 bits																							
TTT	ГТТ	Т	Т	Т	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8
(2) Row ac	(2) Row address when column address is set to 9 bits																							
T T 7	Г Т Т	Т	T	Т	Τ	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9
(3) Row ac	(3) Row address when column address is set to 10 bits																							
TTT	ГТТ	Т	Т	Т	Τ	Т	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10
(4) Row ac	(4) Row address when column address is set to 11 bits																							
T T 7	$\Gamma \mid T \mid T$	T	T	T	Т	Т	T	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11

T = "1", 0-27: Bit number of CPU internal address

Figure 4.30 Example of Row/Column Address Mapping

Refresh enable

Use RPC2 to enable or disable the internal refresh function.

RPC2 = "1": Enabled

RPC2 = "0": Disabled (default)

After choosing the desired refresh method using RPC1, write "1" to RPC2.

Refresh method

The DRAM interface supports both a CAS-before-RAS refresh cycle and a self-refresh cycle. Choose the desired method using RPC1.

RPC1 = "1": Self-refresh

RPC1 = "0": CAS-before-RAS refresh

The generation interval of the CAS-before-RAS refresh is determined by the underflow signal of an 8-bit programmable timer 0. Consequently, before the CAS-before-RAS refresh can be executed, the 8-bit programmable timer 0 must be set to obtain the necessary underflow timing. When this method is selected and RPC2 is enabled, the refresh cycle is generated each time the 8-bit programmable timer 0 underflows. The self-refresh is started by writing "1" to RPC2 while RPC1 = "1" and is terminated by clearing RPC1 or RPC2 to "0".

If RPC1 is switched over when RPC2 = "1" (refresh enabled), an undesirable self-refresh cycle is generated. So be sure to clear RPC2 to "0" (refresh disabled) before selecting the refresh method.

Refresh RPC delay

Use RPC0 to set the RPC delay value of a refresh cycle (a delay time from the immediately preceding precharge to the fall of #CAS).

RPC0 = "1": 2 cycles RPC0 = "0": 1 cycle

Refresh RAS pulse width

Use RRA to set the #RAS pulse width of a CAS-before-RAS refresh cycle.

Table 4.19 Refresh RAS Pulse Width

RRA1	RRA0	Pulse width
1	1	5 cycles
1	0	4 cycles
0	1	3 cycles
0	0	2 cycles

The initial default value is 2 cycles.

Number of RAS precharge cycles

Use RPRC to choose the number of RAS precharge cycles.

Table 4.20 Number of RAS Precharge Cycles

RPRC1	RPRC0	Number of cycles				
1	1	4 cycles				
1	0	3 cycles				
0	1	2 cycles				
0	0	1 cycle				

The initial default value is 1 cycle.

CAS cycle control

Use CASC to choose the number of CAS cycles when accessing DRAM.

Table 4.21 Number of CAS Cycles

Table T.	Table 4.21 Indiliber of OAO Oyeles									
CASC1	CASC0	Number of cycles								
1	1	4 cycles								
1	0	3 cycles								
0	1	2 cycles								
0	0	1 cycle								

The initial default value is 1 cycle.

RAS cycle control

Use RASC to choose the number of RAS cycles when accessing DRAM.

Table 4.22 Number of RAS Cycles

RASC1	RASC0	Number of cycles				
1	1	4 cycles				
1	0	3 cycles				
0	1	2 cycles				
0	0	1 cycle				

The initial default value is 1 cycle.

DRAM Read/Write Cycles

The following shows the basic bus cycles of DRAM.

The DRAM interface does not accept wait cycles inserted via the #WAIT pin.

DRAM random read cycle

Example: RAS: 1 cycle; CAS: 2 cycles; Precharge: 1 cycle




Figure 4.31 DRAM Random Read Cycle

DRAM read cycle (fast page mode)

Example: RAS: 1 cycle; CAS: 2 cycles; Precharge: 1 cycle




Figure 4.32 DRAM Read Cycle (fast page mode)

DRAM read cycle (EDO page mode)

Example: RAS: 1 cycle; CAS: 2 cycles; Precharge: 1 cycle




Figure 4.33 DRAM Read Cycle (EDO page mode)

The read timing in EDO page-mode lags 0.5 cycles behind that in fast page mode.

DRAM random write cycle

Example: RAS: 1 cycle; CAS: 2 cycles; Precharge: 1 cycle




Figure 4.34 2CAS Type DRAM Random Write Cycle

DRAM write cycle (fast page or EDO page mode)

Example: RAS: 1 cycle; CAS: 2 cycles; Precharge: 1 cycle; word-write sample




Figure 4.35 DRAM Word-Write Cycle (fast page or EDO page mode)

Example: RAS: 1 cycle; CAS: 2 cycles; Precharge: 1 cycle; byte-write sample (little endian)




Figure 4.36 DRAM Byte-Write Cycle (fast page or EDO page mode)

Operation in successive RAS mode




Figure 4.37 Operation in Successive RAS Mode

- (1) When accessing the DRAM area, an ordinary RAS cycle is executed first.
- (2) If access to the same DRAM is suspended during a page mode, #RASx remains asserted while some other device is accessed. In this case, a cycle to temporarily deassert #DRD/#DWE is inserted before accessing the other device.
- (3) If access to the same page in the same DRAM area as in (1) is requested after (2), #DRD/#DWE is asserted back again to restart the page mode.
- (4) A precharge cycle is executed when one of the following conditions that cause the page mode to suspend is encountered:
 - access to different DRAM is requested;
 - access to a different page in the same DRAM area is requested;
 - access to some other device than DRAM is requested;
 - · CAS-before-RAS refresh is requested; and
 - relinquishing of bus control is requested by an external bus master.

Note: When using the successive RAS mode, always be sure to use #DRD for the read signal and #DWE for the low-byte write signal.

DRAM Refresh Cycles

The DRAM interface supports a CAS-before-RAS refresh cycle and a self-refresh cycle.

CAS-before-RAS refresh cycle

Before performing a CAS-before-RAS refresh, set RPC2 to "1" while RPC1 = "0" in order to enable the DRAM refresh function. Once this is done, the BCU executes a CAS-before-RAS refresh by using the underflow signal that is output by the 8-bit programmable timer 0 as a trigger. Therefore, refresh generation timing can be programmed using the internal prescaler and 8-bit programmable timer 0.

For details on how to control the prescaler and 8-bit programmable timer 0, refer to "Prescaler and Operating Clock for Peripheral Circuits", and "8-Bit Programmable Timers".

Example: RPC delay: 1 cycle; Refresh RAS pulse width: 2 cycles; Precharge: 1 cycle




Figure 4.38 CAS-Before-RAS Refresh

When the refresh cycle is terminated, the #HCAS/#LCAS signal boot timing is 0.5 cycles before that of #RAS. Consequently, the pulse width of #HCAS/#LCAS is determined by the refresh RAS pulse width that was set using RRA. The number of precharge cycles after the refresh cycle is defined by the value that was set using RPRC, the same value that is used for both random cycles and page mode accesses.

Self-refresh

To support DRAM chips equipped with a self-refresh function, the BCU has a function to generate a self-refresh cycle.

To start a self-refresh cycle, set RPC2 to "1" after setting RPC1 to "1". To deactivate a self-refresh cycle, write "0" to RPC1 or RPC2.

Example: RPC delay: 1 cycle




Figure 4.39 Self-Refresh

For a self-refresh function as well, the RPC delay is determined by setting RPC0 in the same way as for a CAS-before-RAS refresh.

The refresh RAS pulse width is determined by the timing at which the refresh is deactivated in software and is unaffected by settings of RRA.

#RAS and #HCAS/#LCAS are booted up simultaneously upon completion of a self-refresh and the precharge duration that follows is fixed at 6 cycles.

Normally, DRAM specifications require that the contents of all row addresses be refreshed within a certain time before and after a self-refresh. To meet this requirement, make sure a CAS-before-RAS refresh is executed by a program. In this case, set the 8-bit programmable timer 0 so that the contents of all row addresses are refreshed within a predetermined time.

Note: If read from or write to the DRAM under a self-refresh is attempted, the BCU keeps #RAS and #HCAS/#LCAS low as it executes a read/write cycle. Other bus signals than #RAS and #HCAS/#LCAS (e.g., address, data, and control signals) change their state according to the specified conditions. Since said attempt initiates an invalid access to the DRAM, do not read from or write to the DRAM during a self-refresh.

Releasing External Bus

The external bus is normally controlled by the CPU, but the BCU is designed to release control of the bus ownership to an external device. This function is enabled by writing "1" to SEMAS (D2) / Bus control register (0x4812E) (disabled by default). The #BUSREQ (P34) and #BUSACK (P35) pins are used for control of the bus ownership. To direct the P34 and P35 pins for input/output of the #BUSREQ and #BUSACK signals, write "1" to CFP34 (D4) and CFP35 (D5) / P3 function select register (0x402DC [Byte]).

Sequence in which control of the bus is released

This sequence is described below.

- 1. The external bus master device requesting control of the bus ownership lowers the #BUSREQ pin.
- 2. The CPU keeps monitoring the status of the #BUSREQ pin, so that when this pin is lower, the CPU terminates the bus cycle being executed and places the signals listed below in high-impedance state one cycle later:
 - A[23:0], D[15:0], #RD, #WRL, #WRH, #HCAS, #LCAS, #CExx
 - Then the CPU lowers the #BUSACK pin to inform the external device that control of the bus ownership has been released.
- 3. One cycle later, the external bus starts its own bus cycle. The external bus master must hold the #BUSREQ pin low until the bus cycle is completed.
- 4. After completing the necessary bus cycles, the external bus master places the bus in high-impedance state and releases the #BUSREQ pin back high.
- 5. After confirming that the #BUSREQ pin is raised again, the CPU raises the #BUSACK pin one cycle later and resumes the processing that has been suspended.




Figure 4.40 External Bus Release Timing

If control of the bus ownership is requested during a DMA transfer by the internal DMA controller, the DMA transfer under way is suspended at a break in data to accept the request for bus ownership control. The DMA transfer that has been kept pending is restarted when the CPU gains control of the bus ownership.

DRAM refresh when bus ownership control is released

In systems where DRAM is connected directly, a refresh request could arise while control of the bus ownership is released from the CPU. In such a case, take one of the corrective measures described below.

• Monitoring the output signal of the 8-bit programmable timer 0

The underflow signal (DRAM refresh request) of the 8-bit programmable timer 0 can be output from the P10 I/O port pin.

If a refresh request arises while the external bus master is monitoring this output, release #BUSREQ back high to drop the request for bus ownership control.

Start a DRAM refresh cycle when control of the bus ownership is returned to the CPU.

To direct the P10 pin in order to output the underflow signal of the 8-bit programmable timer 0, write "1" to CFP10 (D0) / P1 function select register (0x402D4 [Byte]) and IOC10 (D0) / P1 I/O control register (0x402D6 [Byte]). Also, to output the underflow signal to an external device, write "1" to PTOUT0 (D2) / 8-bit Timer 0 control register (0x40160 [Byte]). For details about output control, refer to "8-Bit Programmable Timers".

• Monitoring the #BUSGET signal

The #BUSGET signal can be output from the P31 I/O port pin.

The #BUSGET signal is derived from logical sum of the following signals:

- 1. DRAM refresh request signal (output from the 8-bit programmable timer 0)
- 2. Interrupt request signal from the interrupt controller to the CPU
- 3. Startup request signal from the interrupt controller to the IDMA

If the #BUSGET signal is found to be active when the external bus master is monitoring it, release #BUSREQ back high to drop the request for bus ownership control.

When using the #BUSGET signal to only monitor a refresh request, set the interrupt controller in such a way that no interrupt request or IDMA startup request will be generated.

To direct the P31 pin for output of the #BUSGET signal, write "1" to CFP31 (D1) /P3 function select register (0x402DC [Byte]) and CFEX3 (D3) /Port function extension register (0x402DF [Byte]).

Power-down Control by External Device

In addition to requesting the releasing of bus ownership control described above, it is possible to place the CPU in a HALT state by using the #BUSREQ signal. This allows the CPU to be stopped during bus operation by an external bus master in order to conserve power.

This function is enabled by writing "1" to SEPD (D1) / Bus control register (0x4812E).

If SEPD = "1", the CPU and the BCU stop operating when the #BUSREQ pin is lowered, thus entering a HALT state. This HALT state is not cleared by an interrupt from the internal peripheral circuits and remains set until the #BUSREQ pin is released back high. Unlike in the case of ordinary releasing of the bus by #BUSREQ, the address bus and bus control signals are not placed in high-impedance state.

For a DRAM refresh request that may arise in this HALT state, take one of the corrective measures described above.

I/O Memory of BCU

Table 4.23 shows the control bits of the BCU. These I/O memories are mapped into the area (0x48000 and following addresses) used for the internal 16-bit peripheral circuits. However, these I/O memories can be accessed in bytes or words, as well as in half-words.

For the control bits of the external system interface pins assigned to the I/O ports, and for details on how to control the 8-bit programmable timer 0 in order to generate a DRAM refresh cycle, refer to each corresponding section in this manual.

Table 4.23 Control Bits of External System Interface

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks	
Areas 18–15	0048120	DF	_	reserved	_		_	_	0 when being read.	
set-up register	(HW)	DE	A18SZ	Areas 18–17 device size selection	1 8	1 8 bits 0 16 bits		0	R/W	
	, ,	DD	A18DF1	Areas 18–17	A18[A18DF[1:0] Number of cycles		1	R/W	
		DC	A18DF0	output disable delay time	1	1	3.5	1		
					1	0	2.5			
					0	1	1.5			
					0	0	0.5			
		DB	-	reserved	_		_	_	0 when being read.	
		DA	A18WT2	Areas 18–17 wait control	trol A18WT[2:0] Wait cycles		1	R/W		
		D9	A18WT1		1	1 1	7	1		
		D8	A18WT0			1 0	6	1		
						0 1	5			
					1 1	0 0	4			
						1 1	3			
						1 0	2			
						0 1	1			
					0	0 0	0			
		D7	-	reserved			_ 	_	-	0 when being read.
		D6	A16SZ	Areas 16–15 device size selection	_		0 16 bits	0	R/W	
		D5	A16DF1	Areas 16–15		DF[1:0]	Number of cycles	1	R/W	
		D4	A16DF0	output disable delay time	1	1	3.5	1		
					1	0	2.5			
					0 1 1.5					
		D3		reserved	0 0 0.5		_	_	0 when being read.	
		D3	A16WT2	Areas 16–15 wait control	Δ16\	A16WT[2:0] Wait cycles		1	R/W	o when being read.
		D1	A16WT1	Areas 10-13 wait control	A16WT[2:0] Wait cycles 1 1 1 7		1	10,00		
		D0	A16WT0				1			
			Aionio		1 0 1 5					
					1 0 0 4					
						1 1	3			
					0	1 0	2			
						0 1	1			
Areas 14-13	0048122	DF-9	_	reserved	İ	· ·	_	_	i –	0 when being read.
set-up register	(HW)	D8	A14DRA	Area 14 DRAM selection	1 U:	sed	0 Not used	0	R/W	i i i i j
' ' '	` ′	D7	A13DRA	Area 13 DRAM selection		sed	0 Not used	0	R/W	
		D6	A14SZ	Areas 14-13 device size selection	_		0 16 bits	0	R/W	
		D5	A14DF1	Areas 14–13	A14[DF[1:0]	Number of cycles	1	R/W	
		D4	A14DF0	output disable delay time	1 1 3.5		1			
					1	0	2.5			
					0	1	1.5			
					0 0 0.5					
		D3	-	reserved			_	-	0 when being read.	
		D2	A14WT2	Areas 14–13 wait control	_	VT[2:0]	Wait cycles	1	R/W	
		D1	A14WT1		1	1 1	7	1		
		D0	A14WT0			1 0	6	1		
						0 1	5			
					1 1	0 0	4			
					1 1	1 1	3			
					1 1	1 0	2			
					0	0 1 0	1 0			
					U	UU	U		l	

Table 4.23 Control Bits of External System Interface (continue)

Danistan mana	A -1 -1		N	Function			DAM	Demonto
Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Areas 12-11	0048124	DF-7		reserved	-		_	0 when being read.
set-up register	(HW)	D6	A12SZ	Areas 12–11 device size selection	1 8 bits 0 16 bits	0	R/W	
		D5	A12DF1	Areas 12–11	A18DF[1:0] Number of cycles	1	R/W	
		D4	A12DF0	output disable delay time	1 1 3.5	1		
					1 0 2.5			
					0 1 1 1.5			
					0 0 0.5			
		D3	_	reserved	_	_	_	0 when being read.
		D2	A12WT2	Areas 12–11 wait control	A18WT[2:0] Wait cycles	1	R/W	o mion boing road.
		D1	A12WT1	7 TOGO 12 11 Wall Control	1 1 1 7	1		
		D0	A12WT0		1 1 0 6	1		
		00	AIZWIU			'		
					1 0 1 5			
					1 0 0 4			
					0 1 1 3			
					0 1 0 2			
					0 0 1 1 1			
					0 0 0 0			
Areas 10-9	0048126	DF	i_	reserved	_	_	_	0 when being read.
set-up register	(HW)	DE.	A10IR2	Area 10 internal ROM wait control	A10IR[2:0] ROM size	1	R/W	
See ap register	,,	DD	A10IR2	Area 10 internal ROM size	1 1 1 2MB	1	, , , ,	
		DC	A10IR0	selection	1 1 0 1MB	1		
			ATOING	Selection	1 0 1 512KB	'		
					1 0 0 256KB			
					0 1 1 1 128KB			
					0 1 0 64KB			
					0 0 1 32KB			
					0 0 0 16KB			
		DB	-	reserved	_	-	-	0 when being read.
		DA	A10BW1	Areas 10–9	A10BW[1:0] Wait cycles	0	R/W	
		D9	A10BW0	burst ROM	1 1 3	0		
				burst read cycle wait control	1 0 2			
				-	0 1 1 1			
		D8	A10DRA	Area 10 burst ROM selection	1 Used 0 Not used	0	R/W	
		D7	A9DRA	Area 9 burst ROM selection	1 Used 0 Not used	0	R/W	
		D6	A10SZ	Areas 10–9 device size selection	1 8 bits 0 16 bits	0	R/W	
		D5	A10DF1	Areas 10–9	A10DF[1:0] Number of cycles	1	R/W	
		D4	A10DF0	output disable delay time	1 1 3.5	1	,	
		54	AIODIO	output disable delay time	1 0 2.5	'		
					0 1 1.5			
			-		0 0 0.5			0
		D3	_	reserved	-	-	-	0 when being read.
		D2	A10WT2	Areas 10–9 wait control	A10WT[2:0] Wait cycles	1	R/W	
		D1	A10WT1		1 1 1 7	1		
		D0	A10WT0		1 1 0 6	1		
					1 0 1 5			
					1 0 0 4			
			1		0 1 1 3			
		1			0 1 0 2			
		1			0 0 1 1			
		L	<u></u>		0 0 0 0		L	
Areas 8-7	0048128	DF-9	-	reserved	_	_	_	0 when being read.
set-up register	(HW)	D8	A8DRA	Area 8 DRAM selection	1 Used 0 Not used	0	R/W	
	,	D7	A7DRA	Area 7 DRAM selection	1 Used 0 Not used	0	R/W	
		D6	A8SZ	Areas 8–7 device size selection	1 8 bits 0 16 bits	0	R/W	
		D5	A8DF1	Areas 8–7	A8DF[1:0] Number of cycles	1	R/W	
		D3	A8DF0	output disable delay time	1 1 3.5	1	' ' ' '	
		"	70010	Joseph Graphe Geray Little	1 0 2.5	'		
					0 1 1.5			
			-		0 0 0.5			0
		D3	- A 014/T0	reserved	- A DIA/TIO: 01 144 %	-	- D ***	0 when being read.
		D2	A8WT2	Areas 8–7 wait control	A8WT[2:0] Wait cycles	1	R/W	
		D1	A8WT1			1		
		D0	A8WT0		1 1 0 6	1		
			1		1 0 1 5			
					1 0 0 4			
					0 1 1 3			
			1		0 1 0 2			
					0 0 1 1			
					0 0 0 0			
		•		•				

Table 4.23 Control Bits of External System Interface (continue)

Register name	Address	Bit	Name	Function	Function Setting		Init.	R/W	Remarks			
Areas 6–4	004812A	DF-E	-	reserved				_	•	_	-	0 when being read.
set-up register	(HW)	DD	A6DF1	Area 6	A6DF[1:0] Number of cycles		1	R/W	o when being read.			
ap g	(****)	DC	A6DF0	output disable delay time	1	Ť	1		3.5	1		
					1		0		2.5			
					0		1		1.5			
					0 0 0.5		0.5					
		DB	-	reserved				_		_	-	0 when being read.
		DA	A6WT2	Area 6 wait control	A6\	WT	[2:0]	W	ait cycles	1	R/W	
		D9	A6WT1		1	1	1		7	1		
		D8	A6WT0		1	1	0		6	1		
					1	0	- 1		5			
					1	0	0		4			
					0	1	1		3			
					0	1	0		2			
					0	0			1			
		D7			0	0	0		0			0
		D7	AEC7	reserved	4 0) hi	40	_	1C hito	_	- DAM	0 when being read.
		D6 D5	A5SZ A5DF1	Areas 5–4 device size selection Areas 5–4	1 8		ts [1:0]		16 bits per of cycles	0	R/W R/W	
		D5 D4	A5DF1	output disable delay time	A51	ᄓᄗ	1	num	3.5	1	F\/VV	
		D4	ASDFU	output disable delay time	1		0		2.5	'		
					0		1		1.5			
					0		0		0.5			
		D3	_	reserved	Ü				0.0	_	_	0 when being read.
		D2	A5WT2	Areas 5–4 wait control	A5\	WT	[2:0]	W	ait cycles	1	R/W	
		D1	A5WT1		1 1 1 7		1					
		D0	A5WT0		1	1	0		6	1		
					1	0	1		5			
					1	0	0		4			
					0	1	1		3			
					0	1	0		2			
					0	0	1		1			
					0	0	0		0			
Bus control	004812E	DF	RBCLK	BCLK output control	1 F	ixe	ed at F	1 0	Enabled	0	R/W	
register	(HW)	DE	-	reserved						0	_	Writing 1 not allowed.
		DD	RBST8	Burst ROM burst mode selection	_			_	4-successive	0	R/W	
		DC	REDO	DRAM page mode selection	1 E				Fast page	0	R/W R/W	
		DB DA	RCA1 RCA0	Column address size selection	1	JAL	1:0] 1		Size 11	0	K/VV	
		DA	RCAU		1		0		10	U		
					0		1		9			
					0		0		8			
		D9	RPC2	Refresh enable		Ena	bled	0	Disabled	0	R/W	
		D8	RPC1	Refresh method selection			-refre		CBR-refresh	0	R/W	
		D7	RPC0	Refresh RPC delay setup	_	2.0		$\overline{}$	1.0	0	R/W	
		D6	RRA1	Refresh RAS pulse width	RF	RA[1:0]		er of cycles	0	R/W	
		D5	RRA0	selection	1		1		5	0		
					1		0		4			
					0		1		3			
					0		0		2			
		D4	-	reserved	ļ.,			-		0	-	Writing 1 not allowed.
		D3	SBUSST	External interface method selection	_				A0	0	R/W	
		D2	SEMAS	External bus master setup			sting	$\overline{}$	Nonexistent	0	R/W	
		D1	SEPD	External power-down control	_		bled	$\overline{}$	Disabled	0	R/W	
		D0	SWAITE	#WAIT enable	1 E	-na	bled	0	Disabled	0	R/W	

Table 4.23 Control Bits of External System Interface (continue)

Register name	Address	Bit	Name	Function	Setting		1	Init.	R/W	Remarks		
			Ivanie				1	mit.	10,00			
DRAM timing	0048130	DF-C	A3EEN	reserved Area 3 emulation	1	1 Internal ROM 0 Emulation		1	R/W	0 when being read.		
set-up register	(HW)	DB DA	CEFUNC1		-	_	VC[1:0]		CE output	0	R/W	
		DA D9	CEFUNCO	#CE pin function selection	-	1			/8#CE17/18	0	IK/VV	
		D9	CEFUNCU			0	1 1		E6#CE17	U		
					l	0	0					
		D8	CRAS	Successive RAS mode setup	_	_			E4#CE10 Normal	0	R/W	
		D7	RPRC1	DRAM	_					0	R/W	
		D6	RPRC0	RAS precharge cycles selection	-	1	1	INUIII	ber of cycles 4	0	IT/VV	
		DO	KFKCO	INAS precharge cycles selection	l	1	0		3	U		
						0	1		2			
					l	0	0		1			
		D5	_	reserved	<u> </u>		0	_	'		-	0 when being read.
		D4	CASC1	DRAM	_	ΔSC	C[1:0]	Num	ber of cycles	0	R/W	o when being read.
		D3	CASC0	CAS cycles selection	_	1	1	INGIII	4	0	10,00	
		D3	CAUCU	OAG CYCICS SCIECTION	l	1	0		3	U		
					l	0	1		2			
					l	0	0		1			
		D2	_	reserved	<u> </u>		0				<u> </u>	0 when being read.
		D1	RASC1	DRAM	R	ΔSC	C[1:0]	Num	ber of cycles	0	R/W	o whom boing road.
		D0	RASC0	RAS cycles selection	-	1	1	INGIII	4	0	10,00	
		Do	INAGOU	TAO CYCICS SCIECTION	l	1	0		3	U		
						0	1		2			
						0	0		1			
	0040400	DE	1 4010	A 40 47: 4 1/4 1	\vdash	=		Τ.		_	D 444	
Access control	0048132	DF	A18IO	Area 16, 17 internal/external access	1		ernal	10	External	0	R/W	
register	(HW)	DE	A16IO	Area 16, 15 internal/external access		acc	cess		access	0	R/W	
		DD	A14IO	Area 14, 13 internal/external access						0	R/W	
		DC A12IO Area 12, 11 internal/external access							0	R/W	Outhor boing road	
		DB	-	reserved	1	lote	ernal	_ 	Eutomal	0	- D/M	0 when being read.
		DA	A8IO	Area 8, 7 internal/external access	1			0	External	0	R/W	
		D9	A6IO	Area 6 internal/external access	-	acc	cess		access	0	R/W	
		D8	A5IO	Area 19, 17 and an appear	1	Die			Little endion	0	R/W R/W	
		D7	A18EC	Area 16, 15 andian control	Η'	Dig	g endian	١١٠	Little endian	0	_	
		D6 D5	A16EC A14EC	Area 16, 15 endian control	-					0	R/W R/W	
		D3	A12EC	Area 14, 13 endian control Area 12, 11 endian control	1					0	R/W	
		D3	A10EC	Area 10, 9 endian control	ł					0	R/W	
		D3	A8EC	Area 8, 7 endian control	1					0	R/W	
		D1	A6EC	Area 6 endian control	ł					0	R/W	
		D0	A5EC	Area 5, 4 endian control	1					0	R/W	
0/4	0040400				-	F	-1-11	+	District			
G/A read signal	0048138	DF	A18AS	Area 18, 17 address strobe signal	1	En	abled	10	Disabled	0	R/W	
control register	(HW)	DE	A16AS	Area 14, 13 address strobe signal	-					0	R/W	
		DD	A14AS	Area 13, 11 address strobe signal	-					0	R/W	
		DC DB	A12AS	Area 12, 11 address strobe signal reserved	\vdash	Щ				0	R/W	O when being road
		DA	A8AS	Area 8, 7 address strobe signal	1	Fn	abled	_ 0	Disabled	0	R/W	0 when being read.
		DA D9	A6AS	Area 6 address strobe signal		=118	avieu	١	Pisabieu	0	R/W	
		D9	A5AS	Area 5, 4 address strobe signal	1	1				0	R/W	
		D7	A18RD	Area 18, 17 read signal	1	Fn	abled	0	Disabled	0	R/W	
		D6	A16RD	Area 16, 15 read signal	l	- ' '	SOIUU	ľ	Dioabica	0	R/W	
		D5	A14RD	Area 14, 13 read signal	1	1				0	R/W	
		D4	A12RD	Area 12, 11 read signal	1					0	R/W	
		D3	_	reserved						0	_	0 when being read.
		D2	A8RD	Area 8, 7 read signal	1	Fn	abled	0	Disabled	0	R/W	o when being read.
		D1	A6RD	Area 6 read signal	١.		abica	ľ	Dioabica	0	R/W	
		D0	A5RD	Area 5, 4 read signal	1					0	R/W	
BCLK select	004813A	D7-4	-	reserved	H	_		_		0		O when being road
register	(B)		A1X1MD	Area 1 access-speed	1	2 -	volco	_	4 cycles	0	R/W	0 when being read. x2 speed mode only
register	(0)	D3 D2	- AIVIND	reserved	1 2 cycles 0 4 cycles		0	- R/VV	0 when being read.			
		D2	BCLKSEL1	BCLK output clock selection	- BCLKSEL[1:0] BCLK		0	R/W	o when being read.			
		DI D0	BCLKSEL1	BOLK Output Glock Selection			0	F/VV				
		טם	DOLKSELU		l	ı 1	0		SC3_CLK	U		
					l	0	1		CU CLK			
					l	0	0		PU_CLK			
					<u> </u>	J			. J_OLK			

Register name	Address	Bit	Name	Function		Set	ting]	Init.	R/W	Remarks
Read cycle	004813C	D7	A18RH	Area 17, 18 read hold cycle	1	Inserted	0	Not inserted	0	R/W	
hold time	(B)	D6	A16RH	Area 15, 16 read hold cycle	1	Inserted	0	Not inserted	0	R/W	
control		D5	A14RH	Area 13, 14 read hold cycle	1	Inserted	0	Not inserted	0	R/W	
register		D4	A12RH	Area 11, 12 read hold cycle	1	Inserted	0	Not inserted	0	R/W	
		D3	-	reserved					-	-	Undefined when being read.
		D2	A8RH	Area 7, 8 read hold cycle	1	Inserted	0	Not inserted	0	R/W	
D1 A6RH		A6RH	Area 6 read hold cycle	1	Inserted	0	Not inserted	0	R/W		
	D0 A5RH		Area 5 read hold cycle	1	Inserted	0	Not inserted	0	R/W		
Bus speed	004813E	D7	A18BS	Area 17, 18 bus speed selection	1	×1 speed	0	#x2SPD	0	R/W	This register's setting
setting	(B)	D6	A16BS	Area 15, 16 bus speed selection	1	×1 speed	0	#x2SPD	0	R/W	is meaningful when
register		D5	A14BS	Area 13, 14 bus speed selection	1	×1 speed	0	#x2SPD	0	R/W	#x2SPD = 0 (2 ×
		D4	A12BS	Area 11, 12 bus speed selection	1	×1 speed	0	#x2SPD	0	R/W	speed mode)
		D3	A10BS	reserved	1	×1 speed	0	#x2SPD	0	R/W	
		D2	A8BS	Area 7, 8 bus speed selection	1	×1 speed	0	#x2SPD	0	R/W	
		D1	A6BS	Area 6 bus speed selection	1	×1 speed	0	#x2SPD	0	R/W	
		D0	A5BS	Area 5 bus speed selection	1	×1 speed	0	#x2SPD	0	R/W	

Table 4.23 Control Bits of External System Interface (continue)

A18SZ: Areas 18–17 device size selection (DE) / Areas 18–15 set-up register (0x48120)

A16SZ: Areas 16–15 device size selection (D6) / Areas 18–15 set-up register (0x48120)

A14SZ: Areas 14–13 device size selection (D6) / Areas 14–13 set-up register (0x48122)

A12SZ: Areas 12-11 device size selection (D6) / Areas 12-11 set-up register (0x48124)

A10SZ: Areas 10–9 device size selection (D6) / Areas 10–9 set-up register (0x48126)

A8SZ: Areas 8–7 device size selection (D6) / Areas 8–7 set-up register (0x48128) **A5SZ**: Areas 5–4 device size selection (D6) / Areas 6–4 set-up register (0x4812A)

Select the size of the device connected to each area.

Write "1": 8 bits
Write "0": 16 bits
Read: Valid

A device size can be selected for every two areas.

An 8-bit size is selected by writing "1" to AxxSZ and a 16-bit size is selected by writing "0" to AxxSZ.

Area 6 has its first half (0x300000 through 0x37FFFF) fixed to an 8-bit device and the last half (0x380000 through 0x3FFFFF) fixed to a 16-bit device.

At cold start, these bits are set to "0" (16 bits). At hot start, these bits retain their status before being initialized.

A18DF1-A18DF0: Areas 18-17 output disable delay time (D[D:C]) / Areas 18-15 set-up register (0x48120)

A16DF1-A16DF0: Areas 16-15 output disable delay time (D[5:4]) / Areas 18-15 set-up register (0x48120)

A14DF1-A14DF0: Areas 14–13 output disable delay time (D[5:4]) / Areas 14–13 set-up register (0x48122)

A12DF1-A12DF0: Areas 12–11 output disable delay time (D[5:4]) / Areas 12–11 set-up register (0x48124)

A10DF1-A10DF0: Areas 10-9 output disable delay time (D[5:4]) / Areas 10-9 set-up register (0x48126)

A8DF1-A8DF0: Areas 8–7 output disable delay time (D[5:4]) / Areas 8–7 set-up register (0x48128)

A5DF1-A5DF0: Areas 5-4 output disable delay time (D[5:4]) / Areas 6-4 set-up register (0x4812A)

Set the output-disable delay time.

A6DF1-A6DF0:

Table 4.24 Output Disable Delay Time

Area 6 output disable delay time (D[D:C]) / Areas 6–4 set-up register (0x4812A)

	AxxDF1	AxxDF0	Delay time				
	1	1	3.5 cycles				
	1	0	2.5 cycles				
ĺ	0	1	1.5 cycles				
Į	0	0	0.5 cycles				

When using a device that has a long output-disable time, set a delay time to ensure that no contention for the data bus occurs during the bus operation immediately after a device is read.

At cold start, these bits are set to "11" (3.5 cycles). At hot start, the bits retain their status before being initialized.

A18WT2-A18WT0: Areas 18-17 wait control (D[A:8]) / Areas 18-15 set-up register (0x48120)
A16WT2-A16WT0: Areas 16-15 wait control (D[2:0]) / Areas 18-15 set-up register (0x48120)
A14WT2-A14WT0: Areas 14-13 wait control (D[2:0]) / Areas 14-13 set-up register (0x48122)
A12WT2-A12WT0: Areas 12-11 wait control (D[2:0]) / Areas 12-11 set-up register (0x48124)
A10WT2-A10WT0: Areas 10-9 wait control (D[2:0]) / Areas 10-9 set-up register (0x48126)
A8WT2-A8WT0: Areas 8-7 wait control (D[2:0]) / Areas 8-7 set-up register (0x48128)
A6WT2-A6WT0: Areas 5-4 wait control (D[A:8]) / Areas 6-4 set-up register (0x4812A)
A5WT2-A5WT0: Areas 5-4 wait control (D[2:0]) / Areas 6-4 set-up register (0x4812A)

Set the number of wait cycles to be inserted when accessing an SRAM device.

The values 0 through 7 written to the control bits equal the number of wait cycles inserted.

Note that the write cycle consists of a minimum of two cycles, so that a writing 0 or 1 is invalid.

When an SRAM device is connected, wait cycles derived via the #WAIT pin can also be inserted. In this case too, the wait cycles set by AxxWT are valid.

The DRAM read/write cycles do not have wait cycles inserted that are set by AxxWT or derived from the #WAIT pin. The burst read cycle of a burst ROM (except for the first access) also does not have any wait cycle inserted. The first read cycle of a burst ROM and the write cycle to the burst ROM area have wait cycles inserted that are set by AxxWT. Wait cycles derived from the #WAIT pin also can be inserted in the cycle for writing to the burst ROM area.

At cold start, these bits are set to "111" (7 cycles). At hot start, the bits retain their status before being initialized.

A14DRA: Area 14 DRAM selection (D8) / Areas 14–13 set-up register (0x48122) A13DRA: Area 13 DRAM selection (D7) / Areas 14–13 set-up register (0x48122) A8DRA: Area 8 DRAM selection (D8) / Areas 8–7 set-up register (0x48128) A7DRA: Area 7 DRAM selection (D7) / Areas 8–7 set-up register (0x48128)

Select the DRAM direct interface.

Write "1": DRAM is used
Write "0": DRAM is not used

Read: Valid

When DRAM is used by connecting it directly to the BCU, write "1" to this bit. The ordinary SRAM interface is selected by writing "0" to the control bit.

The areas to which DRAM can be connected are areas 8 and 7 when the CEFUNC = "0", or areas 14 and 13 when the bit = "1".

At cold start, these bits are set to "0" (DRAM not used). At hot start, the bits retain their status before being initialized.

A10IR2-A10IR0: Area 10 internal ROM size selection (D[D:B]) / Areas 10-9 set-up register (0x48126)

Select an area 10 internal/emulation memory size.

Table 4.25 Area 10 Internal ROM Size

A10IR2	A10IR1	A10IR0	ROM size
0	0	0	16KB
0	0	1	32KB
0	1	0	64KB
0	1	1	128KB
1	0	0	256KB
1	0	1	512KB
1	1	0	1MB
1	1	1	2MB

At cold start, A10IR is set to "111" (2MB). At hot start, A10IR retains its status before being initialized.

A10BW1-A10BW0: Burst read cycle wait control (D[A:9]) / Areas 10-9 set-up register (0x48126)

Set the number of wait cycles inserted during a burst read.

The values 0 to 3 written to the bits constitute the number of wait cycles inserted. The contents set here are applied to both areas 10 and 9. The wait cycles set by AxxWT are inserted in the first read cycle of burst ROM and in the burst ROM write cycle. For the burst ROM write cycle, the wait cycles set via the #WAIT pin can also be used.

At cold start, A10BW is set to "0" (no wait cycle). At hot start, A10BW retains its status before being initialized.

A10DRA: Area 10 burst ROM selection (D8) / Areas 10–9 set-up register (0x48126) **A9DRA**: Area 9 burst ROM selection (D7) / Areas 10–9 set-up register (0x48126)

Set areas 10 and 9 for use of burst ROM.

Write "1": Burst ROM is used
Write "0": Burst ROM is not used
Read: Valid

When using burst ROM, write "1" to the control bit. The ordinary SRAM interface is selected by writing "0" to the bit

Area 9 can only be used when the CEFUNC = "00".

At cold start, these bits are set to "0" (burst ROM not used). At hot start, the bits retain their status before being initialized.

RBCLK: BCLK output control (DF) / Bus control register (0x4812E)

Control the bus clock BCLK to enable or disable external output.

Write "1": Fixed at high level Write "0": Output enabled

Read: Valid

To stop outputting the bus clock from the BCLK pin, write "1" to RBCLK. When the clock output is stopped, the BCLK pin is fixed at high level. The bus clock output from the BCLK pin is enabled by writing "0" to RBCLK. The bus clock output from the BCLK pin also is stopped in the HALT2 and the SLEEP modes.

At cold start, the RBCLK is set to "0" (output enabled). At hot start, RBCLK retains its status before being initialized.

RBST8: Burst mode selection (DD) / Bus control register (0x4812E)

Set the operation mode during a burst read.

Write "1": 8-successive-burst mode Write "0": 4-successive-burst mode

Read: Valid

The 8-successive-burst mode is selected by writing "1" to RBST8 and the 4-successive-burst mode is selected by writing "0" to RBST8. This setting is valid when areas 10 and 9 are set for burst ROM, and the setting is applied to both areas simultaneously.

At cold start, RBST8 is set to "0" (4-successive-burst mode). At hot start, RBST8 retains its status before being initialized.

REDO: Page mode selection (DC) / Bus control register (0x4812E)

Select the page mode of DRAM.

Write "1": EDO-page mode Write "0": Fast-page mode

Read: Valid

When using EDO DRAM, write "1" to REDO to select the EDO-page mode.

The contents set here are applied to all of areas 14, 13, 8, and 7 that are set for DRAM.

At cold start, REDO is set to "0" (fast-page mode). At hot start, REDO retains its status before being initialized.

RCA1-RCA0: Column address size selection (D[B:A]) / Bus control register (0x4812E)

Select the column address size of DRAM.

Table 4.26 Column Address Size

RCA1	RCA0	Column address size
1	1	11
1	0	10
0	1	9
0	0	8

The contents set here are applied to all of areas 14, 13, 8, and 7 that are set for DRAM.

RCA can be read to obtain its set value.

At cold start, RCA is set to "0" (8 bits). At hot start, RCA retain its status before being initialized.

RPC2: Refresh enable (D9) / Bus control register (0x4812E)

Control the DRAM refresh function.

Write "1": Enabled Write "0": Disabled Read: Valid

When DRAM is connected directly, a refresh cycle is generated by writing "1" to RPC2. The internal refresh function is disabled by writing "0" to RPC2.

Since the BCU stops operating in the HALT2 and the SLEEP modes, no refresh cycle is generated regardless of how this bit is set.

The contents set here are applied to all of areas 14, 13, 8, and 7 that are set for DRAM.

At cold start, RPC2 is set to "0" (disabled). At hot start, RPC2 retains its status before being initialized.

RPC1: Refresh method selection (D8) / Bus control register (0x4812E)

Select the DRAM refresh method.

Write "1": Self-refresh

Write "0": CAS-before-RAS refresh

Read: Valid

To perform a CAS-before-RAS refresh, set RPC1 to "0" and then RPC2 to "1". This causes the underflow output signal of the 8-bit programmable timer 0 is fed to the DRAM interface, at which timing a refresh cycle is generated. To start a self-refresh, set RPC1 to "1" and then RPC2 to "1". The self-refresh is disabled by writing "0" to RPC2. The contents set here are applied to all of areas 14, 13, 8, and 7 that are set for DRAM.

At cold start, RPC1 is set to "0" (CAS-before-RAS refresh). At hot start, RPC1 retains its status before being initialized.

RPC0: Refresh RPC delay (D7) / Bus control register (0x4812E)

Set a RPC delay when at start of refresh.

Write "1": 2 cycles Write "0": 1 cycle Read: Valid

Set a time from the immediately preceding precharge to the falling transition of #HCAS/#LCAS necessary in order to perform a refresh. This time is 2 cycles when RPC0 = "1" or 1 cycle when RPC0 = "0".

The contents set here are applied to all of areas 14, 13, 8, and 7 that are set for DRAM.

At cold start, RPC0 is set to "0" (1 cycle). At hot start, RPC0 retains its status before being initialized.

RRA1-RRA0: Refresh RAS pulse width selection (D[6:5]) / Bus control register (0x4812E)

Select the RAS pulse width of a CAS-before-RAS refresh.

Table 4.27 Refresh RAS Pulse Width

RRA1	RRA0	Pulse width
1	1	5 cycles
1	0	4 cycles
0	1	3 cycles
0	0	2 cycles

The contents set here are applied to all of areas 14, 13, 8, and 7 that are set for DRAM.

The RRA can be read to obtain their set value.

At cold start, RRA is set to "0" (2 cycles). At hot start, RRA retains its status before being initialized.

SBUSST: External interface method select register (D3) / Bus control register (0x4812E)

Select the interface method of an SRAM device.

Write "1": #BSL system Write "0": A0 system Read: Valid

When using the #BSL system, write "1" to SBUSST.

The contents set here are applied to all areas that are set for the SRAM type.

At cold start, SBUSST is set to "0" (A0 system). At hot start, SBUSST retains its status before being initialized.

SEMAS: External bus master setup (D2) / Bus control register (0x4812E)

Specify whether an external bus master exists.

Write "1": Existing
Write "0": Nonexistent
Read: Valid

A request for bus ownership control via the #BUSREQ pin is made acceptable by writing "1" to SEMAS. If the system does not have any external bus master, fix this register at "0".

At cold start, SEMAS is set to "0" (nonexistent). At hot start, SEMAS retains its status before being initialized.

SEPD: External power-down control (D1) / Bus control register (0x4812E)

Enable or disable the CPU's power-down control by an external bus master.

Write "1": Enabled Write "0": Disabled Read: Valid

Power-down control via an external pin (#BUSREQ) is enabled by writing "1" to SEPD. If the #BUSREQ pin is lowered when external power-down control is thus enabled, the CPU is placed in a HALT state, allowing for reduction in power consumption.

At cold start, SEPD is set to "0" (disabled). At hot start, SEPD retains its status before being initialized.

SWAITE: #WAIT enable (D0) / Bus control register (0x4812E)

Enable or disable wait cycle control via the #WAIT pin.

Write "1": Enabled Write "0": Disabled Read: Valid

A wait request from an SRAM device is made acceptable by writing "1" to SWAITE. The wait request signal input from the #WAIT pin is sampled at each falling edge of the bus clock when executing an SRAM read/write cycle. Wait cycles are inserted until the wait request signal is sampled and detected as high (inactive).

II CORE BLOCK: BCU (Bus Control Unit)

Wait control for 0 to 7 cycles can be accomplished by AxxWT without using the #WAIT pin. However, since the setting via AxxWT is applied to every two areas, the number of wait cycles may be controlled individually in each area or more than 7 wait cycles may be set. In such a case, use an external wait request via the #WAIT pin. Wait requests from the #WAIT pin are ignored when SWAITE = "0".

The contents set here are applied to all areas that are set for SRAM, and are also effective for write cycles in the areas that are set for burst ROM.

At cold start, SWAITE is set to "0" (disabled). At hot start, SWAITE retains its status before being initialized.

A3EEN: Area 3 emulation (DB) / DRAM timing set-up register (0x48130)

Select area 3 emulation mode.

Write "1": Internal ROM mode Write "0": Emulation mode

Read: Valid

When "1" is written to A3EEN, internal ROM emulation mode is selected and the external device will be accessed with the same condition as the internal ROM. When "0" is written, the internal ROM will be used for accessing area 3. This bit functions the same as the EA3MD pin. The bit status and the pin status are logically ORed. At cold start, A3EEN is set to "1" (internal ROM mode). At hot start, A3EEN retains its status before being initialized.

CEFUNC1-CEFUNC0: #CE pin function selection (D[A:9]) / DRAM timing set-up register (0x48130)

Change the #CE pin-assigned area.

Table 4.28 #CE Output Assignment

Table 4.20 #CL Output Assignment				
Pin	CEFUNC = "00"	CEFUNC = "01"	CEFUNC = "1x"	
#CE4	#CE4	#CE11	#CE11+#CE12	
#CE5	#CE5	#CE15	#CE15+#CE16	
#CE6	#CE6	#CE6	#CE7+#CE8	
#CE7/#RAS0	#CE7/#RAS0	#CE13/#RAS2	#CE13/#RAS2	
#CE8/#RAS1	#CE8/#RAS1	#CE14/#RAS3	#CE14/#RAS3	
#CE9	#CE9	#CE17	#CE17+#CE18	
#CE10EX	#CE10EX	#CE10EX	#CE9+#CE10EX	

(Default: CEFUNC = "00"

The high-order areas that are made available for use by writing "01" to CEFUNC can be larger in size than the default low-order areas. For example, when using DRAM in default settings, the available space is 4MB in areas 7 and 8. However, if areas 13 and 14 are used, up to 32MB of DRAM can be used. The same applies to the other areas. Furthermore, when CEFUNC is set to "10" or "11", four chip enable signal is expanded into two area size. At cold start, CEFUNC is set to "00". At hot start, CEFUNC retains its status before being initialized.

CRAS: Successive RAS mode (D8) / DRAM timing set-up register (0x48130)

Set the successive RAS mode.

Write "1": Successive RAS mode

Write "0": Normal mode

Read: Valid

In systems using DRAM, the successive RAS mode is entered by writing "1" to CRAS. In this mode, read/write operations can be performed in page mode even when DRAM accesses do not occur back-to-back.

When using the successive RAS mode, be sure to use #DRD for the read signal and #DWE for the write signal for low-byte.

When CRAS = "0", random read/write cycles are used for non-successive DRAM accesses.

The contents set here are applied to all of areas 14, 13, 8, and 7 that are set for DRAM.

At cold start, CRAS is set to "0" (normal mode). At hot start, CRAS retains its status before being initialized.

RPRC1-RPRC0: Number of RAS precharge cycles (D[7:6]) / DRAM timing set-up register (0x48130)

Select the number of precharge cycles during a DRAM access.

Table 4.29 Number of RAS Precharge Cycles

RPRC1	RPRC0	Number of cycles
1	1	4 cycles
1	0	3 cycles
0	1	2 cycles
0	0	1 cycle

The contents set here are applied to all of areas 14, 13, 8, and 7 that are set for DRAM. At cold start, RPRC is set to "0" (1 cycle). At hot start, RPRC retains its status before being initialized.

CASC1-CASC0: Number of CAS cycles (D[4:3]) / DRAM timing set-up register (0x48130)

Select the number of CAS cycles during a DRAM access.

Table 4.30 Number of CAS Cycles

CASC1	CASC0	Number of cycles
1	1	4 cycles
1	0	3 cycles
0	1	2 cycles
0	0	1 cycle

The contents set here are applied to all of areas 14, 13, 8, and 7 that are set for DRAM. At cold start, CASC is set to "0" (1 cycle). At hot start, CASC retains its status before being initialized.

RASC1-RASC0: Number of RAS cycles (D[1:0]) / DRAM timing set-up register (0x48130)

Select the number of RAS cycles during a DRAM access.

Table 4.31 Number of RAS Cycles

RASC1	RASC0	Number of cycles
1	1	4 cycles
1	0	3 cycles
0	1	2 cycles
0	0	1 cycle

The contents set here are applied to all of areas 14, 13, 8, and 7 that are set for DRAM.

At cold start, RASC is set to "0" (1 cycle). At hot start, RASC retains its status before being initialized.

A18IO: Areas 18-17 internal/external access selection (DF) / Access control register (0x48132)

A16IO: Areas 16-15 internal/external access selection (DE) / Access control register (0x48132)

A14IO: Areas 14-13 internal/external access selection (DD) / Access control register (0x48132)

A12IO: Areas 12-11 internal/external access selection (DC) / Access control register (0x48132)

A8IO: Areas 8–7 internal/external access selection (DA) / Access control register (0x48132)

A6IO: Area 6 internal/external access selection (D9) / Access control register (0x48132)

A5IO: Areas 5-4 internal/external access selection (D8) / Access control register (0x48132)

Select either internal access or external access for each area.

Write "1": Internal access Write "0": External access

Read: Valid

When AxxIO is set to "1", the internal device that mapped to the corresponding area is accessed. When AxxIO is set to "0", the external device is accessed.

At cold start, these bits are set to "0" (external access). At hot start, these bits retain their status before being initialized.

```
A18EC: Areas 18–17 little/big endian method selection (D7) / Access control register (0x48132)
A16EC: Areas 16–15 little/big endian method selection (D6) / Access control register (0x48132)
A14EC: Areas 14–13 little/big endian method selection (D5) / Access control register (0x48132)
A12EC: Areas 12–11 little/big endian method selection (D4) / Access control register (0x48132)
A10EC: Areas 10–9 little/big endian method selection (D3) / Access control register (0x48132)
A8EC: Areas 8–7 little/big endian method selection (D2) / Access control register (0x48132)
A6EC: Area 6 little/big endian method selection (D1) / Access control register (0x48132)
A5EC: Areas 5–4 little/big endian method selection (D0) / Access control register (0x48132)
```

Select either little endian or big-endian method for accessing each area.

Write "1": Big-endian Write "0": Little-endian Read: Valid

When AxxEC is set to "1", the corresponding area is accessed in big-endian method. When AxxEC is set to "0", the area is accessed in little-endian method. When using area 10 as the boot area, fix A10EC at "0" (little-endian). At cold start, these bits are set to "0" (little-endian). At hot start, these bits retain their status before being initialized.

```
A18AS: Areas 18–17 address strobe signal (DF) / G/A read signal control register (0x48138)
A16AS: Areas 16–15 address strobe signal (DE) / G/A read signal control register (0x48138)
A14AS: Areas 14–13 address strobe signal (DD) / G/A read signal control register (0x48138)
A12AS: Areas 12–11 address strobe signal (DC) / G/A read signal control register (0x48138)
A8AS: Areas 8–7 address strobe signal (DA) / G/A read signal control register (0x48138)
A6AS: Area 6 address strobe signal (D9) / G/A read signal control register (0x48138)
A5AS: Areas 5–4 address strobe signal (D8) / G/A read signal control register (0x48138)
```

Enable/disable the exclusive address strobe signal output.

Write "1": Enabled Write "0": Disabled Read: Valid

If AxxAS is set to "1", the exclusive address strobe signal is output from #GAAS (P21) pin when the corresponding area is accessed. If AxxAS is set to "0", the signal output is disabled.

At cold start, these bits are set to "0" (disabled). At hot start, these bits retain their status before being initialized.

```
A18RD: Areas 18–17 read signal (D7) / G/A read signal control register (0x48138)
A16RD: Areas 16–15 read signal (D6) / G/A read signal control register (0x48138)
A14RD: Areas 14–13 read signal (D5) / G/A read signal control register (0x48138)
A12RD: Areas 12–11 read signal (D4) / G/A read signal control register (0x48138)
A8RD: Areas 8–7 read signal (D2) / G/A read signal control register (0x48138)
A6RD: Area 6 read signal (D1) / G/A read signal control register (0x48138)
A5RD: Areas 5–4 read signal (D0) / G/A read signal control register (0x48138)
```

Enable/disable the exclusive read signal output.

Write "1": Enabled Write "0": Disabled Read: Valid

If AxxRD is set to "1", the exclusive read signal is output from #GARD (P31) pin when the corresponding area is read. If AxxRD is set to "0", the signal output is disabled.

At cold start, these bits are set to "0" (disabled). At hot start, these bits retain their status before being initialized.

BCLKSEL1-BCLKSEL0: BCLK output clock selection (D[1:0]) / BCLK select register (0x4813A)

Select a clock to be output from the BCLK pin.

Table 4.32 Selection of BCLK Output Clock

BCLKSEL1	BCLKSEL0	Output clock
1	1	PLL_CLK (PLL output clock)
1	0	OSC3_CLK (OSC3 oscillation clock)
0	1	BCU_CLK (BCU operating clock)
0	0	CPU_CLK (CPU operating clock)

- PLL_CLK: PLL output clock. This clock is stable and kept as output except in the following cases:
 - 1. When the PLL is off by setting the PLLS[1:0] pins.
 - 2. When the OSC3 (high-speed) oscillation is stopped by executing the SLP instruction.
 - 3. When the OSC3 (high-speed) oscillation is stopped using the CLG register.

Note that the PLL_CLK clock is out of phase with the CPU operating clock.

- OSC3_CLK: OSC3 (high-speed) oscillation circuit output clock. This clock is stable and kept as output except in the following cases:
 - 1. When the OSC3 (high-speed) oscillation is stopped by executing the SLP instruction.
 - 2. When the OSC3 (high-speed) oscillation is stopped using the CLG register. Note that the OSC3_CLK clock is out of phase with the CPU operating clock.
- BCU_CLK: Bus clock in the bus controller. This clock varies according to the bus cycle speed. Furthermore, the clock frequency changes dynamically in x2 speed mode as follows:
 - 1. When the internal RAM/ROM is accessed, x2 clock (e.g., 50 MHz same as the CPU operating clock) is output.
 - 2. When an external device is accessed via the external bus, x1 clock (e.g., 25 MHz) is output. This dynamic change (e.g., between 50 MHz and 25 MHz) does not affect the external memory access timing, such as position relationship between the rising or falling edge of the 25 MHz clock and the falling edge of the #WR signal. (It is the same as that in the x1 speed mode with 25 MHz clock.)
- CPU_CLK: The CPU operating clock. The clock frequency is as follows:
 - 1. Equals to the PLL output clock frequency when the PLL is on.
 - 2. Equals to the OSC3 (high-speed) oscillation circuit output clock frequency when the PLL is off.
 - 3. However, it equals to the divided frequency when the CLG is set to generate the CPU operating clock by dividing the source clock.
 - 4. When the CPU stops by the HALT or SLP instruction, this clock is also stopped. This clock is almost in phase with the bus clock.

At initial reset, BCLKSEL is set to "0" (CPU CLK).

A1X1MD: Area 1 access speed (D3) / BCLK select register (0x4813A)

Select a number of access cycles for area 1 in x2 speed mode.

Write "1": 2 cycles Write "0": 4 cycles Read: Valid

When x2 speed mode is set (#X2SPD pin = L) and A1X1MD = "1", area 1 is read/written in 2 cycles of the CPU system clock.

When A1X1MD = "0", area 1 is read/written in 4 cycles.

When x1 speed mode is set (#X2SPD pin = H), area 1 is always accessed in 2 cycles regardless of the A1X1MD value.

At cold start, A1X1MD is set to "0" (4 cycles). At hot start, A1X1MD retains its status before being initialized.

A18RH: Areas 17 and 18 read hold cycle insertion (D7) / Read cycle hold time control register (0x4813C)

A16RH: Areas 15 and 16 read hold cycle insertion (D6) / Read cycle hold time control register (0x4813C)

A14RH: Areas 13 and 14 read hold cycle insertion (D5) / Read cycle hold time control register (0x4813C)

A12RH: Areas 11 and 12 read hold cycle insertion (D4) / Read cycle hold time control register (0x4813C)

A8RH: Areas 7 and 8 read hold cycle insertion (D2) / Read cycle hold time control register (0x4813C)

A6RH: Area 6 read hold cycle insertion (D1) / Read cycle hold time control register (0x4813C)

A5RH: Area 5 read hold cycle insertion (D0) / Read cycle hold time control register (0x4813C)


Selects whether or not a read hold cycle is inserted in each area when accessed.

Write "1": Read hold cycle inserted Write "0": No read hold cycle inserted

Read: Valid

II CORE BLOCK: BCU (Bus Control Unit)

When this bit is set to "1", the read cycle access time to the corresponding area is extended by 1 cycle. However, the length of the #RD pulse and the timing do not change; only #CE and the address are lengthened by 1 cycle. When read hold cycle insertion is specified, a read hold cycle is always inserted after a read cycle to the specified area. Also, if an output disable cycle is set up, after the read hold cycle, an output disable cycle is also inserted. Note that areas 9 and 10 do not support this function.



(a) When AsRH = 0 (default)




Figure 4.41 Read Hold Cycle Insertion Timing

A18BS: Areas 17 and 18 bus speed setting (D7) / Bus speed setting register (0x4813E)
A16BS: Areas 15 and 16 bus speed setting (D6) / Bus speed setting register (0x4813E)
A14BS: Areas 13 and 14 bus speed setting (D5) / Bus speed setting register (0x4813E)
A12BS: Areas 11 and 12 bus speed setting (D4) / Bus speed setting register (0x4813E)
A10BS: Areas 9 and 10 bus speed setting (D3) / Bus speed setting register (0x4813E)
A8BS: Areas 7 and 8 bus speed setting (D2) / Bus speed setting register (0x4813E)
A6BS: Area 6 bus speed setting (D1) / Bus speed setting register (0x4813E)
A5BS: Area 5 bus speed setting (D0) / Bus speed setting register (0x4813E)

Sets the bus speed mode for the corresponding areas.

Write "1": x1 speed mode

Write "0": The bus speed follows the #X2SPD setting.

Read: Valid

When #X2SPD = "0" (x2 speed mode), it is possible to switch the x2 speed mode setting to the x1 speed mode setting for each area. Since this setting is independent of the access control register upper byte, which switches each area between internal and external, each area can be set to x1 or x2 speed and to internal or external arbitrarily.

II-5 ITC (Interrupt Controller)

The C33 Core Block contains an interrupt controller, making it possible to control all interrupts generated by the internal peripheral circuits. This section explains the functions of this interrupt controller centering around the method for controlling maskable interrupts. For details about the various factors and conditions under which interrupts are generated, refer to the description of each peripheral circuit in this manual.

Outline of Interrupt Functions

Maskable Interrupts

The ITC can handle 39 kinds of maskable interrupts as shown in the table below.

Table 5.1 List of Maskable Interrupts

No.	HEX No.	Vector number (Hex address)	Interrupt factor	IDMA Ch.	Priority			
1	10	16(Base+40)	Port input interrupt 0	Edge (rising or falling) or level (High or Low)	1	High		
2	11	17(Base+44)	Port input interrupt 1	Edge (rising or falling) or level (High or Low)	2	1		
3	12	18(Base+48)	Port input interrupt 2	Edge (rising or falling) or level (High or Low)	3			
4	13	19(Base+4C)	Port input interrupt 3	Edge (rising or falling) or level (High or Low)				
5	14	20(Base+50)	Key input interrupt 0	Rising or falling edge	-			
6	15	21(Base+54)	Key input interrupt 1	Rising or falling edge	-			
7	16	22(Base+58)	High-speed DMA Ch.0	High-speed DMA Ch.0, end of transfer	5			
8	17	23(Base+5C)	High-speed DMA Ch.1	High-speed DMA Ch.1, end of transfer	6			
9	18	24(Base+60)	High-speed DMA Ch.2	High-speed DMA Ch.2, end of transfer	_			
10	19	25(Base+64)	High-speed DMA Ch.3	High-speed DMA Ch.3, end of transfer	_			
11	1A	26(Base+68)	IDMA	Intelligent DMA, end of transfer	-			
_		27–29	reserved	-	-			
12	1E	30(Base+78)	16-bit programmable timer 0	Timer 0 comparison B	7			
13	1F	31(Base+7C)		Timer 0 comparison A	8			
_		32–33	reserved	-	_			
14	22	34(Base+88)	16-bit programmable timer 1	Timer 1 comparison B	9			
15	23	35(Base+8C)		Timer 1 comparison A	10			
_		36–37	reserved	-	-			
16	26	38(Base+98)	16-bit programmable timer 2	Timer 2 comparison B	11			
17	27	39(Base+9C)		Timer 2 comparison A	12			
_		40–41	reserved	-	_			
18	2A	42(Base+A8)	16-bit programmable timer 3	Timer 3 comparison B	13			
19	2B	43(Base+AC)		Timer 3 comparison A	14			
_		44–45	reserved	-	_			
20	2E	46(Base+B8)	16-bit programmable timer 4	Timer 4 comparison B	15			
21	2F	47(Base+BC)		Timer 4 comparison A	16			
_		48–49	reserved	-	_			
22	32	50(Base+C8)	16-bit programmable timer 5	Timer 5 comparison B	17			
23	33	51(Base+CC)		Timer 5 comparison A	18			
24	34	52(Base+D0)	8-bit programmable timer	Timer 0 underflow	19			
25	35	53(Base+D4)		Timer 1 underflow	20			
26	36	54(Base+D8)		Timer 2 underflow	21			
27	37	55(Base+DC)		Timer 3 underflow	22			
28	38	56(Base+E0)	Serial interface Ch.0	Receive error	_			
29	39	57(Base+E4)		Receive buffer full	23			
30	ЗА	58(Base+E8)		Transmit buffer empty	24			
-		59	reserved	-	-			
31	3C	60(Base+F0)	Serial interface Ch.1	Receive error	_			
32	3D	61(Base+F4)		Receive buffer full	25	\downarrow		
33	3E	62(Base+F8)		Transmit buffer empty	26	Low		

Table 5.1 List of Maskable Interrupts (continue)

	HEX	Vector number	Table 5.1 List of Ma	iskable Interrupts (continue)	IDMA	1
No.	No.	(Hex address)	(Peripheral circuit)	Interrupt factor	Ch.	Priority
_		63	reserved	_	-	High
34	40	64(Base+100)	A/D converter	A/D converter, end of conversion	27	1
35	41	65(Base+104)	Clock timer	Falling edge of 32 Hz, 8 Hz, 2 Hz or 1 Hz signal	-	
				1-minuet, 1-hour or specified time count up		
-	<u>.</u>	66–67	reserved		-	
36	44	68(Base+110)	Port input interrupt 4	Edge (rising or falling) or level (High or Low)	28	
37	45	69(Base+114)	Port input interrupt 5	Edge (rising or falling) or level (High or Low)	29	
38	46	70(Base+118) 71(Base+11C)	Port input interrupt 6 Port input interrupt 7	Edge (rising or falling) or level (High or Low) Edge (rising or falling) or level (High or Low)	30 31	
40	48	72(Base+120)	8-bit programmable timer	Timer 4 underflow	32	
41	49	73(Base+124)	o bit programmable timer	Timer 5 underflow	33	
-	73	74-75		Time 3 didefilow	33	
42	4C	76(Base+130)	Serial interface Ch.2	Receive error	_	
43	4D	,	Genai interiace On.2	Receive buffer full	34	_
	-	77(Base+134)				
44	4E	78(Base+138)		Transmit buffer empty	35	
		79	reserved	-	_	
45	50	80(Base+140)	Serial interface Ch.3	Receive error		
46	51	81(Base+144)		Receive buffer full	36	
47	52	82(Base+148)		Transmit buffer empty	37	•
		83	reserved	_	-	
48	54	84(Base+150)	Port input interrupt 8	Edge (rising or falling) or level (High or Low)	38	
49	55	85(Base+154)	Port input interrupt 9	Edge (rising or falling) or level (High or Low)	39	
50	56	86(Base+158)	Port input interrupt 10	Edge (rising or falling) or level (High or Low)	40	
51	57	87(Base+15C)	Port input interrupt 11	Edge (rising or falling) or level (High or Low)	41	
52	58	88(Base+160)	Port input interrupt 12	Edge (rising or falling) or level (High or Low)	42	
53	59	89(Base+164)	Port input interrupt 13	Edge (rising or falling) or level (High or Low)	43	
54	5A	90(Base+168)	Port input interrupt 14	Edge (rising or falling) or level (High or Low)	44	
55	5B	91(Base+16C)	Port input interrupt 15	Edge (rising or falling) or level (High or Low)	45	
		92-93	reserved	-	-	
56	5E	94(Base+178)	8-bit programmable timer 6	Timer 6 comparison B	46	
57	5F	95(Base+17C)		Timer 6 comparison A	47	
_		96-97	reserved	-	-	
58	62	98(Base+188)	16-bit programmable timer 7	Timer 7 comparison B	48	
59	63	99(Base+18C)		Timer 7 comparison A	49	
-		100-101	reserved	-	-	
60	66	102(Base+198)	16-bit programmable timer 8	Timer 8 comparison B	50	
61	67	103(Base+19C)		Timer 8 comparison A	51	
_		104-105	reserved	-	-	
62	6A	106(Base+198)	16-bit programmable timer 9	Timer 9 comparison B	52	
63	6B	107(Base+19C)		Timer 9 comparison A	53	
64	6C	108(Base+198)	Single-master I ² C-bus Ch. 0	Command complete/error occurred	-	
65	6D	109(Base+19C)		Read DMA request	54	
66	6E	110(Base+198)		Write DMA request	55	
_		111	reserved	-	_	
67	70	112(Base+1C0)	Single-master I ² C-bus Ch. 1	Command complete/error occurred	_	
68	71	113(Base+1C4)	i -	Read DMA request	56	
69	72	114(Base+1C8)		Write DMA request	57	↓
_		115	reserved	-	-	Low
L					1	<u> </u>

Contents of table

"Hex No." indicates an interrupt number in hexadecimal value.

"Vector number (Address)" indicates the trap table's vector number. The numerals in parentheses show an offset (in bytes) from the starting address (Base) of the trap table. The starting address (Base) of the trap table by default is the boot address, 0xC00000 set at an initial reset. This address can be changed using the TTBR register (0x48134 to 0x48137).

For details about the trap table contents including exception factors, etc., refer to the "S1C33000 Core CPU Manual".

"Interrupt system (Peripheral circuit)" indicates that interrupt levels can be programmed for each peripheral circuit written.

"Interrupt factor" indicates the factor of the interrupt occurring in each interrupt system.

"IDMA Ch." indicates that an interrupt factor which has a numeric value in this column can start up the intelligent DMA (IDMA) to transfer data when an interrupt factor occurs. The numeric value indicates the IDMA's channel number. Interrupt factors that do not have a numeric value here cannot start up the IDMA.

"Priority" indicates the priority of interrupts in cases when all interrupt systems are set to the same interrupt level. If two or more interrupt factors occur simultaneously, interrupt requests are accepted in order of highest priority. Interrupt priority varies depending on the interrupt levels set in each interrupt system. However, the priorities of interrupt factors in the same interrupt system are fixed in the order that they are written here.

Maskable interrupt generating conditions

A maskable interrupt to the CPU occurs when all of the conditions described below are met.

- The interrupt enable register for the interrupt factor that has occurred is set to "1".
- The IE (Interrupt Enable) bit of the Processor Status Register (PSR) in the CPU is set to "1".
- The interrupt factor that has occurred has a higher priority level than the value that is set in the PSR's Interrupt Level (IL). (The interrupt levels can be set using the interrupt priority register in each interrupt system.)
- No other trap factor having higher priority, such as NMI, has occurred.
- The interrupt factor does not invoke IDMA (the IDMA request bit is set to "0").

When an interrupt factor occurs, the corresponding interrupt factor flag is set to "1" and the flag remains set until it is reset in the software program. Therefore, in no cases can the generated interrupt factor be inadvertently cleared even if the above conditions are not met when the interrupt factor has occurred. The interrupt will occur when the above conditions are met.

However, when the interrupt factor invokes IDMA, the interrupt factor is reset if the following condition is met.

- The IDMA transfer counter is not "0".
- Interrupts are disabled in the IDMA control information even if the transfer counter is "0".

If two or more maskable interrupt factors occur simultaneously, the interrupt factor that has the highest priority is allowed to signal an interrupt request to the CPU. The other interrupts with lower priorities are kept pending until the above conditions are met.

The PSR and interrupt control register will be detailed later.

For details about interrupt factor generating conditions, refer to the description of each peripheral circuit in this manual.

Interrupt Factors and Intelligent DMA

Several interrupt factors can be set so that they can invoke IDMA startup. When one of these interrupt factors occurs, IDMA is started up before an interrupt request to the CPU. The interrupt request to the CPU is generated after IDMA is completed. (The interrupt request can be disabled by a program.)

IDMA is always started up regardless of how the PSR is set. For details, refer to "IDMA Invocation".

Nonmaskable Interrupt (NMI)

 $The \ nonmaskable \ interrupt \ (NMI) \ can \ be \ generated \ by \ pulling \ the \ \#NMI \ pin \ low \ or \ using \ the \ internal \ watchdog \ timer.$

The vector number of NMI is 7, with the vector address set to the trap table's starting address + 28 bytes.

This interrupt is prioritized over other interrupts and is unconditionally accepted by the CPU.

However, since this interrupt may operate erratically if it occurs before the stack pointer (SP) is set up, it is masked in hardware until a write to the SP is completed after an initial reset.

Interrupt Processing by the CPU

The CPU keeps sampling interrupt requests every cycle. When the CPU accepts an interrupt request, it enters trap processing after completing execution of the instruction that was being executed.

The following lists the contents executed in trap processing.

- (1) The PSR and the current program counter (PC) value are saved to the stack.
- (2) The IE bit of the PSR is reset to "0" (following maskable interrupts are disabled).
- (3) The IL of the PSR is set to the priority level of the accepted interrupt (NMI does not have its interrupt level changed).
- (4) The vector of the generated interrupt factor is loaded into the PC, thus executing the interrupt processing routine.

Thus, once an interrupt is accepted, all maskable interrupts that may follow are disabled in (2). Multiple interrupts can also be handled by setting the IE bit to "1" in the interrupt processing routine. In this case, since the IL has been changed in (3), only an interrupt that has a higher priority than that of the currently processed interrupt is accepted. When the interrupt processing routine is terminated by the reti instruction, the PSR is restored to its previous status before the interrupt has occurred. The program restarts processing after branching to the instruction next to the one that was being executed when the interrupt occurred.

Clearing Standby Mode by Interrupts

The standby modes (HALT and SLEEP) are cleared by an NMI or a maskable interrupt.

All maskable interrupts can be used to clear HALT mode. However, if the bus clock has stopped in HALT2 mode, a DMA interrupt cannot be used.

In SLEEP mode, since the high-speed (OSC3) oscillation circuit is deactivated, interrupts from the peripheral circuits that operate with the OSC3 clock cannot be used.

Interrupts that can be used to clear basic HALT mode: NMI and all maskable interrupts

Interrupts that can be used to clear HALT2 mode: NMI and all maskable interrupts (except DMA interrupts)

Interrupts that can be used to clear SLEEP mode: NMI, input port interrupts, and clock timer interrupts

Clearing of the standby modes is accomplished by an interrupt request to the CPU. Therefore, this requires that the PSR be set in such a way that the requested interrupt will be accepted, and that the interrupt enable register for the interrupt factor be set to accept the interrupt.

When standby mode is cleared and the CPU has accepted the interrupt, it returns to the instruction next to the halt or slp instruction after executing the interrupt processing routine.

Note: If the interrupt factor used to restart from the standby mode has been set to invoke the IDMA, the IDMA is started up by that interrupt.

In the case of SLEEP mode, the high-speed (OSC3) oscillation circuit also starts operating. If an interrupt to be generated upon completion of IDMA is disabled at the setting of the IDMA side, no interrupt request is signaled to the CPU. Therefore, the CPU remains idle until the next interrupt request is generated.

Trap Table

The C33 Core Block allows the base (starting) address of the trap table to be set by the TTBR register.

TTBR0 (D[9:0]) / TTBR low-order register (0x48134): Trap table base address [9:0] (fixed at "0")

TTBR1 (D[F:A]) / TTBR low-order register (0x48134): Trap table base address [15:10]

TTBR2 (D[B:0]) / TTBR high-order register (0x48136): Trap table base address [27:16]

TTBR3 (D[F:C]) / TTBR high-order register (0x48136): Trap table base address [31:28] (fixed at "0")

After an initial reset, the TTBR register is set to the following boot address. 0x0C00000

Therefore, even when the trap table position is changed, it is necessary that at least the reset vector be written to the above address.

TTBR0 and TTBR3 are read-only bits which are fixed at "0". Therefore, the trap table starting address always begins with a 1KB boundary address.

The TTBR register is normally write-protected to prevent them from being inadvertently rewritten. To remove this write protection function, another register, TBRP (D[7:0]) / TTBR write-protect register (0x4812D [byte]), is provided. A write to the TTBR register is enabled by writing "0x59" to TBRP and is disabled back again by a write to the most significant byte of the TTBR register (0x48137). Consequently, a write to the TTBR register needs to begin with the low-order half-word first. However, since an occurrence of NMI or the like between writes of the low-order and high-order half-words would cause a malfunction, it is recommended that the register be written in words.

Control of Maskable Interrupts

Structure of the Interrupt Controller

The interrupt controller is configured as shown in Figure 5.1.




Figure 5.1 Configuration of Interrupt Controller

The following sections explain the functions of the registers used to control interrupts.

Processor Status Register (PSR)

The PSR is a special register incorporated in the core CPU and contains control bits to enable or disable an interrupt request to the CPU.

Interrupt Enable (IE) bit: PSR[4]

This bit is used to enable or disable an interrupt request to the CPU. When this bit is set to "1", the CPU is enabled to accept a maskable interrupt request. When this bit is reset to "0", no maskable interrupt request is accepted by the CPU.

When the CPU accepts an interrupt request (or some other trap occurs), it saves the PSR to the stack and resets the IE bit to "0". Consequently, no maskable interrupt request occurring thereafter will be accepted unless the IE bit is set to "1" in software program or the interrupt (trap) processing routine is terminated by the reti instruction.

The IE bit is initialized to "0" (interrupts disabled) by an initial reset.

Interrupt Level (IL): PSR[11:8]

The IL bits disable the interrupts whose priorities are below the set interrupt level. For example, if the interrupt level set in the IL is 3, the interrupts whose priorities are set below 3 in the interrupt priority register (described later) are not accepted by the CPU even if the IE bit is set to "1". The IL and the interrupt priority register together allow you to control the interrupt priorities in each interrupt system. For details about the interrupt levels, refer to "Interrupt Priority Register and Interrupt Levels".

When the CPU accepts a maskable interrupt request, it saves the PSR to the stack and sets the IL to the accepted interrupt's priority level. Therefore, even when the IE bit is set to "1" in the interrupt processing routine, no interrupts whose priority levels are equal or below that of the interrupt currently being processed are accepted unless the IL is rewritten.

The IL is restored to its previous status when the interrupt processing routine is terminated by the reti instruction.

The IL is rewritten for only maskable interrupts and not for any other traps (except a reset).

The IL is set to level 0 (that is, all interrupts above level 1 are enabled) by an initial reset.

Note: As the S1C33000 Core CPU function, the IL allows interrupt levels to be set in the range of 0 to 15. However, since the interrupt priority register in the ITC consists of three bits, interrupt levels in each interrupt system can only be set for up to 8.

Interrupt Factor Flag and Interrupt Enable Register

An interrupt factor flag and an interrupt enable register are provided for each maskable interrupt factor.

Interrupt factor flag

The interrupt factor flag is set to "1" when the corresponding interrupt factor occurs. Reading the flag enables you to determine what caused an interrupt, making it unnecessary to resort to the CPU's trap processing. The interrupt factor flag is reset only by writing data in software. Note that the method by which this flag is reset can be selected from the software application using either of the two methods described below. This selection is accomplished using RSTONLY (D0) / Interrupt factor flag reset method select register (0x4029F).

• Reset-only method (default)

This method is selected (RSTONLY = "1") when initially reset.

With this method, the interrupt factor flag is reset by writing "1". Although multiple interrupt factor flags are located at the same address of the interrupt control register, the interrupt factor flags for which "0" has been written can be neither set nor reset. Therefore, this method ensures that only a specific factor flag is reset. However, when using read-modify-write instructions (e.g., bset, bclr, or bnot), note that an interrupt factor flag that has been set to "1" is reset by writing.

In this method, no interrupt factor flag can be set in the software application.

· Read/write method

This method is selected by writing "0" to RSTONLY.

When this method is used, interrupt factor flags can be read and written as for other registers. Therefore, the flag is reset by writing "0" and set by writing "1". In this case, all factor flags for which "0" has been written are reset. Even in a read-modify-write operation, an interrupt factor can occur between the read and the write, so be careful when using this method.

Since interrupt factor flags are not initialized by an initial reset, be sure to reset them before enabling interrupts.

Note: Even when a maskable interrupt request is accepted by the CPU and control branches off to the interrupt processing routine, the interrupt factor flag is not reset. Consequently, if control is returned from the interrupt processing routine by the reti instruction without resetting the interrupt factor flag in a program, the same interrupt factor occurs again.

For details about interrupt factor generating conditions, refer to the description of each peripheral circuit in this manual.

Interrupt enable register

This register controls the output of an interrupt request to the CPU. Only when the interrupt enable bit of this register is set to "1" can an interrupt request to the CPU be enabled by an occurrence of the corresponding interrupt factor. If the bit is set to "0", no interrupt request is made to the CPU even when the corresponding interrupt factor occurs.

Interrupt enable bits can be read and written as for other registers. Therefore, the interrupt enable bitis reset by writing "0" and set by writing "1". By reading this register, its setup status can be checked at any time. Settings of the interrupt enable register do not affect the operation of interrupt factor flags, so when an interrupt factor occurs the interrupt factor flag is set to "1" even if the corresponding interrupt enable bit is set to "0". When initially reset, the interrupt enable register is set to "0" (interrupts are disabled).

In cases when IDMA is started up by occurrence of an interrupt factor or when clearing standby mode (HALT or SLEEP mode) too, the corresponding interrupt enable bit must be set to "1".

The interrupt controller outputs an interrupt request to the CPU when the following conditions are met:

- An interrupt factor has occurred and the interrupt factor flag is set to "1".
- The bit of the interrupt enable register for the interrupt factor that has occurred is set to "1" (interrupt enable).
- The bit of the IDMA request register for the interrupt factor that has occurred is set to "0" (interrupt request).

If two or more interrupt factors occur simultaneously, the interrupt factor that has the highest priority is allowed to signal an interrupt request to the CPU. (See the following section.)

When these conditions are met, the interrupt controller outputs an interrupt request signal to the CPU along with the setup content (interrupt level) of the interrupt priority register for the generated interrupt system and its vector number.

These signals remain asserted until the interrupt factor flag is reset to "0" or the corresponding bit of the interrupt enable register is set to "0" (interrupts are disabled) or until some other interrupt factor of higher priority occurs. They are not cleared if the CPU simply accepts the interrupt request.

Interrupt Priority Register and Interrupt Levels

The interrupt priority register is a 3-bit register provided for each interrupt system. It allows the interrupt levels of a given interrupt system to be set in the range of 0 to 7. The default priorities shown in Table 5.1 can be modified according to system requirements by this setting.

The value set in this register is used by the interrupt controller and the CPU as described below.

Roles of the interrupt priority register in the interrupt controller

If two or more interrupt factors that have been enabled by the interrupt enable register occur simultaneously, the interrupt factor in the interrupt system whose interrupt priority register contains the greatest value is allowed by the interrupt controller to signal an interrupt request to the CPU.

If an interrupt factor occurs in two or more interrupt systems having the same value, the interrupt priority is resolved according to the default priorities in Table 5.1. Interrupt factors in the same interrupt system also have their priorities resolved according to the order in Table 5.1.

Other interrupt factors are kept pending until all interrupts of higher priority are accepted by the CPU.

When outputting an interrupt request signal to the CPU, the interrupt controller outputs the content of the interrupt priority register to the CPU along with it.

If another interrupt factor of higher priority occurs during outputting an interrupt request signal, the interrupt controller changes the vector number and interrupt level to those of the new interrupt factor before they are output to the CPU. The first interrupt request is left pending.

Roles of the interrupt priority register in CPU processing

The CPU compares the content of the interrupt priority register received from the interrupt controller with the interrupt level that is set in the IL of the PSR to determine whether or not to accept the interrupt request.

IE bit = "1" & IL < interrupt priority register: the interrupt request is accepted IE bit = "1" & IL \geq interrupt priority register: the interrupt request is rejected

Before interrupts can be controlled by an interrupt level, the interrupt disabling level must be written to the IL. For example, if the value written to the IL is 3, only the interrupts whose interrupt levels written in the interrupt priority register are 4 or more will be accepted.

When an interrupt is accepted, the interrupt level that is set in its interrupt priority register is written to the IL. As a result, the interrupt requests below that interrupt level can no longer be accepted.

If the interrupt priority register for an interrupt is set to "0", the interrupt is disabled. However, invoking IDMA by means of an interrupt factor works fine.

- **Notes**: As the S1C33000 Core CPU function, the IL allows interrupt levels to be set in the range of 0 to 15. However, since the interrupt priority register in the C33 Core Block consists of three bits, interrupt levels in each interrupt system can only be set for up to 8.
 - Multiple interrupts can also be handled by rewriting the interrupt level to the IL in the interrupt
 processing routine. However, if the interrupt level of the IL is set below the current level and the
 IE is set to enable interrupts before resetting the interrupt factor flag after an interrupt has
 occurred, the same interrupt may occur again.

IDMA Invocation

The interrupt factors for which IDMA channel numbers are written in Table 5.1 have the function to invoke the intelligent DMA (IDMA).

IDMA request register

The IDMA request register is used to specify the interrupt factor that invoke an IDMA transfer. If an IDMA request bit is set to "1", the IDMA request will be generated when the corresponding interrupt factor occurs. When the IDMA request bit is set to "0", the corresponding interrupt factor does not invoke IDMA and a normal interrupt processing will be performed. The IDMA request register is set to "0" by an initial reset. The method by which this register is set can be selected from the software application using either of the two methods described below. This selection is accomplished using IDMAONLY (D1) / Flag set/reset method select register (0x4029F).

• Set-only method (default)

This method is selected (IDMAONLY = "1") when initially reset.

With this method, an IDMA request bit is set by writing "1". Although multiple IDMA request bits are located in the IDMA request register, the IDMA request bits for which "0" has been written can be neither set nor reset. Therefore, this method ensures that only a specific IDMA request bit is set.

However, when using read-modify-write instructions (e.g., bset, bclr, or bnot), note that an IDMA request bit that has been set to "1" is not reset by writing.

· Read/write method

This method is selected by writing "0" to IDMAONLY.

When this method is used, IDMA request bits can be read and written as for other registers. Therefore, the IDMA request bit is reset by writing "0" and set by writing "1". In this case, all IDMA request bits for which "0" has been written are reset. Even in a read-modify-write operation, an IDMA request bit can be reset by the hardware between the read and the write, so be careful when using this method.

IDMA enable register

To perform IDMA transfer using an interrupt factor, the corresponding bit of the IDMA enable register must be set to "1". If this bit is set to "0", the interrupt factor cannot invoke the IDMA channel. The IDMA enable register is set to "0" by an initial reset.

The IDMA enable register allows selection of a set method (set-only method or Read/write method) similar to the IDMA request register. This selection is accomplished using DENONLY (D2) / Flag set/reset method select register (0x4029F). See the above explanation for the set method.

Invokina IDMA

Before IDMA can be invoked by the occurrence of an interrupt factor, the corresponding bits of the IDMA request and IDMA enable registers must be set to "1". Then when an interrupt factor occurs, the interrupt request to the CPU is made pending and the corresponding IDMA channel is invoked. The DMA transfer is performed according to the control information of that IDMA channel. The interrupt level set by the interrupt priority register of the ITC does not affect the IDMA invocation. The IDMA request can be accepted even if the interrupt level of the CPU is higher than the set value of the interrupt priority register. However, when generating the interrupt request to the CPU after the IDMA transfer is completed, the interrupt is controlled using the interrupt level set by the interrupt priority register.

An IDMA invocation request is accepted even when the interrupt enable register and PSR of the CPU is set to disable interrupts. It is also necessary that the control information for the IDMA channel has been set.

Interrupt after IDMA transfer

To generate an interrupt after completion of IDMA transfer:

The interrupt request that has been kept pending can be generated after completion of the DMA transfer. In this case, the interrupt must be enabled by the IDMA control information (DINTEM = "1") in adition to the interrupt controller and the PSR register settings.

However, if the transfer counter set for the selected IDMA channel does not reach the terminal count of 0 after the number of transfers set have been performed, the interrupt factor flag is reset and no interrupt request is generated. The transfer counter is decremented by 1 for each transfer performed.

If the transfer counter is decremented to 0 when DINTEN is set to "1", the interrupt factor flag is not reset and the IDMA request bit is cleared to "0". An interrupt request is generated if other interrupt conditions are met. The IDMA request bit must be set up again in order for IDMA to be invoked when an interrupt factor occurs next time as well. To ensure that no unwanted IDMA request occurs, this setup must be performed after resetting the interrupt factor flag.

Figure 5.2 shows the hardware sequence when DINTEN is set to "1".





Figure 5.2 Sequence when DINTEN = "1"

To disable an interrupt after completion of IDMA transfer:

If an interrupt has been disabled in the IDMA control information (DINTEN = "0"), the interrupt is not generated since the interrupt factor flag is reset when the transfer counter becomes 0.

In this case, the IDMA request bit remains set to "1" without being cleared. However, the IDMA enable bit is cleared, so the following IDMA request by the same interrupt factor will be disabled.






Figure 5.3 Sequence when DINTEN = "0"

For details on IDMA, refer to "IDMA (Intelligent DMA)".

HSDMA Invocation

Some interrupt factors can invoke high-speed DMAs (HSDMA).

HSDMA trigger set-up register

The DMA block contains four channel of HSDMA circuit. Each channel allows selection of an interrupt factor as the trigger. The HSDMA trigger set-up registers are used for this selection.

HSDMA Ch.0: HSD0S[3:0] (D[3:0])/HSDMA Ch.0/1 trigger set-up register (0x40298) HSDMA Ch.1: HSD1S[3:0] (D[7:4])/HSDMA Ch.0/1 trigger set-up register (0x40298) HSDMA Ch.2: HSD2S[3:0] (D[3:0])/HSDMA Ch.2/3 trigger set-up register (0x40299) HSDMA Ch.3: HSD3S[3:0] (D[7:4])/HSDMA Ch.2/3 trigger set-up register (0x40299)

Table 5.2 shows the setting value and the corresponding trigger factor.

Table 5.2 HSDMA Trigger Factor

Value	Ch.0 trigger factor	Ch.1 trigger factor	Ch.2 trigger factor	Ch.3 trigger factor
0000	Software trigger	Software trigger	Software trigger	Software trigger
0001	K50 port input (falling edge)	K51 port input (falling edge)	K53 port input (falling edge)	K54 port input (falling edge)
0010	K50 port input (rising edge)	K51 port input (rising edge)	K53 port input (rising edge)	K54 port input (rising edge)
0011	Port 0 input	Port 1 input	Port 2 input	Port 3 input
0100	Port 4 input	Port 5 input	Port 6 input	Port 7 input
0101	8-bit timer 0 underflow	8-bit timer 1 underflow	8-bit timer 2 underflow	8-bit timer 3 underflow
0110	16-bit timer 0 compare B	16-bit timer 1 compare B	16-bit timer 2 compare B	16-bit timer 3 compare B
0111	16-bit timer 0 compare A	16-bit timer 1 compare A	16-bit timer 2 compare A	16-bit timer 3 compare A
1000	16-bit timer 4 compare B	16-bit timer 5 compare B	16-bit timer 4 compare B	16-bit timer 5 compare B
1001	16-bit timer 4 compare A	16-bit timer 5 compare A	16-bit timer 4 compare A	16-bit timer 5 compare A
1010	Serial I/F Ch.0 Rx buffer full	Serial I/F Ch.1 Rx buffer full	Serial I/F Ch.0 Rx buffer full	Serial I/F Ch.1 Rx buffer full
1011	Serial I/F Ch.0 Tx buffer empty	Serial I/F Ch.1 Tx buffer empty	Serial I/F Ch.0 Tx buffer empty	Serial I/F Ch.1 Tx buffer empty
1100	A/D conversion completion	A/D conversion completion	A/D conversion completion	A/D conversion completion
1101	Single-master I ² C-bus	Single-master I ² C-bus	Single-master I ² C-bus	Single-master I ² C-bus
	Ch.0 read DMA request	Ch.1 read DMA request	Ch.2 read DMA request	Ch.3 read DMA request
1110	Single-master I ² C-bus	Single-master I ² C-bus	Single-master I ² C-bus	Single-master I ² C-bus
	Ch.0 write DMA request	Ch.1 write DMA request	Ch.2 write DMA request	Ch.3 write DMA request

Invoking HSDMA

By selecting an interrupt factor with the HSDMA trigger set-up register, the HSDMA channel is invoked when the selected interrupt factor occurs. The interrupt control bits (interrupt factor flag, interrupt enable register, IDMA request register, interrupt priority register) do not affect this invocation.

Since HSDMA does not reset the interrupt factor flag, an interrupt will occur when the DMA transfer is completed if the interrupt is enabled by ITC.

Before HSDMA can be invoked by the occurrence of an interrupt factor, it is necessary that DMA be enabled on the HSDMA side by setting the control register for HSDMA transfer.

For details about HSDMA, refer to "HSDMA (High-Speed DMA)".

I/O Memory of Interrupt Controller

Table 5.3 shows the control bits of the interrupt controller.

Table 5.3 Control Bits of Interrupt Controller

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Port input 0/1	0040260	D7	-	reserved	_	T -	_	0 when being read.
interrupt	(B)	D6	PP1L2	Port input 1 interrupt level	0 to 7	Х	R/W	, and the second
priority register		D5	PP1L1			X		
		D4	PP1L0			X		
		D3	-	reserved	-	-	-	0 when being read.
		D2	PP0L2	Port input 0 interrupt level	0 to 7	Х	R/W	
		D1	PP0L1			X		
		D0	PP0L0			X		
Port input 2/3	0040261	D7	-	reserved	_	-	-	0 when being read.
interrupt	(B)	D6	PP3L2	Port input 3 interrupt level	0 to 7	Х	R/W	
priority register		D5	PP3L1			X		
		D4	PP3L0			X		
		D3	-	reserved	_		_	0 when being read.
		D2	PP2L2	Port input 2 interrupt level	0 to 7	X	R/W	
		D1	PP2L1			X		
		D0	PP2L0			X		
Key input	0040262	D7	-	reserved		-	-	0 when being read.
interrupt	(B)	D6	PK1L2	Key input 1 interrupt level	0 to 7	X	R/W	
priority register		D5	PK1L1			X		
		D4 D3	PK1L0	reserved	1	X		0 when being read.
		D3	PK0L2	Key input 0 interrupt level	0 to 7	X	R/W	o when being read.
		D2 D1	PK0L2 PK0L1	noy riput o interrupt level	0 10 7	^	17/44	
		D0	PK0L0			X		
High-speed	0040263	D7	_	reserved	_	+-	_	0 when being read.
DMA Ch.0/1	(B)	D6	PHSD1L2	High-speed DMA Ch.1	0 to 7	X	R/W	o when being read.
interrupt	(-)	D5	PHSD1L1	interrupt level		X		
priority register		D4	PHSD1L0			X		
. , ,		D3	_	reserved	_	T -	-	0 when being read.
		D2	PHSD0L2	High-speed DMA Ch.0	0 to 7	Х	R/W	
		D1	PHSD0L1	interrupt level		Х		
		D0	PHSD0L0			X		
High-speed	0040264	D7	-	reserved	_		-	0 when being read.
DMA Ch.2/3	(B)	D6	PHSD3L2	High-speed DMA Ch.3	0 to 7	Х	R/W	
interrupt		D5	PHSD3L1	interrupt level		X		
priority register		D4	PHSD3L0			X		
		D3	-	reserved		-	-	0 when being read.
		D2	PHSD2L2	High-speed DMA Ch.2	0 to 7	X	R/W	
		D1 D0	PHSD2L1 PHSD2L0	interrupt level		X		
					1	+		
IDMA interrupt	0040265	D7-3	PDM2	reserved	- 0 to 7	X	R/W	0 when being read.
priority register	(B)	D2 D1	PDM2 PDM1	IDMA interrupt level	0 to 7	X	F/VV	
		D0	PDM0			x		
16-bit timer 0/1	0040266	D7	_	reserved	_	+-	L_	0 when being read.
interrupt	(B)	D6	P16T12	16-bit timer 1 interrupt level	0 to 7	X	R/W	o when being read.
priority register	(3)	D5	P16T11	o o a milor i interrupt rever	0.07	x	' ' ' '	
F.I.C.I., Togiciei		D4	P16T10			X		
		D3	-	reserved	_	<u> </u>	<u> </u>	0 when being read.
		D2	P16T02	16-bit timer 0 interrupt level	0 to 7	Х	R/W	J
		D1	P16T01			Х		
		D0	P16T00			Х		
16-bit timer 2/3	0040267	D7	-	reserved	_	Ī -		0 when being read.
interrupt	(B)	D6	P16T32	16-bit timer 3 interrupt level	0 to 7	Х	R/W	
priority register		D5	P16T31			X		
		D4	P16T30			X		
		D3	-	reserved	-	-		0 when being read.
		D2	P16T22	16-bit timer 2 interrupt level	0 to 7	X	R/W	
		D1	P16T21			X		
		D0	P16T20		1	Х		

Table 5.3 Control Bits of Interrupt Controller (continue)

Register name	Address	Bit	Name	Function		Set			Init.	R/W	Remarks
16-bit timer 4/5	0040268	_			\vdash	Set	.111	y	_	17/44	
interrupt	0040268 (B)	D7 D6	P16T52	reserved 16-bit timer 5 interrupt level	\vdash	0 t	- n 7		_ X	R/W	0 when being read.
priority register	(6)	D5	P16T51	10-bit timer 5 interrupt level		O ti	0 1		x	IK/VV	
priority register		D4	P16T50						X		
		D3	-	reserved	Н	-	_		-	 _	0 when being read.
		D2	P16T42	16-bit timer 4 interrupt level		0 t	0 7		Х	R/W	
		D1	P16T41						X		
		D0	P16T40						Х		
8-bit timer,	0040269	D7	-	reserved		-	-		<u> </u>	_	0 when being read.
serial I/F Ch.0	(B)	D6	PSIO02	Serial interface Ch.0		0 t			Х	R/W	ŭ
interrupt	, ,	D5	PSIO01	interrupt level					Х		
priority register		D4	PSIO00						Х		
		D3	-	reserved		-	-		_	-	0 when being read.
		D2	P8TM2	8-bit timer 0-5 interrupt level		0 t	o 7		X	R/W	
		D1	P8TM1						X		
		D0	P8TM0						Х		
Serial I/F Ch.1,	004026A	D7	-	reserved		-				_	0 when being read.
A/D interrupt	(B)	D6	PAD2	A/D converter interrupt level		0 t	o 7		Х	R/W	
priority register		D5	PAD1						Х		
		D4	PAD0						X		
		D3	- DCI042	reserved			- 7		- V	- DA41	0 when being read.
		D2 D1	PSI012 PSI011	Serial interface Ch.1		0 t	0 7		X	R/W	
		D1	PSI011	interrupt level					X		
Ola ala tima an	004026B								+		Mairia a A a at allaccad
Clock timer interrupt		D7–3 D2	PCTM2	reserved Clock timer interrupt level		0 t	- 7		X	R/W	Writing 1 not allowed.
priority register	(B)	D1	PCTM2	Clock timer interrupt lever		O ti	0 1		x	IK/VV	
priority register		D0	PCTM0						x		
Port input 4/5	004026C	D7	-	reserved			_		_	_	0 when being read.
interrupt	(B)	D6	PP5L2	Port input 5 interrupt level		0 t	n 7		X	R/W	o when being read.
priority register	(5)	D5	PP5L1	Tott input 3 interrupt lever		0.0			X	10,00	
priority regions.		D4	PP5L0						X		
		D3	_	reserved		_	-		T -	-	0 when being read.
		D2	PP4L2	Port input 4 interrupt level		0 t	o 7		Х	R/W	,
		D1	PP4L1						Х		
		D0	PP4L0						X		
Port input 6/7	004026D	D7	-	reserved		-	-			_	0 when being read.
interrupt	(B)	D6	PP7L2	Port input 7 interrupt level		0 t	o 7		Х	R/W	
priority register		D5	PP7L1						X		
		D4	PP7L0						X		
		D3 D2	PP6L2	reserved Port input 6 interrupt level		0 to	- 7		_ X	R/W	0 when being read.
		D1	PP6L1	Fort input 6 interrupt lever		O ti	0 1		x	IK/VV	
		D0	PP6L0						x		
Serial I/F	004026E	D7		reserved			_		 	 	0 when being read.
Ch.2/3	(B)	D6	PSIO32	Serial interface Ch.3		0 to	7		X	R/W	S WITCH DOING TEAU.
interrupt	(-,	D5	PSIO31	interrupt level		3 10	•		X		
priority register		D4	PSIO30	·					X		
		D3	-	reserved			Ξ		-	L-	0 when being read.
		D2	PSIO22	Serial interface Ch.2		0 t	o 7		Х	R/W	
		D1	PSIO21	interrupt level					X		
		D0	PSIO20		L				Х		
Key input,	0040270	D7-6	-	reserved			_		_	_	0 when being read.
port input 0-3	(B)	D5	EK1	Key input 1	1	Enabled	0	Disabled	0	R/W	
interrupt		D4	EK0	Key input 0					0	R/W	
enable register		D3	EP3	Port input 3					0	R/W	
		D2	EP2	Port input 2	-				0	R/W	
		D1	EP1	Port input 1 Port input 0					0	R/W R/W	
DMA int	0040073	D0	EP0	'	<u> </u>	l	_	l	0	K/W	Out and had
DMA interrupt	0040271	D7-5	- EIDMA	reserved IDMA	4	Enobled -	- _	Disabled	-	R/W	0 when being read.
enable register	(B)	D4 D3	EIDMA EHDM3	High-speed DMA Ch.3	1	Enabled	0	Disabled	0	R/W	
		D3	EHDM3	High-speed DMA Ch.2	1				0	R/W	
		D1	EHDM1	High-speed DMA Ch.1					0	R/W	
		D0	EHDM0	High-speed DMA Ch.0					0	R/W	
		_ D0	- i iDivio	Triight speed Divirt Off.0	L	I	_	L	1 0	17/44	

Table 5.3 Control Bits of Interrupt Controller (continue)

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
16-bit timer 0/1	0040272	D7	E16TC1	16-bit timer 1 comparison A	1	Enabled	0	Disabled	0	R/W	
interrupt	(B)	D6	E16TU1	16-bit timer 1 comparison B					0	R/W	
enable register		D5-4	-	reserved		-	_	T	_	-	0 when being read.
		D3	E16TC0	16-bit timer 0 comparison A	1	Enabled	0	Disabled	0	R/W	
		D2 D1–0	E16TU0	16-bit timer 0 comparison B reserved					_	R/W	0 when being read.
16-bit timer 2/3	0040273	D1=0	E46TC2		4	Enabled	0	Disabled	0	R/W	o when being read.
interrupt	(B)	D6	E16TC3 E16TU3	16-bit timer 3 comparison A 16-bit timer 3 comparison B	'	Enabled	١	Disabled	0	R/W	
enable register	(5)	D5-4	_	reserved		_			_	-	0 when being read.
onable regions.		D3	E16TC2	16-bit timer 2 comparison A	1	Enabled	0	Disabled	0	R/W	o whom being read.
		D2	E16TU2	16-bit timer 2 comparison B	İ				0	R/W	
		D1-0	-	reserved		-	_		-	-	0 when being read.
16-bit timer 4/5	0040274	D7	E16TC5	16-bit timer 5 comparison A	1	Enabled	0	Disabled	0	R/W	
interrupt	(B)	D6	E16TU5	16-bit timer 5 comparison B					0	R/W	
enable register		D5-4	-	reserved		-	_	T	-	-	0 when being read.
		D3	E16TC4	16-bit timer 4 comparison A	1	Enabled	0	Disabled	0	R/W	
		D2 D1–0	E16TU4	16-bit timer 4 comparison B reserved					0	R/W	O when being road
0.1.11.11	0040075		_				_			_	0 when being read.
8-bit timer	0040275	D7-4 D3	E8TU3	reserved 8-bit timer 3 underflow	1	Enabled	0	Disabled	0	- R/W	0 when being read.
interrupt enable register	(B)	D3	E8TU2	8-bit timer 3 underflow		LITADIEU	١	Disabled	0	R/W	
Chable register		D2	E8TU1	8-bit timer 1 underflow	1				0	R/W	
		D0	E8TU0	8-bit timer 0 underflow	1				0	R/W	
Serial I/F Ch.0/1	0040276	D7-6	_	reserved	Ħ	_	_		-	<u> </u>	0 when being read.
interrupt	(B)	D5	ESTX1	SIF Ch.1 transmit buffer empty	1	Enabled	0	Disabled	0	R/W	
enable register	`´	D4	ESRX1	SIF Ch.1 receive buffer full	1				0	R/W	1
		D3	ESERR1	SIF Ch.1 receive error					0	R/W	
		D2	ESTX0	SIF Ch.0 transmit buffer empty					0	R/W	
		D1	ESRX0	SIF Ch.0 receive buffer full					0	R/W	
		D0	ESERR0	SIF Ch.0 receive error					0	R/W	
Port input 4–7,	0040277	D7-6	-	reserved		-	_	1	-	-	0 when being read.
clock timer,	(B)	D5	EP7	Port input 7	1	Enabled	0	Disabled	0	R/W	
A/D interrupt enable register		D4 D3	EP6 EP5	Port input 6 Port input 5					0	R/W R/W	
enable register		D3	EP4	Port input 4					0	R/W	
		D1	ECTM	Clock timer					0	R/W	
		D0	EADE	A/D converter					0	R/W	
8-bit timer	0040278	D7-2	-	reserved		_	_	•	_	-	0 when being read.
interrupt	(B)	D1	E8TU1	8-bit timer 5 underflow	1	Enabled	0	Disabled	0	R/W	
enable register		D0	E8TU0	8-bit timer 4 underflow					0	R/W	
Serial I/F	0040279	D7-6	-	reserved		-	_		-	_	0 when being read.
Ch.2/3	(B)	D5	ESTX3	SIF Ch.3 transmit buffer empty	1	Enabled	0	Disabled	0	R/W	
interrupt		D4	ESRX3	SIF Ch.3 receive buffer full					0	R/W	
enable register		D3	ESERR3	SIF Ch.3 receive error					0	R/W	
		D2 D1	ESTX2 ESRX2	SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full					0	R/W R/W	
		D1	ESERR2	SIF Ch.2 receive buffer full SIF Ch.2 receive error					0	R/W	
Key input,	0040280			reserved	H		<u>-</u>	I .	_		0 when being read.
port input 0–3	(B)	D7=6	FK1	Key input 1	1	Factor is	n	No factor is	X	R/W	o when being read.
interrupt factor	(-,	D4	FK0	Key input 0	ľ	generated	ľ	generated	X	R/W	
flag register		D3	FP3	Port input 3]			_	Х	R/W	
		D2	FP2	Port input 2					Х	R/W	
		D1	FP1	Port input 1					Х	R/W	
		D0	FP0	Port input 0	_				Х	R/W	
DMA interrupt	0040281	D7-5	-	reserved		-	_		-	-	0 when being read.
factor flag	(B)	D4	FIDMA	IDMA	1	Factor is	0	No factor is	X	R/W	
register		D3	FHDM3	High-speed DMA Ch.3	-	generated		generated	X	R/W	
		D2 D1	FHDM2 FHDM1	High-speed DMA Ch.2 High-speed DMA Ch.1					X	R/W R/W	
		D0	FHDM0	High-speed DMA Ch.0	ĺ				X	R/W	
16-bit timer 0/1	0040282	D7	F16TC1	16-bit timer 1 comparison A	1	Factor is	n	No factor is	X	R/W	
interrupt factor	(B)	D6	F16TU1	16-bit timer 1 comparison B	ĺ .	generated	ľ	generated	X	R/W	
flag register	` ′	D5-4	-	reserved		-	_		-	l –	0 when being read.
		D3	F16TC0	16-bit timer 0 comparison A	1	Factor is	0	No factor is	Х	R/W	
		D2	F16TU0	16-bit timer 0 comparison B		generated		generated	Х	R/W	
		D1-0	-	reserved	\Box				_	_	0 when being read.

Table 5.3 Control Bits of Interrupt Controller (continue)

Register name	Address	Bit	Name	Function		Sett	tine	,	Init.	R/W	Remarks
										_	Remarks
16-bit timer 2/3	0040283	D7	F16TC3	16-bit timer 3 comparison A	1	Factor is	0	No factor is	X	R/W	
interrupt factor	(B)	D6	F16TU3	16-bit timer 3 comparison B		generated		generated	Х	R/W	
flag register		D5-4	-	reserved		-	-	ı	-	-	0 when being read.
		D3	F16TC2	16-bit timer 2 comparison A	1	Factor is	0	No factor is	X	R/W	
		D2	F16TU2	16-bit timer 2 comparison B		generated		generated	Х	R/W	
		D1-0	-	reserved		-	_		-	-	0 when being read.
16-bit timer 4/5	0040284	D7	F16TC5	16-bit timer 5 comparison A	1	Factor is	0	No factor is	Х	R/W	
interrupt factor	(B)	D6	F16TU5	16-bit timer 5 comparison B		generated		generated	Х	R/W	
flag register		D5-4	-	reserved		-	-		-	-	0 when being read.
		D3	F16TC4	16-bit timer 4 comparison A	1	Factor is	0	No factor is	Х	R/W	
		D2	F16TU4	16-bit timer 4 comparison B		generated		generated	Χ	R/W	
		D1-0	_	reserved		-	-		-	_	0 when being read.
8-bit timer	0040285	D7-4	I -	reserved		-			_	-	0 when being read.
interrupt factor	(B)	D3	F8TU3	8-bit timer 3 underflow	1	Factor is	0	No factor is	Х	R/W	Ŭ
flag register	` '	D2	F8TU2	8-bit timer 2 underflow		generated		generated	Х	R/W	
.5 .5		D1	F8TU1	8-bit timer 1 underflow		3		3	Х	R/W	
		D0	F8TU0	8-bit timer 0 underflow					Х	R/W	
Serial I/F Ch.0/1	0040286	D7-6		reserved					_		0 when being read.
interrupt factor	(B)	D7-0	FSTX1	SIF Ch.1 transmit buffer empty	1	Factor is	0	No factor is	X	R/W	o when being read.
flag register	(3)	D3	FSRX1	SIF Ch.1 receive buffer full	[]	generated		generated	X	R/W	
nag register		D3	FSERR1	SIF Ch.1 receive error		gonorateu		generated	X	R/W	
		D3	FSTX0	SIF Ch.0 transmit buffer empty					X	R/W	
		D2	FSRX0	SIF Ch.0 receive buffer full					X	R/W	
		D0	FSERR0	SIF Ch.0 receive error					X	R/W	
			FSERRU		_					IN/VV	
Port input 4–7,	0040287	D7-6	-	reserved			-		-	-	0 when being read.
clock timer, A/D	(B)	D5	FP7	Port input 7	1	Factor is	0	No factor is	X	R/W	
interrupt factor		D4	FP6	Port input 6		generated		generated	X	R/W	
flag register		D3	FP5	Port input 5					X	R/W	
		D2	FP4	Port input 4					X	R/W	
		D1	FCTM	Clock timer					X	R/W	
		D0	FADE	A/D converter					Х	R/W	
8-bit timer	0040288	D7-2	-	reserved	. 1		-		-	-	0 when being read.
interrupt factor	(B)	D1	E8TU1	8-bit timer 5 underflow	1	Factor is	0		X	R/W	
flag register		D0	E8TU0	8-bit timer 4 underflow		generated		generated	Х	R/W	
Serial I/F	0040289	D7-6	-	reserved		-	_		_	-	0 when being read.
Ch.2/3	0040289 (B)	D5	FSTX3	SIF Ch.3 transmit buffer empty	1	Factor is	0		Х	- R/W	0 when being read.
Ch.2/3 interrupt factor		D5 D4	FSRX3	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full	1	Factor is generated	0	No factor is generated	X	R/W	0 when being read.
Ch.2/3		D5 D4 D3	FSRX3 FSERR3	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error	1		0		X X X	R/W R/W	0 when being read.
Ch.2/3 interrupt factor		D5 D4 D3 D2	FSRX3 FSERR3 FSTX2	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty	1		0		X X X	R/W R/W	0 when being read.
Ch.2/3 interrupt factor		D5 D4 D3 D2 D1	FSRX3 FSERR3 FSTX2 FSRX2	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full	1		0		X X X X	R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor	(B)	D5 D4 D3 D2	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty		generated	0		X X X	R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor		D5 D4 D3 D2 D1	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full					X X X X	R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed	(B)	D5 D4 D3 D2 D1 D0	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 R16TU0	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B		generated		generated	X X X X X X 0	R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit	(B) 0040290	D5 D4 D3 D2 D1 D0 D7 D6 D5	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1		generated		generated	X X X X X 0 0	R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0	(B) 0040290	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0		generated		generated	X X X X X X 0 0	R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request	(B) 0040290	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0 RP3	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0 Port input 3		generated		generated	X X X X X 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0	(B) 0040290	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0 Port input 3 Port input 2		generated		generated	X X X X X 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request	(B) 0040290	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D1 D1 D1 D1 D2 D1 D1 D2 D1 D3 D2 D1	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1		generated		generated	X X X X X X 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register	(B) 0040290 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0 Port input 3 Port input 2 Port input 0	1	IDMA request	0	generated Interrupt request	X X X X X X 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request	(B) 0040290	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D1 D1 D1 D1 D2 D1 D1 D2 D1 D3 D2 D1	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1	1	generated	0	generated Interrupt request Interrupt	X X X X X X 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register 16-bit timer 1–4 IDMA request	(B) 0040290 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D6	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0 Port input 3 Port input 3 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison A	1	IDMA request	0	generated Interrupt request	X X X X X X 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register	(B) 0040290 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 R16TC4 R16TU4 R16TC3	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 4 comparison A	1	IDMA request	0	generated Interrupt request Interrupt	X X X X X 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register 16-bit timer 1–4 IDMA request	(B) 0040290 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D6	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 R16TC4 R16TC4 R16TC4 R16TC3 R16TU3	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 4 comparison A	1	IDMA request	0	generated Interrupt request Interrupt	X X X X X X 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register 16-bit timer 1–4 IDMA request	(B) 0040290 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D7 D6 D5	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 R16TC4 R16TC4 R16TC4 R16TC3 R16TU3 R16TC2	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 4 comparison B	1	IDMA request	0	generated Interrupt request Interrupt	X X X X X X 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register 16-bit timer 1–4 IDMA request	(B) 0040290 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 R16TC4 R16TC4 R16TC4 R16TC4 R16TC3 R16TU3 R16TC2 R16TU2	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison A 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison A 16-bit timer 2 comparison A	1	IDMA request	0	generated Interrupt request Interrupt	X X X X X X 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register 16-bit timer 1–4 IDMA request	(B) 0040290 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D9 D7 D6 D5 D5 D4 D1 D0 D7 D7 D1 D0 D7 D1 D0 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 R16TC4 R16TU4 R16TC3 R16TU3 R16TC2 R16TU2 R16TU2 R16TC1	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison A 16-bit timer 2 comparison B	1	IDMA request	0	generated Interrupt request Interrupt	X X X X X X 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register 16-bit timer 1–4 IDMA request	0040290 (B) 0040291 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 R16TC4 R16TU4 R16TC3 R16TU4 R16TC3 R16TU2 R16TC1 R16TU1 R16TC1 R16TU1	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison A 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison A 16-bit timer 2 comparison A	1	IDMA request IDMA request	0	generated Interrupt request Interrupt	X X X X X X 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register 16-bit timer 1–4 IDMA request	(B) 0040290 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D9 D7 D6 D5 D5 D4 D1 D0 D7 D7 D1 D0 D7 D1 D0 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1	FSRX3 FSERR3 FSTX2 FSRX2 FSRX2 FSERR2 R16TC0 R16TU0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 R16TC4 R16TU4 R16TC3 R16TU3 R16TC2 R16TU2 R16TU1 RSTX0	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive error GIF Ch.2 receive buffer full SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 3 comparison B 16-bit timer 3 comparison A 16-bit timer 2 comparison B 16-bit timer 2 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B	1	IDMA request	0	generated Interrupt request Interrupt	X X X X X X 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register 16-bit timer 1–4 IDMA request register	0040290 (B) 0040291 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D7 D6 D5 D4 D1 D0 D7 D6 D5 D4 D7 D6 D5 D4 D7 D6 D5 D4 D7 D6 D5 D4 D7 D6 D5 D4 D7 D6 D5 D6 D6 D6 D7 D7 D6	FSRX3 FSERR3 FSTX2 FSRX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 R16TC4 R16TU4 R16TC3 R16TU3 R16TC2 R16TU3 R16TC2 R16TU1 R16TC1 R16TU1 RSTX0 RSRX0	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison A 16-bit timer 3 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison A 16-bit timer 2 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B	1	IDMA request IDMA request	0	Interrupt request Interrupt request	X X X X X X 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register 16-bit timer 1–4 IDMA request register 16-bit timer, serial I/F Ch.0	0040290 (B) 0040291 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D6 D5 D6 D5 D6 D5 D6 D5 D6 D5 D6 D5 D6 D5 D6 D5 D6 D5 D6 D5 D6 D5 D6 D5 D7	FSRX3 FSERR3 FSTX2 FSERR2 FSERR2 R16TC0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 R16TC4 R16TU4 R16TC3 R16TU3 R16TC2 R16TU3 R16TC1 R16TU1 RSTX0 RSRX0 RSRX0 RSRX0 RSRX0	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 3 comparison B 16-bit timer 3 comparison A 16-bit timer 2 comparison A 16-bit timer 1 comparison B 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow	1	IDMA request IDMA request	0	Interrupt request Interrupt request	X X X X X X X X 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register 16-bit timer 1–4 IDMA request register 16-bit timer, serial I/F Ch.0 IDMA request	0040290 (B) 0040291 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D5 D4	FSRX3 FSERR3 FSTX2 FSRX2 FSERR2 R16TC0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 R16TC4 R16TU4 R16TC3 R16TU3 R16TC2 R16TU4 R16TC1 R16TU1 R16TC1 R16TU1 R16TC1 R16TU1 RSTX0 RSRX0 R8TU3 R8TU2	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison B 16-bit timer 3 comparison B 16-bit timer 2 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B	1	IDMA request IDMA request	0	Interrupt request Interrupt request	X X X X X X X 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register 16-bit timer 1–4 IDMA request register 16-bit timer, serial I/F Ch.0	0040290 (B) 0040291 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D5 D4 D3 D5 D4 D3	FSRX3 FSERR3 FSTX2 FSRX2 FSRX2 FSERR2 R16TC0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 R16TC4 R16TC4 R16TC4 R16TC3 R16TC3 R16TC2 R16TU2 R16TC1 R16TU1 RSTX0 RSTX0 RSTU2 RSTU1	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive error SIF Ch.2 receive buffer full SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 3 comparison B 16-bit timer 3 comparison A 16-bit timer 2 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow	1	IDMA request IDMA request	0	Interrupt request Interrupt request	X X X X X X X 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register 16-bit timer 1–4 IDMA request register 16-bit timer, serial I/F Ch.0 IDMA request	0040290 (B) 0040291 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D5 D4	FSRX3 FSERR3 FSTX2 FSRX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 R16TC4 R16TC4 R16TC4 R16TC4 R16TC4 R16TU4 R16TC1	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive buffer full SIF Ch.2 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 3 comparison A 16-bit timer 3 comparison A 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow	1	IDMA request IDMA request	0	Interrupt request Interrupt request	X X X X X X X 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register 16-bit timer 1–4 IDMA request register 16-bit timer, serial I/F Ch.0 IDMA request	0040290 (B) 0040291 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D5 D4 D3 D5 D4 D3	FSRX3 FSERR3 FSTX2 FSRX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 R16TC4 R16TC4 R16TC4 R16TC3 R16TU3 R16TC2 R16TU1 RSTX0 RSTX0 RSTX0 RSTU1 RSTU1 RSTU0 R16TC5	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive error GIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.1 High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 3 comparison A 16-bit timer 3 comparison B 16-bit timer 2 comparison B 16-bit timer 1 comparison B 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow	1	IDMA request IDMA request	0	Interrupt request Interrupt request	X X X X X X X 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
Ch.2/3 interrupt factor flag register Port input 0–3, high-speed DMA, 16-bit timer 0 IDMA request register 16-bit timer 1–4 IDMA request register 16-bit timer, serial I/F Ch.0 IDMA request	0040290 (B) 0040291 (B)	D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D7 D6 D5 D4 D3 D2 D7 D6 D5 D4 D3 D2 D7 D6	FSRX3 FSERR3 FSTX2 FSRX2 FSRX2 FSERR2 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 R16TC4 R16TC4 R16TC4 R16TC4 R16TC4 R16TU4 R16TC1	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full SIF Ch.3 receive buffer full SIF Ch.2 receive error SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full SIF Ch.2 receive buffer full SIF Ch.2 receive error 16-bit timer 0 comparison A 16-bit timer 0 comparison B High-speed DMA Ch.0 Port input 3 Port input 2 Port input 1 Port input 0 16-bit timer 4 comparison A 16-bit timer 4 comparison B 16-bit timer 3 comparison A 16-bit timer 3 comparison A 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow 8-bit timer 1 underflow	1	IDMA request IDMA request	0	Interrupt request Interrupt request	X X X X X X X 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.

Table 5.3 Control Bits of Interrupt Controller (continue)

Register may Address Bit Name	Register name	Address	Bit	Name	Function	Τ	Sof	tine	1	Init.	R/W	Remarks
ADA						14		_			_	Remarks
Discription Discription						٦ ا		١٠				
DMA request register Part		(B)				-	request		request			
Post input 0-3,						+						
Port Imput 0-3, 1040224 Oz						\vdash	<u> </u>	<u> </u>				0 when being road
Port input 0-3,	register					1	IDMA	_ 	Interrupt			o when being read.
Dot The				-		┨╵		١				
Post input -3,					' '	1	request		request			
Night-speed Color Debto	Port input 0 2	0040204				1	IDMA	_	IDMA			
Discription Discription					·	┨╵		١				
14		(5)			'	1	enabled		uisabieu			
10MA enable register						1						
10 10 10 10 10 10 10 10						┨						
1 OEP1						1						
The lith timer 1	. og.oto.					1						
16-bit timer 1-4						1						
DMA enable register	16-bit timer 1_4	0040205				1	IDMA	<u></u>	IDMA			
Part					·	┨╵		١				
D4 DE16TU2 Sel-bit timer 2 comparison B D2 DE16TU2 Sel-bit timer 2 comparison A D2 DE16TU2 Sel-bit timer 2 comparison B D1 DE16TU2 Sel-bit timer 2 comparison B D1 DE16TU2 Sel-bit timer 2 comparison B D1 DE16TU2 Sel-bit timer 2 comparison B D1 DE16TU2 Sel-bit timer 2 comparison B D1 DE16TU2 Sel-bit timer 2 comparison B D2 DE3TU3 Sel-bit timer 2 comparison B D3 DE3TU3 Sel-bit timer 2 condentwo D4 DE3TU3 Sel-bit timer 2 condentwo D3 DE3TU3 Sel-bit timer 2 condentwo D3 DE3TU3 Sel-bit timer 2 condentwo D3 DE3TU3 Sel-bit timer 2 condentwo D3 DE3TU3 Sel-bit timer 2 condentwo D3 DE3TU3 Sel-bit timer 2 condentwo D4 DE16TU5 Sel-bit timer 2 condentwo D4 DE16TU5 Sel-bit timer 3 comparison B D4 DE16TU5 Sel-bit timer 3 comparison B D4 DE16TU5 Sel-bit timer 3 comparison B D4 DE16TU5 Sel-bit timer 3 comparison B D4 DE16TU5 Sel-bit timer 3 comparison B D4 DE16TU5 Sel-bit timer 3 comparison B D4 DE16TU5 Sel-bit timer 3 comparison B D4 DE16TU5 Sel-bit timer 3 comparison B D4 DE16TU5 Sel-bit timer 5 comparison B D4 DE16TU5 Sel-bit timer 3 comparison B D4 DE16TU5 Sel-bit timer 3 comparison B D4 DE16TU5 Sel-bit timer 3 comparison B D4 DE16TU5 Sel-bit timer 3 comparison B D4 DE16TU5 Sel-bit timer 3 comparison B D4 DE16TU5 Sel-bit timer 3 comparison B D4 DE16TU5 D4 DE16TU5 Sel-bit timer 3 comparison B D4 DE16TU5 D4 DE16TU5 D4 DE16TU5 D4 DE16TU5 D4 DE16TU5 D4 DE16TU5 D4 DE16TU5 D4 DE16TU5 D4 DE16TU5 D4 D4 D4 D4 D4 D4 D4 D		(5)			·	┨	Chabica		uisabicu			
16-bit timer 5, 20 20 26 26 27 27 27 28 28 28 28 28	register				·	1					_	
16-bit timer 5,						1						
The companies of the					·	1						
T6-bit timer 5,						1						
16-bit timer 5, 0040296 D7 DESTX0 SIF Ch.0 transmit buffer empty 0 DESTX0 DESTX0 SIF Ch.0 receive buffer full 0 DESTX0 DESTX0 DESTX0 DESTX0 SiF Ch.0 receive buffer full 0 DESTX					·	1						
Babit timer, DESTU2 Sibrit timer 3 underflow DESTU2 Sibrit timer 3 underflow DESTU2 Sibrit timer 2 underflow DESTU2 Sibrit timer 2 underflow DESTU2 Sibrit timer 2 underflow DESTU2 Sibrit timer 3 underflow DESTU2 Sibrit timer 4 underflow DESTU2 Sibrit timer 5 comparison A DESTU2 Sibrit timer 5 comparison A DESTU2 DESTU3 Sibrit timer 5 comparison A DESTU2 DESTU3 Sibrit timer 5 comparison A DEST	16-bit timer 5	0040296	D7	DESTXO		1	IDMA	n	IDMA	0	R/W	
Digital Change Digi						1		ľ				
DMA enable register DMA chanble register		(-,				1	onabioa		a.oab.oa			
Part						1					_	
Description	register					1						
Serial VF Ch.1, ADD, De16TUS 16-bit timer 5 comparison B Decay			D2		8-bit timer 0 underflow	1				0	R/W	
Serial UF Ch.1, AD, DePC DEPC Port input 7 DEPC DEPC Port input 6 DEPC Port input 5 DEPC Port input 5 DEPC Port input 5 DEPC Port input 4 Por			D1	DE16TC5		1				0	R/W	
ADD			D0	DE16TU5	16-bit timer 5 comparison B	1				0	R/W	
ADD	Serial I/F Ch.1.	0040297	D7	DEP7	Port input 7	1	IDMA	0	IDMA	0	R/W	
DA DEP4						1						
Page Page	port input 4-7	` '	D5	DEP5	Port input 5	1				0	R/W	
D2 DEADE A/D converter D1 DESTX1 SIF Ch.1 transmit buffer empty D0 DESTX1 SIF Ch.1 transmit buffer empty D0 DESTX1 SIF Ch.1 transmit buffer empty D1 Post D2 D3 Post D3 Post D4 Post	IDMA enable		D4	DEP4		1				0	R/W	
Disparce Disparce	register		D3	-	reserved			-		_	-	0 when being read.
High-speed D040298 D7			D2	DEADE	A/D converter	1	IDMA	0	IDMA	0	R/W	
High-speed DMA Ch.0/1 trigger set-up DBA Ch.0/1 trigger set-up DBA Ch.0/1 trigger set-up DBA Ch.0/1 trigger set-up DBA Ch.0/1 trigger set-up DBA Ch.0/1 trigger set-up DBA Ch.0/1 trigger set-up DBA Ch.0/1 trigger set-up DBA Ch.0/1 trigger set-up DBA Ch.0/1 trigger set-up DBA Ch.0/1 trigger set-up DBA Ch.0/1 trigger set-up DBA Ch.0/1 trigger set-up DBA Ch.0/2 trigger			D1	DESTX1	SIF Ch.1 transmit buffer empty]	enabled		disabled	0	R/W	
DMA Ch.0/1 trigger set-up			D0	DESRX1	SIF Ch.1 receive buffer full					0	R/W	
D5	High-speed	0040298	D7	HSD1S3	High-speed DMA Ch.1	0	Software trig	gge	r	0	R/W	
D4	DMA Ch.0/1	(B)	D6	HSD1S2	trigger set-up	1	K51 input (fa	allin	g edge)	0		
A	trigger set-up		D5	HSD1S1		2	K51 input (ri	sin	g edge)	0		
Solit timer Ch.1 compare B Tole-bit timer Ch.1 compare B Tole-bit timer Ch.5 compare A Tole-bit timer Ch.5 compare B Tole-bit timer Ch.5 compare B Tole-bit timer Ch.5 compare B Tole-bit timer Ch.5 compare B Tole-bit timer Ch.5 compare A	register		D4	HSD1S0		3				0		
Barrier Barr												
Total Compare A 16-bit timer Ch.1 compare A 16-bit timer Ch.5 compare B 16-bit timer Ch.5 compare B 16-bit timer Ch.5 compare A SI/F Ch.1 Rx buffer full SI/F Ch.1 Rx buffer full SI/F Ch.1 Rx buffer full SI/F Ch.1 Rx buffer full SI/F Ch.1 Rx buffer empty C A/D conversion completion D Single-master I2C-bus Ch.1 write DMA request Single-master I2C-bus Ch.1 write DMA reque						5						
B 16-bit timer Ch.5 compare B 16-bit timer Ch.5 compare A SI/F Ch.1 Rx buffer full B SI/F Ch.1 Rx buffer full B SI/F Ch.1 Rx buffer full B SI/F Ch.1 Rx buffer empty Ch.D conversion completion D Single-master I2C-bus Ch.1 read DMA request E Single-master I2C-bus Ch.1 write DMA request E Single-master I2C-bus Ch.1 write DMA request Prince						1						
Book of the state						7						
A SI/F Ch.1 Rx buffer full B SI/F Ch.1 Tx buffer empty C A/D conversion completion D Single-master I2C-bus Ch.1 read DMA request E Single-master I2C-bus Ch.1 write DMA request E Single-master I2C-bus Ch.1 write DMA request C Software trigger O R/W trigger set-up 1 K50 input (falling edge) 0 K50 input (frising edge) 0 Port 0 input 0 Port 4 input 5 8-bit timer Ch.0 underflow 6 16-bit timer Ch.0 compare B 7 16-bit timer Ch.0 compare A 8 16-bit timer Ch.4 compare B 9 16-bit timer Ch.4 compare A SI/F Ch.0 Rx buffer full B SI/F Ch.0 Tx buffer empty C A/D conversion completion						l g						
B SI/F Ch.1 Tx buffer empty C A/D conversion completion D Single-master I2C-bus Ch.1 read DMA request E Single-master I2C-bus Ch.1 write DMA request E Single-master I						1						
D3						1						
D Single-master I2C-bus Ch.1 read DMA request E Single-master I2C-bus Ch.1 write DMA request Single-master I2C-bus Ch.1 write DMA request						1			. ,			
B Single-master (2C-bus Ch.1 write DMA request						1			-			
D3						1	_					
D2 HSD0S2 trigger set-up trigger set-up 1 K50 input (falling edge) 0 K50 input (rising edge) 0 Port 0 input 4 Port 4 input 5 8-bit timer Ch.0 underflow 16-bit timer Ch.0 compare B 7 16-bit timer Ch.4 compare B 9 16-bit timer Ch.4 compare A 8 SI/F Ch.0 Rx buffer full B SI/F Ch.0 Tx buffer empty C A/D conversion completion			D3	HSD0S3	High-speed DMA Ch.0	_				0	R/W	
D1 HSD0S1 HSD0S0 2 K50 input (rising edge) 0 Port 0 input 0 Port 4 input S-bit timer Ch.0 underflow 6 16-bit timer Ch.0 compare A 16-bit timer Ch.4 compare B 9 16-bit timer Ch.4 compare A SI/F Ch.0 Rx buffer full B SI/F Ch.0 Tx buffer empty C A/D conversion completion						1		-				
DO HSDOSO 3 Port 0 input 0 Port 4 input 5 8-bit timer Ch.0 underflow 6 16-bit timer Ch.0 compare B 7 16-bit timer Ch.4 compare B 9 16-bit timer Ch.4 compare A 8 SI/F Ch.0 Rx buffer full B SI/F Ch.0 Tx buffer empty C A/D conversion completion						2						
5 8-bit timer Ch.0 underflow 6 16-bit timer Ch.0 compare B 7 16-bit timer Ch.0 compare A 8 16-bit timer Ch.4 compare B 9 16-bit timer Ch.4 compare A A SI/F Ch.0 Rx buffer full B SI/F Ch.0 Tx buffer empty C A/D conversion completion												
6 16-bit timer Ch.0 compare B 7 16-bit timer Ch.0 compare A 8 16-bit timer Ch.4 compare B 9 16-bit timer Ch.4 compare A A SI/F Ch.0 Rx buffer full B SI/F Ch.0 Tx buffer empty C A/D conversion completion						4	Port 4 input					
7 16-bit timer Ch.0 compare A 8 16-bit timer Ch.4 compare B 9 16-bit timer Ch.4 compare A A SI/F Ch.0 Rx buffer full B SI/F Ch.0 Tx buffer empty C A/D conversion completion						5	8-bit timer C	h.0	underflow			
8 16-bit timer Ch.4 compare B 9 16-bit timer Ch.4 compare A A SI/F Ch.0 Rx buffer full B SI/F Ch.0 Tx buffer empty C A/D conversion completion						6	16-bit timer (Ch.	0 compare B			
9 16-bit timer Ch.4 compare A A SI/F Ch.0 Rx buffer full B SI/F Ch.0 Tx buffer empty C A/D conversion completion						7	16-bit timer (Ch.	0 compare A			
A SI/F Ch.0 Rx buffer full B SI/F Ch.0 Tx buffer empty C A/D conversion completion						8	16-bit timer (Ch.	4 compare B			
B SI/F Ch.0 Tx buffer empty C A/D conversion completion						1						
C A/D conversion completion						1						
							l					
D Single-master I2C-bus Ch.0 read DMA request						1			-			
						1	I -					
E Single-master I2C-bus Ch.0 write DMA request				<u> </u>		ĮΕ	Single-master I2C-bu	us Ch	.0 write DMA request			

Table 5.3 Control Bits of Interrupt Controller (continue)

Register name	Address	Bit	Name	Function	Setting			9	Init.	R/W	Remarks
High-speed	0040299	D7	HSD3S3	High-speed DMA Ch.3	0	Software trig	ge	r	0	R/W	
DMA Ch.2/3	(B)	D6	HSD3S2	trigger set-up	1	K54 input (fa	allir	g edge)	0		
trigger set-up		D5	HSD3S1		2	K54 input (ri:	sin	g edge)	0		
register		D4	HSD3S0		3	Port 3 input			0		
					4						
					5	8-bit timer C					
					6	16-bit timer (
						16-bit timer (
					8						
					9			5 compare A			
						SI/F Ch.1 R					
					ВС	SI/F Ch.1 Tx A/D convers					
								•			
					E	Single-master I2C-bu					
		D3	HSD2S3	High-speed DMA Ch.2	0	Software trig			0	R/W	
		D2	HSD2S2	trigger set-up	1	K53 input (fa			0		
		D1	HSD2S1	33	2	K53 input (ris			0		
		D0	HSD2S0		3	Port 2 input			0		
					4	Port 6 input					
					5	8-bit timer C	h.2	underflow			
					6	16-bit timer 0					
					7						
					8	16-bit timer (
					9	16-bit timer (
					А	SI/F Ch.0 Rx SI/F Ch.0 Tx					
					С	A/D convers					
					D	Single-master I2C-bu					
						_					
Flag set/reset	004029F	D7-3	_	reserved				· ·	_	_	
method select	(B)	D2	DENONLY	IDMA enable register set method	1	Set only	0	RD/WR	1	R/W	
register	, ,			selection		,					
		D1	IDMAONLY	IDMA request register set method	1	Set only	0	RD/WR	1	R/W	
				selection							
		D0	RSTONLY	Interrupt factor flag reset method	1	Reset only	0	RD/WR	1	R/W	
				selection							
Port input 8/9	00402A0	D7	-	reserved		-			-	_	0 when being read.
interrupt	(B)	D6	PP9L2	Port input 9 interrupt level		0 to	0 7		Х	R/W	
priority register		D5	PP9L1						Х		
		D4	PP9L0						Х		
		D3 D2	PP8L2	reserved Port input 8 interrupt level		0 to	- 7		_ X	- R/W	0 when being read.
		D2 D1	PP8L1	Port input 8 interrupt level		0 10	0 /		x	IK/VV	
		D0	PP8L0						x		
Port input	00402A1	D7	_	reserved	H				_		0 when being read.
10/11 interrupt	(B)	D/ D6	PP11L2	Port input 11 interrupt level	-	0 to	- n 7		X	R/W	o when being read.
priority register		20		Ortingat in interrupt level		0 10	<i>J</i> 1		x		
pority rogister	(-)	D5	PP11I 1								
1	(-)	D5 D4	PP11L1 PP11L0						l		
	(_,		PP11L1 PP11L0	reserved			_		X -	_	0 when being read.
	(-)	D4		reserved Port input 10 interrupt level		- 0 to	- o 7		Х	– R/W	0 when being read.
	(-)	D4 D3	PP11L0 -			- 0 to	- o 7		X -		0 when being read.

Table 5.3 Control Bits of Interrupt Controller (continue)

Register name	Address	Bit	Name	Function	Т	Set	_	n	Init.	R/W	Remarks
Port input	00402A2	D7	_	reserved	+		_	<u> </u>	_	_	0 when being read.
12/13 interrupt	(B)	D6	PP13L2	Port input 12 interrupt level	+	0.1	o 7		X	R/W	o when being read.
priority register	(B)	D5	PP13L1	Fort input 12 interrupt level		0 1	.0 /		X	I K/VV	
priority register		D3	PP13L0						X		
		D3	-	reserved	+		_				0 when being read.
		D3	PP12L2	Port input 13 interrupt level	╁		o 7		X	R/W	o when being read.
		D2 D1	PP12L2	Port input 13 interrupt level		0 1	.0 /		X	FK/VV	
		D0	PP12L0						×		
					+						
Port input	00402A3	D7	-	eserved	\perp		_		_	_	0 when being read.
14/15 interrupt	(B)	D6	PP15L2	Port input 15 interrupt level		0 1	0 7		Х	R/W	
priority register		D5	PP15L1						X		
		D4	PP15L0		_				Х		
		D3	-	reserved	\perp		_		_	-	0 when being read.
		D2	PP14L2	Port input 14 interrupt level		0 1	o 7		Х	R/W	
		D1	PP14L1						X		
		D0	PP14L0		\perp				Х		
16-bit timer 6/7	00402A4	D7	_	reserved					_	_	0 when being read.
interrupt	(B)	D6	P16T72	16-bit timer 7 interrupt level		0 1	o 7		Х	R/W	
priority register		D5	P16T71						Х		
		D4	P16T70						Х		
		D3	-	reserved	L		-		_		0 when being read.
		D2	P16T62	16-bit timer 6 interrupt level		0 1	o 7		Х	R/W	
		D1	P16T61						Х		
		D0	P16T60						Х		
16-bit timer 8/9	00402A5	D7	1_	reserved	T				_	_	0 when being read.
interrupt	(B)	D6	P16T72	16-bit timer 9 interrupt level	T	0 1	o 7		Х	R/W	
priority register	` ,	D5	P16T71						Х		
, , ,		D4	P16T70						Х		
		D3	-	reserved	\top		_		_	_	0 when being read.
		D2	P16T62	16-bit timer 8 interrupt level	T	0.1	o 7		Х	R/W	
		D1	P16T61						Х		
		D0	P16T60						Х		
Port input	00402A6	D7	EP15	Port input 15	1	Enabled	Īη	Disabled	0	R/W	
interrupt	(B)	D6	EP14	Port input 14	┨`	Lilabica	١	Disabled	0	R/W	1
enable register	(5)	D5	EP13	Port input 13	┨				0	R/W	
chable register		D4	EP12	Port input 12	┨				0	R/W	
		D3	EP11	Port input 11	┨				0	R/W	1
		D2	EP10	Port input 10	┨				0	R/W	1
		D1	EP9	Port input 9	┨				0	R/W	1
		D0	EP8	Port input 8	┨				0	R/W	
401777	0040047				╁		H	D: 11 1			
16-bit timer 6/7	00402A7	D7	E16TC7	16-bit timer 7 comparison A	վ¹	Enabled	١٥	Disabled	0	R/W	
interrupt	(B)	D6	E16TU7	16-bit timer 7 comparison B	+		<u> </u>		0	R/W	
enable register		D5-4		reserved	+.	I= · · ·	-	la	-	-	0 when being read.
		D3	E16TC6	16-bit timer 6 comparison A	վ¹	Enabled	0	Disabled	0	R/W	
		D2	E16TU6	16-bit timer 6 comparison B	╁				0	R/W	0
		D1-0	-	reserved	+	· ·	_	ı	_	_	0 when being read.
16-bit timer 8/9	00402A8	D7	E16TC9	16-bit timer 9 comparison A	⊣ 1	Enabled	0	Disabled	0	R/W	
interrupt	(B)	D6	E16TU9	16-bit timer 9 comparison B	1		_		0	R/W	
enable register		D5-4		reserved	+	le	- -	In: :	_	-	0 when being read.
		D3	E16TC8	16-bit timer 8 comparison A	$+^1$	Enabled	0	Disabled	0	R/W	
		D2	E16TU8	16-bit timer 8 comparison B	+		<u></u>		0	R/W	
		D1-0	-	reserved	\bot		_	1	-	-	0 when being read.
Port input	00402A9	D7	FP15	Port input 15	1	Factor is	0	No factor is	0	R/W	
interrupt factor	(B)	D6	FP14	Port input 14	1	generated		generated	0	R/W]
flag register		D5	FP13	Port input 13	4				0	R/W]
		D4	FP12	Port input 12	4				0	R/W	
		D3	FP11	Port input 11	4				0	R/W	
			<u> </u>	ID 41 440	1	1		1	0	R/W	
		D2	FP10	Port input 10	-						
		D2 D1	FP9	Port input 9]				0	R/W	
		D2		<u>'</u>	1				0		
16-bit timer 6/7	00402AA	D2 D1	FP9	Port input 9	1	Factor is	0	No factor is		R/W	
16-bit timer 6/7 interrupt factor	00402AA (B)	D2 D1 D0	FP9 FP8	Port input 9 Port input 8	1	Factor is generated	0	No factor is generated	0	R/W R/W	
		D2 D1 D0 D7	FP9 FP8 F16TC7	Port input 9 Port input 8 16-bit timer 7 comparison A	1		0		0	R/W R/W	0 when being read.
interrupt factor		D2 D1 D0 D7 D6	FP9 FP8 F16TC7 F16TU7	Port input 9 Port input 8 16-bit timer 7 comparison A 16-bit timer 7 comparison B	L				0 0	R/W R/W R/W	0 when being read.
interrupt factor		D2 D1 D0 D7 D6 D5–4	FP9 FP8 F16TC7 F16TU7	Port input 9 Port input 8 16-bit timer 7 comparison A 16-bit timer 7 comparison B reserved	L	generated		generated	0 0 0 -	R/W R/W R/W R/W	0 when being read.

Table 5.3 Control Bits of Interrupt Controller (continue)

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
16-bit timer 8/9	00402AB	D7	F16TC9	16-bit timer 9 comparison A	1	Factor is	0	No factor is	0	R/W	
interrupt factor	(B)	D6	F16TU9	16-bit timer 9 comparison B		generated		generated	0	R/W	
flag register		D5-4	-	reserved			-		_	_	0 when being read.
		D3	F16TC8	16-bit timer 8 comparison A	1	Factor is	0	No factor is	0	R/W	
		D2	F16TU8	16-bit timer 8 comparison B		generated		generated	0	R/W	
		D1-0	-	reserved					_		0 when being read.
Port input	00402AC	D7	RP15	Port input 15	1	IDMA	0	Interrupt	0	R/W	
IDMA request	(B)	D6	RP14	Port input 14	1	request		request	0	R/W	
register		D5	RP13	Port input 13	1				0	R/W	
		D4	RP12	Port input 12					0	R/W	
		D3	RP11	Port input 11					0	R/W	
		D2	RP10	Port input 10					0	R/W	
		D1	RP9	Port input 9					0	R/W	
		D0	RP8	Port input 8					0	R/W	
16-bit timer 6-9	00402AD	D7	R16TC9	16-bit timer 9 comparison A	1	IDMA	0	Interrupt	0	R/W	
IDMA request	(B)	D6	R16TU9	16-bit timer 9 comparison B	1	request		request	0	R/W	
register		D5	R16TC8	16-bit timer 8 comparison A	1				0	R/W	
		D4	R16TU8	16-bit timer 8 comparison B					0	R/W	
		D3	R16TC7	16-bit timer 7 comparison A					0	R/W	
		D2	R16TU7	16-bit timer 7 comparison B]				0	R/W	
		D1	R16TC6	16-bit timer 6 comparison A					0	R/W	
		D0	R16TU6	16-bit timer 6 comparison B					0	R/W	
Port input	00402AE	D7	DEP15	Port input 15	1	IDMA	0	IDMA	0	R/W	
IDMA enable	(B)	D6	DEP14	Port input 14	1	enabled		disabled	0	R/W	
register	. ,	D5	DEP13	Port input 13	1				0	R/W	
		D4	DEP12	Port input 12	1				0	R/W	
		D3	DEP11	Port input 11	1				0	R/W	
		D2	DEP10	Port input 10	1				0	R/W	
		D1	DEP9	Port input 9	1				0	R/W	
		D0	DEP8	Port input 8	1				0	R/W	
16-bit timer 6-9	00402AF	D7	DE16TC9	16-bit timer 9 comparison A	1	IDMA	0	IDMA	0	R/W	
IDMA enable	(B)	D6	DE16TU9	16-bit timer 9 comparison B	1	enabled		disabled	0	R/W	
register	` ,	D5	DE16TC8	16-bit timer 8 comparison A	1				0	R/W	
		D4	DE16TU8	16-bit timer 8 comparison B	1				0	R/W	
		D3	DE16TC7	16-bit timer 7 comparison A	1				0	R/W	
		D2	DE16TU7	16-bit timer 7 comparison B	1				0	R/W	
		D1	DE16TC6	16-bit timer 6 comparison A	1				0	R/W	
		D0	DE16TU6	16-bit timer 6 comparison B	1				0	R/W	
Single-master	00402B0	D7	_	reserved					_	_	0 when being read.
I2C-bus Ch.0/1	(B)	D6	P12C12	I2CSMST Ch.1		0 t	o 7		Х	R/W	Ŭ
interrupt	. ,	D5	P12C11	interrupt level					Х		
priority		D4	P12C10						Х		
register		D3	-	reserved					-	-	0 when being read.
		D2	P12C02	I2CSMST Ch.0		0 t	о 7		Х	R/W	
		D1	P12C01	interrupt level					Х		
		D0	P12C00						Х		
Single-master	00402B1	D7-6	-	reserved			_		_	-	0 when being read.
I2C-bus Ch.0/1	(B)	D5	E12CW1	I2CSMST Ch.1 write DMA request	1	Enabled	0	Disabled	0	R/W	
interrupt		D4	E12CR1	I2CSMST Ch.1 read DMA request	1				0	R/W	
ebable		D3	E12CI1	I2CSMST Ch.1 request	1				0	R/W	
register		D2	E12CW0	I2CSMST Ch.0 write DMA request	1				0	R/W	
		D1	E12CR0	I2CSMST Ch.0 read DMA request	1				0	R/W	
		D0	E12CI0	I2CSMST Ch.0 request	1				0	R/W	
Single-master	00402B2	D7-6	_	reserved					_	-	0 when being read.
I2C-bus Ch.0/1	(B)	D5	F12CW1	I2CSMST Ch.1 write DMA request	1	Factor is	0	No factor is	0	R/W	Ŭ
interrupt	'	D4	F12CR1	I2CSMST Ch.1 read DMA request	1	generated		generated	0	R/W	
factor flag		D3	F12CI1	I2CSMST Ch.1 request	1	-			0	R/W	1
register		D2	F12CW0	I2CSMST Ch.0 write DMA request	1				0	R/W	
-		D1	F12CR0	I2CSMST Ch.0 read DMA request	1				0	R/W	1
		D0	F12CI0	I2CSMST Ch.0 request	1				0	R/W	1
Single-master	00402B3	D7-4	_	reserved	Ħ		_		_	<u> </u>	0 when being read.
I2C-bus Ch.0/1	(B)	D3	R12CW1	I2CSMST Ch.1 write DMA request	1	IDMA	n	Interrupt	0	R/W	zo zomig rodd.
IDMA	(-)	D2	R12CR1	I2CSMST Ch.1 read DMArequest	1 .	request	۱	request	0	R/W	
request		D1	R12CW0	I2CSMST Ch.0 write DMA request	1	. 544001			0	R/W	
register		D0	R12CW0	I2CSMST Ch.0 white DMA request	1				0	R/W	
register		טט	N IZCKU	LIZOONIOT OILU TEAU DIVIA TEQUEST			1	l		17/44	

Table 5.3 Control Bits of Interrupt Controller (continue)

Register name	Address	Bit	Name	Function		Set	tinç)	Init.	R/W	Remarks
Single-master	00402B4	D7-4	-	reserved		-	-		_	_	0 when being read.
I2C-bus Ch.0/1	(B)	D3	DE12CW1	I2CSMST Ch.1 write DMA request	1	1 IDMA	0	IDMA	0	R/W	
IDMA		D2	DE12CR1	I2CSMST Ch.1 read DMArequest	1	enabled		disabled	0	R/W	
enable		D1	DE12CW0	I2CSMST Ch.0 write DMA request	1				0	R/W	
register		D0	DE12CR0	I2CSMST Ch.0 read DMA request	1				0	R/W	
TTBR write	004812D	D7	TBRP7	TTBR register write protect	W	Vriting 0101100	01(0	0x59)	0	W	Undefined in read.
protect register	(B)	D6	TBRP6		re	emoves the TT	BR	(0x48134)	0		
		D5	TBRP5		w	rite protection.			0		
		D4	TBRP4		W	Vriting other da	ta s	sets the	0		
		D3	TBRP3		w	rite protection.			0		
		D2	TBRP2						0		
		D1	TBRP1						0		
		D0	TBRP0						0		
TTBR low-	0048134	DF	TTBR15	Trap table base address [15:10]	T	·		·	0	R/W	
order register	(HW)	DE	TTBR14						0		
		DD	TTBR13						0		
		DC	TTBR12						0		
		DB	TTBR11						0		
		DA	TTBR10						0		
		D9	TTBR09	Trap table base address [9:0]	Г	Fixed	d at	0	0	R	0 when being read.
		D8	TTBR08						0		Writing 1 not allowed.
		D7	TTBR07						0		
		D6	TTBR06						0		
		D5	TTBR05						0		
		D4	TTBR04						0		
		D3	TTBR03						0		
		D2	TTBR02						0		
		D1	TTBR01						0		
		D0	TTBR00						0		
TTBR high-	0048136	DF	TTBR33	Trap table base address [31:28]		Fixed	d at	0	0	R	0 when being read.
order register	(HW)	DE	TTBR32						0		Writing 1 not allowed.
		DD	TTBR31						0		
		DC	TTBR30						0		
		DB	TTBR2B	Trap table base address [27:16]	Т	he initial value	is	set.	0	R/W	
		DA	TTBR2A		0:	x0C0			0		
		D9	TTBR29						0		
		D8	TTBR28						0		
		D7	TTBR27						1		
		D6	TTBR26						1		
		D5	TTBR25						0		
		D4	TTBR24						0		
		D3	TTBR23						0		
		D2	TTBR22						0		
		D1	TTBR21						0		
		D0	TTBR20		L				0		

The following collectively explains the basic functions of each control register/bit. For details about individual interrupt systems and the contents classified by an interrupt factor, refer to the descriptions of the peripheral circuits in this manual.

Pxxx2-Pxxx0: Interrupt priority register

Set the priority levels of each interrupt system in the range of 0 to 7.

If this register is set below the IL value of the PSR, no interrupt is generated. The value of this register when initially reset is indeterminate.

Exxx: Interrupt enable register

Enable or disable interrupt generation to the CPU.

Write "1": Interrupt enabled Write "0": Interrupt disabled

Read: Valid

Interrupts are enabled when the corresponding bits of this register are set to "1" and are disabled when the bits are set to "0".

For the interrupt factors used to request IDMA invocation or clear the standby mode, the corresponding interrupt enable register bit must be set for interrupt enable.

When initially reset, this register is set to "0" (interrupt disabled).

Fxxx: Interrupt factor flag

Indicate the status of interrupt factors generated.

When read

Read "1": Interrupt factor generated Read "0": No interrupt factor generated

When written using the reset-only method (default)

Write "1": Factor flag is reset

Write "0": Invalid

When written using the read/write method

Write "1": Factor flag is set Write "0": Factor flag is reset

The interrupt factor flag is set to "1" when an interrupt factor occurs in each peripheral circuit.

If the following conditions are met at this time, an interrupt is generated to the CPU:

- 1. The corresponding bit of the interrupt enable register is set to "1".
- 2. No other interrupt request of higher priority has occurred.
- 3. The IE bit of the PSR is set to "1" (interrupt enabled).
- 4. The corresponding interrupt priority register is set to a level higher than the CPU's interrupt level (IL).

When using an interrupt factor to request IDMA, note that even when the above conditions are met, no interrupt request to the CPU is generated for the interrupt factor that has occurred. If interrupts are enabled at the setting of IDMA, an interrupt is generated under the above conditions after the data transfer by IDMA is completed.

The interrupt factor flag is always set to "1" when an interrupt factor occurs no matter how the interrupt enable and interrupt priority registers are set.

In order for the next interrupt to be accepted after interrupt generation, the interrupt factor flag must be reset and the PSR must be set up again (by setting the IL below the level indicated by the interrupt priority register and setting the IE bit to "1" or executing the reti instruction).

The interrupt factor flag can only be reset by a write instruction in the software application. If the PSR is again set up to accept interrupts (or the reti instruction is executed) without resetting the interrupt factor flag, the same interrupt may occur again. Note also that the value to be written to reset the flag is "1" when using the reset-only method (RSTONLY = "1") and "0" when using the read/write method (RSTONLY = "0"). Be careful not to confuse these two conditions.

The interrupt factor flag becomes indeterminate when initially reset, so be sure to reset the flag in the software application.

Rxxx: IDMA request register

Specify whether or not to invoke IDMA when an interrupt factor occurs.

When using the set-only method (default)

Write "1": IDMA request Write "0": Not changed Read: Valid

When using the read/write method

Write "1": IDMA request Write "0": Interrupt request

Read: Valid

If a bit of this register is set to "1", IDMA is invoked when the corresponding interrupt factor occurs and the programmed data transfer is performed. If the register bit is set to "0", regular interrupt processing is performed, without ever invoking IDMA.

For details about IDMA, refer to "IDMA (Intelligent DMA)".

If interrupts are enabled on the IDMA side and the transfer counter reaches the terminal count of 0 after completion of DMA transfer, the IDMA request register is reset to "0" and an interrupt request for the interrupt factor that enabled IDMA invoking is generated.

After an initial reset, this register is set to "0" (Interrupt is requested).

DExxx: IDMA enable register

Enable or disable the IDMA request.

When using the set-only method (default)

Write "1": IDMA enabled Write "0": Not changed Read: Valid

When using the read/write method

Write "1": IDMA enabled Write "0": IDMA disabled

Read: Valid

If a bit of this register is set to "1", the IDMA request by the interrupt factor is enabled. If the register bit is set to "0", the IDMA request is disabled.

After an initial reset, this register is set to "0" (IDMA is disabled).

RSTONLY: Interrupt factor flag reset method selection

(D0) / Flag set/reset method select register (0x4029F)

Select the method for resetting the interrupt factor flag.

Write "1": Reset-only method Write "0": Read/write method

Read: Valid

With the reset-only method, the interrupt factor flag is reset by writing "1".

The interrupt factor flags for which "0" has been written can neither be set nor reset. Therefore, this method ensures that only a specific factor flag is reset. However, when using read-modify-write instructions (e.g., bset, bclr, or bnot), note that an interrupt factor flag that has been set to "1" is reset by writing. This method cannot be used to set any interrupt factor flag in the software application.

The read/write method is selected by writing "0" to RSTONLY. When this method is selected, interrupt factor flags can be read and written as for other registers. Therefore, the flag is reset by writing "0" and set by writing "1". In this case all factor flags for which "0" has been written are reset. Even in a read-modify-write operation, an interrupt factor can occur between read and write instructions, so be careful when using this method.

After an initial reset, RSTONLY is set to "1" (reset-only method).

IDMAONLY: IDMA request register set method selection

(D1) / Flag set/reset method select register (0x4029F)

Select the method for setting the IDMA request registers.

Write "1": Set-only method Write "0": Read/write method

Read: Valid

With the set-only method, IDMA request bits are set by writing "1".

The IDMA request bits for which "0" has been written can neither be set nor reset. Therefore, this method ensures that only a specific IDMA request bit is set. However, when using read-modify-write instructions (e.g., bset, bclr, or bnot), note that an IDMA request bit that has been set to "1" is not reset by writing.

The read/write method is selected by writing "0" to IDMAONLY. When this method is selected, IDMA request bits can be read and written as for other registers. Therefore, the IDMA request bit is reset by writing "0" and set by writing "1". In this case all IDMA request bits for which "0" has been written are reset. Even in a read-modify-write operation, an IDMA request bit can be reset by the hardware between the read and the write, so be careful when using this method.

After an initial reset, IDMAONLY is set to "1" (set-only method).

DENONLY: IDMA enable register set method selection

(D2) / Flag set/reset method select register (0x4029F)

Select the method for setting the IDMA enable registers.

Write "1": Set-only method Write "0": Read/write method

Read: Valid

With the set-only method, IDMA enable bits are set by writing "1".

The IDMA enable bits for which "0" has been written can neither be set nor reset. Therefore, this method ensures that only a specific IDMA enable bit is set. However, when using read-modify-write instructions (e.g., bset, bclr, or bnot), note that an IDMA enable bit that has been set to "1" is not reset by writing.

The read/write method is selected by writing "0" to DENONLY. When this method is selected, IDMA enable bits can be read and written as for other registers. Therefore, the IDMA enable bit is reset by writing "0" and set by writing "1". In this case all IDMA enable bits for which "0" has been written are reset. Even in a read-modify-write operation, an interrupt enable bit can be reset by the hardware between the read and the write, so be careful when using this method.

After an initial reset, DENONLY is set to "1" (set-only method).

TBRP7-TBRP0: TTBR register write protection ([D[7:0]) / TTBR write-protect register (0x4812D)

Remove write protection for the TTBR register.

Write 0x59: Write protection is removed Write not the above: No operation (write protected)

Read: Valid

Before writing to the TTBR register, set TBRP to "0x59" to remove the write protection. Then when data is written to the most significant byte (0x48137) of the TTBR, the register once again becomes write-protected.

After an initial reset, TBRP is set to "0x0" (write protected).

TTBR09-TTBR00: Trap table base address [9:0] (D[9:0]) / TTBR low-order register (0x48134[HW]) TTBR15-TTBR10: Trap table base address [15:10] (D[F:A]) / TTBR low-order register (0x48134[HW]) TTBR2B-TTBR20: Trap table base address [27:16] (D[B:0]) / TTBR high-order register (0x48136[HW]) TTBR33-TTBR30: Trap table base address [31:28] (D[F:C]) / TTBR high-order register (0x48136[HW])

Set the starting address of the trap table.

TTBR0 and TTBR3 are read-only registers and are fixed to "0". For this reason, the trap table starting address always begins with a 1KB boundary address.

The TTBR registers normally are write-protected to prevent them from being inadvertently rewritten. To remove this write protect function, another register, TBRP (D[F:8]) / TTBR write-protect register (0x4812D), is provided. A write to the TTBR register is enabled by writing "0x59" to TBRP and is disabled back again by a write to the most significant byte of the TTBR register (0x48137). Consequently, writes to the TTBR register need to begin with the low-order half-word first. However, since occurrences of NMI and the like between writes of the low-order and high-order half-words cause malfunctions, it is recommended that the register be written in words. After an initial reset, the TTBR register is set to the boot address (0x0C00000).

Programming Notes

- (1) In cases when an interrupt factor that is used for restarting from the standby mode has been set to invoke IDMA, IDMA is started up by the interrupt at its occurrence. In SLEEP mode, the high-speed (OSC3) oscillation circuit also starts operating. However, if an interrupt to be generated upon completion of IDMA is disabled at the setting of IDMA side, no interrupt request is signaled to the CPU. Therefore, the CPU remains idle until the next interrupt request is generated.
- (2) As the S1C33000 Core CPU function, the IL allows interrupt levels to be set in the range of 0 to 15. However, since the interrupt priority register in the C33 Core Block consists of three bits, interrupt levels in each interrupt system can only be set for up to 8.
- (3) When the reset-only method is used to reset the interrupt factor flag (by writing "1"), if a read-modify-write instruction (e.g., bset, bclr, or bnot) is executed, the other interrupt factor flags at the same address that have been set to "1" are reset by a write. This requires caution. In cases when the read/write method is used to reset the interrupt factor flag (by writing "0"), all factor flags for which "0" has been written are reset. When a read-modify-write operation is performed, an interrupt factor may occur between reads and writes, so be careful when using this method.
 - The same applies to the set-only method and read/write method for the IDMA request and IDMA enable registers.
- (4) After an initial reset, the interrupt factor flags and interrupt priority registers all become indeterminate. To prevent unwanted interrupts or IDMA requests from being generated inadvertently, be sure to reset these flags and registers in the software application.
- (5) To prevent another interrupt from being generated for the same factor again after generation of an interrupt, be sure to reset the interrupt factor flag before enabling interrupts and setting the PSR again or executing the reti instruction.

II CORE BLOCK: ITC (Interrupt Controller)

THIS PAGE IS BLANK.

II-6 CLG (Clock Generator)

This section describes the method for controlling the system clock.

Configuration of Clock Generator

The C33 Core Block has a built-in clock generator that consists of a high-speed oscillation circuit (OSC3) and a PLL. The high-speed (OSC3) oscillation circuit generates the main clock for the CPU and internal peripheral circuits (e.g., DMA, serial interface, single-master I²C-bus core, programmable timer, and A/D converter).

Furthermore, the clock generator can input a sub clock, such as low-speed (OSC1, 32.768 kHz, Typ.) clock generated by the Peripheral Block, for the clock timer and for operating the CPU at a low clock speed in order to reduce current consumption.

Note: When the Peripheral Block including the low-speed (OSC1) oscillation circuit is used, the source clocks for the CPU and the peripheral circuits (e.g., DMA, serial interface, single-master I²C-bus core, programmable timer, and A/D converter) can be selected between the OSC3 clock and the OSC1 clock independently. For details, refer to "Setting and Switching Over the CPU Operating Clock" in this section and "Prescaler" and "Low-Speed (OSC1) oscillation circuit" of the Peripheral Block.

Figure 6.1 shows the configuration of the clock generator.




Figure 6.1 Configuration of Clock Generator

After an initial reset, the output (OSC3 clock) of the high-speed (OSC3) oscillation circuit is set for the CPU operating clock.

When the low-speed (OSC1) oscillation circuit is used, the CPU operating clock can be switched to the output (OSC1 clock) of the low-speed (OSC1) oscillation circuit in a program. Furthermore, each oscillation circuit can be stopped in a program.

If the OSC3 clock is unnecessary such as when performing clock processing only, set the OSC1 clock for operation of the CPU and turn off the high-speed (OSC3) oscillation circuit in order to reduce current consumption. In addition, when SLEEP mode is set, the high-speed (OSC3) oscillation circuit is turned off, greatly reducing current consumption (no internal units except for the clock timer need to be operated).

I/O Pins of Clock Generator

Table 6.1 lists the I/O pins of the clock generator.

Table 6.1 I/O Pins of Clock Generator

Pin name	I/O	Function							
OSC3	Ι	High-speed (OSC3) oscillation input pin							
		Crystal/ceramic oscillation or external clock input							
OSC4	0	High-speed (OSC3) oscillation output pin							
		Crystal/cera	amic oscilla	tion (open when exte	rnal clock is used	i)			
PLLC	_	Capasitor connecting pin for PLL							
PLLS[1:0]	ı	PLL set-up pins							
		PLLS1	PLLS0	fin (fosc3)	fout (fpscin)				
		1	1	10-30MHz	20-60MHz				
				10-25MHz	20-50MHz	*2			
		0	1	10-15MHz	40-60MHz				
		10–12.5MHz 40–50MHz				*2			
		0 0 PLL is not used L *3							
		*1: ROM-less model with 3.3 V \pm 0.3 V operating voltage							
		*2: ROM built-in model, or 3.0 V \pm 0.3 V operating voltage							
		*3: When the PLL is not used, the OSC3 clock is used directly.							

High-Speed (OSC3) Oscillation Circuit

The high-speed (OSC3) oscillation circuit generates the main clock for the CPU and internal peripheral circuits (e.g., DMA, serial interface, Single-master I²C-bus core, programmable timer, and A/D converter).

This circuit can be a crystal or a ceramic oscillation circuit. Optionally an external clock source can be used. Figure 6.2 shows the structure of the high-speed (OSC3) oscillation circuit.




Figure 6.2 High-Speed (OSC3) Oscillation Circuit

When using a crystal or a ceramic oscillation for this circuit, connect a crystal (X'tal2) or ceramic (Ceramic) resonator and feedback resistor (Rf) between the OSC3 and OSC4 pins, and two capacitors (CG2, CD2) between the OSC3 pin and Vss and the OSC4 pin and Vss, respectively.

When an external clock is used, leave the OSC4 pin open and input a square-wave clock to the OSC3 pin.

The range of oscillation frequencies is 10 MHz to 33 MHz. This frequency range also applies when an external clock is used.

Note: When using the PLL, the oscillation frequency range changes according to the PLL setting. See Table 6.2.

For details on oscillation characteristics and the external clock input characteristics, refer to "Electrical Characteristics".

PLL

The PLL inputs the OSC3 clock and multiply its frequency. The multiply mode should be set using the PLLS[1:0] pins according to the OSC3 clock frequency.

Table 6.2 Setting the PLLS[1:0]	l Pins
---------------------------------	--------

PLLS1	PLLS0	Mode	fin (OSC3 clock)	fout	Notes
1	1	x2	10 to 30 MHz	20 to 60 MHz	ROM-less model with 3.3V±0.3V
			10 to 25 MHz	20 to 50 MHz	operating voltage
0	1	x4	10 to 15 MHz	40 to 60 MHz	ROM built-in model, or 3.3V±0.3V
			10 to 12.5 MHz	40 to 50 MHz	operating voltage
0	0	PLL is not	_	Not used	
		used			

Figure 6.3 shows a basic external connection diagram for the PLL pins.




Figure 6.3 External Connection Diagram

Note: When the PLL is not used, the OSC3 oscillation output is used as the source clock. In this case, the oscillation frequency range is 10 MHz to 33 MHz. Furthermore, leave the PLLC pin open.

Controlling Oscillation

The high-speed (OSC3) oscillation circuit can be turned on or off using SOSC3 (D1) / Power control register (0x40180).

The oscillation circuit is turned off by writing "0" to SOSC3 and turned back on again by writing "1". SOSC3 is set to "1" at initial reset, so the oscillation circuit is turned on.

- **Notes:** When the high-speed (OSC3) oscillation circuit is used as the clock source for the CPU operating clock, it cannot be turned off. In this case, writing "0" to SOSC3 is ignored. Note also that writing to SOSC3 is allowed only when the power-control register protection flag is set to "0b10010110".
 - Immediately after the oscillation circuit is turned on, a certain period of time is required for oscillation to stabilize (for 3.3-V crystal resonator, this time is 10 ms max.). To prevent the device from operating erratically, do not use the clock until its oscillation has stabilized.

The high-speed (OSC3) oscillation circuit turns off when the CPU is set in SLEEP mode.

Setting and Switching Over the CPU Operating Clock

Setting the CPU operating clock frequency

When operating the CPU with the high-speed (OSC3) clock, the operating frequency can be switched over in four steps. Use CLKDT[1:0] (D[7:6]) / Power control register (0x40180) for this switchover.

Table 6.3 Setting of CPU Operating Clock

CLKDT1	CLKDT0	Division ratio	
1	1	fout/8	
1	0	fout/4	
0	1	fout/2	
0	0	fout/1	

fout: PLL output

The clock thus set becomes the system clock, which is used as the CPU operating clock and the bus clock. At initial reset, the division ratio is set to fout/1, so the CPU is operated directly by the PLL output clock. Since the device's current consumption can be decreased by reducing the CPU operating speed, switch over the operating frequency as necessary.

This setting is effective only for the high-speed (OSC3) clock, and has no effect when the low-speed (OSC1) clock is used as the system clock.

Note: Writing to CLKDT[1:0] is effective only when the power-control register protection flag is set to "0b10010110".

Switching over the CPU operating clock

Note: The CPU operating clock can be switched from OSC3 to OSC1 only when the low-speed (OSC1) oscillation circuit in the Peripheral Block is used.

After an initial reset, the CPU starts operating using the OSC3 clock. All internal peripheral circuits also operate.

In cases in which some peripheral circuits (e.g., programmable timer, serial interface, and A/D converter) that are clocked by the OSC3 clock do not need to be operate and the CPU can process its jobs at a low clock speed, the CPU operating clock can be switched to the OSC1 clock, thereby reducing current consumption. Use CLKCHG (D2) / Power control register (0x40180) to switch over the operating clock.

Procedure for switching over from the OSC3 clock to the OSC1 clock

- 1. Turn on the low-speed (OSC1) oscillation circuit (by writing "1" to SOSC1).
- 2. Wait until the OSC1 oscillation stabilizes (three seconds or more).
- 3. Change the CPU operating clock (by writing "0" to CLKCHG).
- 4. Turn off the high-speed (OSC3) oscillation circuit (by writing "0" to SOSC3).* Steps 1 and 2 are required only when the low-speed (OSC1) oscillation circuit is inactive.
- **Notes:** Use separate instructions to switch from OSC3 to OSC1 and turn the OSC3 oscillation off. If these operations are processed simultaneously using one instruction, the CPU may operate erratically.
 - Make sure the operation of the peripheral circuits, such as the programmable timer, A/D
 converter, and serial interface, which are clocked by the OSC3 oscillation circuit, is terminated
 before the OSC3 oscillation is turned off in order to prevent them from operating erratically.

Procedure for switching over from the OSC1 clock to the OSC3 clock

- 1. Turn on the high-speed (OSC3) oscillation circuit (by writing "1" to SOSC3).
- 2. Wait until the OSC3 oscillation stabilizes (10 ms or more for a 3.3-V crystal resonator).
- 3. Switch over the CPU operating clock (by writing "1" to CLKCHG).

Note: The operating clock switchover by CLKCHG is effective only when both oscillation circuits are on and the power-control register protection flag is set to "0b10010110".

Power-Control Register Protection Flag

The power-control register at address 0x40180, which is used to control the oscillation circuits and the CPU operating clock, is normally disabled against writing in order to prevent it from malfunctioning due to unnecessary writing.

To enable this register for writing, the power-control register protection flag CLGP[7:0] (D[7:0]) / Power-control protection register (0x4019E) must be set to "0b10010110". Note that this setting allows for the power-control register (0x40180) to be written to only once, so all bits of CLGP[7:0] are cleared to "0" when this address is written to. Therefore, CLGP[7:0] must be set to "0b10010110" each time the power-control register (0x40180) is written to. The flag CLGP[7:0] does not affect the readout from the power-control register (0x40180).

Operation in Standby Mode

In HALT mode, which is entered by executing the halt instruction, the high-speed (OSC3) and low-speed (OSC1) oscillation circuits both retain their status before HALT mode is entered. Under normal conditions, therefore, there is no need to control the oscillation circuits before entering or after exiting HALT mode.

The high-speed (OSC3) oscillation circuit stops operating after SLEEP mode is entered, which is done by executing the slp (sleep) instruction. If the high-speed (OSC3) oscillation circuit was operating before SLEEP mode was entered, it automatically starts oscillating again after SLEEP mode is exited.

In addition, if the CPU was operating using the OSC3 clock before SLEEP mode was entered, the CPU starts operating using the OSC3 clock again even after SLEEP mode is exited. The high-speed (OSC3) oscillation circuit requires 10 ms max. (when using a 3.3-V crystal resonator) for its oscillation to stabilize after oscillation starts. To prevent the CPU from operating erratically upon restart during this period, the C33 Core Block is designed to allow the OSC3 clock supply to the CPU to be disabled in the hardware after SLEEP mode is exited. Use 8T1ON (D2) / Clock option register (0x40190) to select this function. Use 8-bit programmable timer 1 to set the waitting time before clock supply is started.

The processing procedure and the operations to be performed when this function is used are as follows:

- 1. Disable the 8-bit programmable timer 1 interrupt.
- 2. Preset the initial count to 8-bit programmable timer 1.

 Set a value that will provide an ample stabilization waiting time. It is also necessary to set the input clock for 8-bit programmable timer 1 using the prescaler.
- 3. Enable the interrupt used to exit SLEEP mode.

 Before enabling the interrupt, be sure to reset the interrupt factor flag.
- 4. Write "0" to 8T1ON (turn on the function for waiting until the oscillation stabilizes after exiting SLEEP mode).
- 5. Activate 8-bit programmable timer 1 to start counting.
- 6. Enter SLEEP mode using the slp instruction.

```
:
SLEEP mode
.
```

- 7. Exit SLEEP mode using an NMI, input port, or timer interrupt.
- 8. The high-speed (OSC3) oscillation circuit starts oscillating when SLEEP mode is exited. 8-bit programmable timer 1 also is made to start counting using the OSC3 clock.
- 9. 8-bit programmable timer 1 underflows.

 The operating clock supply to the CPU is begun by the underflow signal, so that the CPU restarts.

For details on how to control the 8-bit programmable timer, prescaler, and interrupts, refer to the description of each item in this manual.

Note: The function for waiting until the high-speed (OSC3) oscillation is stabilized by 8T1ON is effective only when SLEEP mode is exited.

Writing to 8T1ON is effective only when the power-control register protection flag is set to "0b10010110".

I/O Memory of Clock Generator

Table 6.4 lists the control bits of clock generator.

Table 6.4 Control Bits of Clock Generator

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks			
Power control	0040180	D7	CLKDT1	System clock division ratio	CI	LKD	T[1:0]	Di	vision ratio	0	R/W	
register	(B)	D6	CLKDT0	selection		1	1		1/8	0		
						1	0		1/4			
						0	1		1/2			
						0	0		1/1			
		D5	PSCON	Prescaler On/Off control	1	On		0	Off	1	R/W	
		D4-3	-	reserved				_		0	_	Writing 1 not allowed.
		D2	CLKCHG	CPU operating clock switch	1	OS	C3	0	OSC1	1	R/W	
		D1	SOSC3	High-speed (OSC3) oscillation On/Off	1	On		0	Off	1	R/W	
		D0	SOSC1	Low-speed (OSC1) oscillation On/Off	1	On		0	Off	1	R/W	
Clock option	0040190	D7-4	-	_		_			_	_	0 when being read.	
register	(B)	D3	HLT2OP	HALT clock option	1	On		0	Off	0	R/W	
		D2	8T1ON	OSC3-stabilize waiting function	1	Off		0	On	1	R/W	
		D1	-	reserved				-		0	_	Do not write 1.
		D0	PF10N	OSC1 external output control	1	On		0	Off	0	R/W	
Power control	004019E	D7	CLGP7	Power control register protect flag	Wr	iting	100101	10 (0	0x96)	0	R/W	
protect register	(B)	D6	CLGP6		removes the write protection of		rotection of	0				
		D5	CLGP5		the	the power control register		0				
		D4	CLGP4		(0x40180) and the clock option		0					
		D3	CLGP3		register(0x40190).		0					
		D2	CLGP2		Writing another value set the		0					
		D1	CLGP1		write protection.		0					
		D0	CLGP0							0		

SOSC1: Low-speed (OSC1) oscillation control (D0) / Power control register (0x40180)

Turns the low-speed (OSC1) oscillation on or off.

Write "1": OSC1 oscillation turned on Write "0": OSC1 oscillation turned off

Read: Valid

The oscillation of the low-speed (OSC1) oscillation circuit is stopped by writing "0" to SOSC1, and started again by writing "1".

Since a duration of maximum three seconds is required for oscillation to stabilize after the oscillation has been restarted, at least this length of time must pass before the OSC1 clock can be used.

Writing to SOSC1 is allowed only when CLGP[7:0] is set to "0b10010110". Note also that if the CPU is operating using the OSC1 clock, writing "0" to SOSC1 is ignored and the oscillation is not turned off.

At initial reset, SOSC1 is set to "1" (OSC1 oscillation turned on).

Note: This control bit is effective only when the low-speed (OSC1) oscillation circuit in the Peripheral Block is used.

SOSC3: High-speed (OSC3) oscillation control (D1) / Power control register (0x40180)

Turns the high-speed (OSC3) oscillation on or off.

Write "1": OSC3 oscillation turned on Write "0": OSC3 oscillation turned off

Read: Valid

The oscillation of the high-speed (OSC3) oscillation circuit is stopped by writing "0" to SOSC3, and started again by writing "1".

Since a duration of maximum 10 ms (for a 3.3-V crystal resonator) is required for oscillation to stabilize after the oscillation has been restarted, at least this length of time must pass before the OSC3 clock can be used.

Writing to SOSC3 is allowed only when CLGP[7:0] is set to "0b10010110". Note also that if the CPU is operating using the OSC3 clock, writing "0" to SOSC3 is ignored and the oscillation is not turned off.

At initial reset, SOSC3 is set to "1" (OSC3 oscillation turned on).

CLKCHG: CPU operating clock switch (D2) / Power control register (0x40180)

Selects the CPU operating clock.

Write "1": OSC3 clock Write "0": OSC1 clock Read: Valid

The OSC3 clock is selected as the CPU operating clock by writing "1" to CLKCHG, and OSC1 is selected by writing "0". The operating clock can be switched over in this way only when both the high-speed (OSC3) and low-speed (OSC1) oscillation circuits are on. In addition, writing to CLKCHG is effective only when CLGP[7:0] is set to "0b10010110". Immediately after the oscillation circuit has started oscillating, wait for the oscillation to stabilize before switching over the CPU operating clock.

At initial reset, CLKCHG is set to "1" (OSC3 clock).

Note: This control bit is effective only when the low-speed (OSC1) oscillation circuit in the Peripheral Block is used.

CLKDT1-CLKDT0: CPU operating frequency selection (D[7:6]) / Power control register (0x40180)

Select the CPU operating clock frequency.

Table 6.5 Setting of CPU Operating Clock

CLKDT1	CLKDT0	Division ratio		
1	1	fout/8		
1	0	fout/4		
0	1	fout/2		
0	0	fout/1		

fout: PLL output

This setting is effective when the CPU is operated using the high-speed (OSC3) clock and has no effect on the low-speed (OSC1) clock. Writing to CLKDT[1:0] is allowed only when CLGP[7:0] is set to "0b10010110". At initial reset, CLKDT is set to "0" (fout/1).

8T10N: High-speed (OSC3) oscillation waiting function (D2) / Clock option register (0x40190)

Sets the function for waiting until the high-speed (OSC3) oscillation stabilizes after SLEEP mode is exited.

Write "0": On Write "1": Off Read: Valid

After SLEEP mode is exited, the high-speed (OSC3) oscillation waiting function is effective by writing "0" to 8T1ON. For this function to be used, the waiting time must be set in 8-bit programmable timer 1 to allow it to start counting before entering SLEEP mode. After SLEEP mode is exited, the OSC3 clock is not supplied to the CPU until 8-bit programmable timer 1 underflows. This function will not work when 8T1ON is set to "1".

The high-speed (OSC3) oscillation waiting function is effective only when SLEEP mode is exited.

Writing to 8T1ON is effective only when CLGP[7:0] is set to "0b10010110".

When writing to 8T1ON, always be sure to write "1" to the reserved bits at address 0x40190. At initial reset, 8T1ON is set to "1" (Off).

.

HLT2OP: HALT clock option (D3) / Clock option register (0x40190)

Select a HALT condition (basic mode or HALT2 mode).

Write "1": HALT2 mode Write "0": Basic mode Read: Valid

When "1" is written to HLT2OP, the CPU will enter HALT2 mode when the HALT instruction is executed. When "0" is written, the CPU will enter basic mode.

Writing to HLT2OP is allowed only when CLGP[7:0] is set to "0b10010110".

At initial reset, HLT2OP is set to "0" (basic mode).

The following shows the operating status in HALT mode (basic mode and HALT2 mode) and SLEEP mode.

Table 6.6 Operating Status in Standby Mode

Standby mode		Operating status	Reactivating factor		
HALT mode	Basic mode	 The CPU clock is stopped. (CPU stop status) BCU clock is supplied. (BCU run status) DMA clock is not stopped. (DMA run status) Clocks for the peripheral circuits maintain the status before entering HALT mode. (run or stop) The high-speed oscillation circuit maintains the status before entering HALT mode. The low-speed oscillation circuit maintains the status before entering HALT mode. 	Reset, NMI Enabled (not masked) interrupt factors		
	HALT2 mode	 The CPU clock is stopped. (CPU stop status) BCU clock is stopped. (BCU stop status) DMA clock is stopped. (DMA stop status) Clocks for the peripheral circuits maintain the status before entering HALT mode. (run or stop) The high-speed oscillation circuit maintains the status before entering HALT mode. The low-speed oscillation circuit maintains the status before entering HALT mode. 	In HALT2 mode, the A/D, SIO, and timers (8-bit and 16-bit) continue operating without stopping, but since the synchronization clock is stopped, these circuits cannot be restarted. A restart is possible only in the case of: Interrupt from input pin Interrupt from clock timer NMI Reset		
SLEEP mode		 The CPU clock is stopped. (CPU stop status) BCU clock is stopped. (BCU stop status) Clocks for the peripheral circuits are stopped. The high-speed oscillation circuit is stopped. The low-speed oscillation circuit maintains the status before entering SLEEP mode. 	Clock timer interrupt when the		

CLGP7-CLGP0: Power-control register protection flag ([D[7:0]) / Power control protection register (0x4019E)

These bits remove the protection against writing to addresses 0x40180 and 0x40190.

Write "0b10010110": Write protection removed Write other than the above: No operation (write-protected)

Read: Valid

Before writing to address 0x40180 or 0x40190, set CLGP[7:0] to "0b10010110" to remove the protection against writing to that address. This clearing of write protection is effective for only one writing, so the bits are cleared to "0b00000000" by one writing. Therefore, CLGP[7:0] must be set each time the protected address is written to. At initial reset, CLGP is set to "0b00000000" (write-protected).

Programming Notes

- (1) Immediately after the high-speed (OSC3) oscillation circuit is turned on, a certain period of time is required for oscillation to stabilize (for a 3.3-V crystal resonator, this time is 10 ms max.). To prevent the device from operating erratically, do not use the clock until its oscillation has stabilized.
 In particular, if the CPU is set in SLEEP mode during operation using the OSC3 clock, the high-speed (OSC3) oscillation circuit is turned off during in SLEEP mode and starts oscillating again after SLEEP mode is exited. To prevent the CPU from operating erratically at restart due to an unstable OSC3 clock, set a sufficient stabilization waiting time in 8-bit programmable timer 1 to turn on the oscillation stabilization waiting function after SLEEP mode is exited before entering SLEEP mode.
- (2) The oscillation circuit used for the CPU operating clock cannot be turned off.
- (3) The CPU operating clock can only be switched over when both the OSC3 and OSC1 oscillation circuits are on. Furthermore, when turning off an oscillation circuit that has become unnecessary as a result of the CPU operating clock switchover, be sure to use separate instructions for switchover and oscillation turnoff. If these two operations are processed simultaneously using one instruction, the CPU may operate erratically.
- (4) If the high-speed (OSC3) oscillation circuit is turned off, all peripheral circuits operated using the OSC3 clock will be inactive.
- (5) If the OSC3 clock is unnecessary, use the OSC1 clock to operate the CPU and turn the high-speed (OSC3) oscillation circuit off. This helps reduce current consumption.
- (6) In the SLEEP state, the oscillation circuit clock stops, and in the HALT2 mode, the clock supply to peripheral circuits is stopped.

When restarting from this state, interrupt input from a port can be used as a trigger, but functionally, this interrupt input operates as level input. Therefore, a level input based restart is performed even in the case of set edge input.

Restart operation is as follows for rising and falling edges.

In case of rising edge interrupt setting: Restarted by high level input.

In case of falling edge interrupt setting: Restarted by low level input.

In normal operation, a restart begins following the elapse of a given time after execution of the SLP instruction, but when restart by a falling (rising) level (edge) is set, the operation is as follows.

- The restart is effected immediately after execution of the SLP instruction.
- As ports are already at the low level when the SLP instruction is executed, there is no falling (rising) edge, and therefore the SLP state is entered only momentarily, and the restart is effected immediately afterwards.

There was a synchronization circuit using a clock signal in the port input circuit, and as the clock is stopped in the SLEEP state or HALT2 state, the configuration provided for this synchronization circuit to be bypassed when restarting. Therefore, a restart is effected when the input level from a port is active by level. Consequently, the system design should assume that a restart by means of port input from the SLEEP state or HALT2 state is performed by level.

II CORE BLOCK: CLG (Clock Generator)

THIS PAGE IS BLANK.

II-7 DBG (Debug Unit)

Debug Circuit

The C33 Core Block has a built-in debug circuit.

This functional block is provided to simply realize an advanced software development environment.

Note: The debug circuit does not work during normal operation. To construct a software development environment using the debug circuit, the S5U1C33000H (In-Circuit Debugger for S1C33 Family) is separately required.

I/O Pins of Debug Circuit

Six pins used to exclusively connect the S5U1C33000H (In-Circuit Debugger for S1C33 Family) are reserved for the debug circuit. The I/O voltage level of these pins is 3.3 V.

Table 7.1 lists the I/O pins of the debug circuit.

Table 7.1 I/O Pins of Debug Circuit

Pin name	1/0	Pull-up	Initial status	Voltage level	Function
DCLK	0	-	1	3.3 V	Clock output for debugging
DST2	0	_	0	3.3 V	Status output 2 for debugging
DST1	0	-	1	3.3 V	Status output 1 for debugging
DST0	0	_	1	3.3 V	Status output 0 for debugging
DPCO	0	-	1	3.3 V	PC output for debugging
DSIO	I/O	With pull-up	1 (Input)	3.3 V	Serial I/O for debugging

The DCLK, DST[2:0] and DPCO outputs are extended functions of the I/O port pins P14, P1[2:0] and P13, respectively. At initial reset, these pins are set as debug signal outputs.

If the debug circuit is not used, these pins can be used for I/O ports or the redefined peripheral circuits by writing "0" to CFEX[1:0] (D[1:0]) / Port function extension register (0x402DF). Refer to "I/O Ports (P Ports)" for the pin functions.

Note: When these pins are set as debug signal outputs, only the S5U1C33000H (In-Circuit Debugger for S1C33 Family) can be connected to these pins. Leave these pins open if the S5U1C33000H is not connected. For connecting the S5U1C33000H, refer to the "S5U1C33000H Manual (S1C33 Family In-Circuit Debugger)".

Furthermore, the pin status is fixed as shown in the above table after a user reset.

S1C33T01 FUNCTION PART EPSON B-II-7-1

II CORE BLOCK: DBG (Debug Unit)

THIS PAGE IS BLANK.

S1C33T01 FUNCTION PART III PERIPHERAL BLOCK

III-1 INTRODUCTION

The peripheral block consists of a prescaler, four channels of 8-bit programmable timer, six channels of 16-bit programmable timer including watchdog timer function, two channels of serial interface, input and I/O ports, low-speed (OSC1) oscillation circuit and a clock timer.




Figure 1.1 Peripheral Block

THIS PAGE IS BLANK.

III-2 PRESCALER

Configuration of Prescaler

The prescaler divides the source clock (OSC3/PLL output clock or OSC1 clock) to generate the clocks for the internal peripheral circuits. The prescaler division ratio can be selected for each peripheral circuit in a program. A clock control circuit to control the clock supply to each peripheral circuit is also included.

The following are the peripheral circuits that use the output clock:

- 16-bit programmable timers 9 to 0 (and watchdog timer)
- 8-bit programmable timers 5 to 0 (and serial interface)
- · A/D converter

Figure 2.1 shows the configuration of the prescaler.

For details on control of each peripheral circuit, refer to each corresponding section in this manual.




Figure 2.1 Configuration of Prescaler and Clock Control Circuit

Source Clock

The source clock for the prescaler can be selected using PSCDT0 (D0) / Prescaer clock select register (0x40181). When PSCDT0 = "0", the OSC3 clock (when the PLL is not used) or the PLL output clock (when the PLL is used) is selected.

When PSCDT0 = "1", the OSC1 clock (typ. 32 kHz) is selected.

At initial reset, the OSC3/PLL output clock is selected.

Note: For the prescaler clock, the clock source same as the CPU operating clock must be selected.

For details on how to control the oscillation circuit and CPU operating clock, refer to "CLG (Clock Generator)". At initial reset, the OSC3 clock is selected.

The source clock is supplied to the prescaler by writing "1" to PSCON (D5) / Power control register (0x40180). At initial reset, PSCON is set to "1", so the prescaler is in an operating state. If all of said peripheral circuits can be turned off, stop the prescaler by writing "0" to PSCON. This helps to reduce current consumption.

Selecting Division Ratio and Output Control for Prescaler

The prescaler has registers for selecting the division ratio and clock output control separately for each peripheral circuit described above, allowing each peripheral circuit to be controlled.

The prescaler's division ratio can be selected from among eight ratios set for each peripheral circuit through the use of the division ratio selection bits. The divided clock is output to the corresponding peripheral circuit by writing "1" to the clock control bit.

Table 2.1 Control Bits of the Clock Control Registers

Peripheral circuit	Division ratio selection bit	Clock control bit
16-bit programmable timer 0	P16TS0[2:0] (D[2:0]/0x40147)*1	P16TON0 (D3/0x40147)
16-bit programmable timer 1	P16TS1[2:0] (D[2:0]/0x40148)*1	P16TON1 (D3/0x40148)
16-bit programmable timer 2	P16TS2[2:0] (D[2:0]/0x40149)*1	P16TON2 (D3/0x40149)
16-bit programmable timer 3	P16TS3[2:0] (D[2:0]/0x4014A)*1	P16TON3 (D3/0x4014A)
16-bit programmable timer 4	P16TS4[2:0] (D[2:0]/0x4014B)*1	P16TON4 (D3/0x4014B)
16-bit programmable timer 5	P16TS5[2:0] (D[2:0]/0x4014C)*1	P16TON5 (D3/0x4014C)
16-bit programmable timer 6	P16TS6[2:0] (D[2:0]/0x40141)*1	P16TON6 (D3/0x40141)
16-bit programmable timer 7	P16TS7[2:0] (D[2:0]/0x40142)*1	P16TON6 (D3/0x40142)
16-bit programmable timer 8	P16TS8[2:0] (D[2:0]/0x40143)*1	P16TON6 (D3/0x40143)
16-bit programmable timer 9	P16TS9[2:0] (D[2:0]/0x40144)*1	P16TON6 (D3/0x40144)
8-bit programmable timer 0	P8TS0[2:0] (D[2:0]/0x4014D)*2	P8TON0 (D3/0x4014D)
8-bit programmable timer 1	P8TS1[2:0] (D[6:4]/0x4014D)*3	P8TON1 (D7/0x4014D)
8-bit programmable timer 2	P8TS2[2:0] (D[2:0]/0x4014E)*4	P8TON2 (D3/0x4014E)
8-bit programmable timer 3	P8TS3[2:0] (D[6:4]/0x4014E)*2	P8TON3 (D7/0x4014E)
8-bit programmable timer 4	P8TS4[2:0] (D[2:0]/0x40145)*4	P8TON (D3/0x40145)
8-bit programmable timer 5	P8TS5[2:0] (D[6:4]/0x40145)*2	P8TON (D7/0x40145)
A/D converter	PSAD[2:0] (D[2:0]/0x4014F)*2	PSONAD (D3/0x4014F)

^{*1} to *4: See Table 2.2.

Table 2.2 Division Ratio

Bit setting	7	6	5	4	3	2	1	0
*1	θ/4096	θ/1024	θ/256	θ/64	θ/16	θ/4	θ/2	θ/1
*2	θ/256	θ/128	θ/64	θ/32	θ/16	θ/8	θ/4	θ/2
*3	θ/4096	θ/2048	θ/1024	θ/512	θ/256	θ/128	θ/64	θ/32
*4	θ/4096	θ/2048	θ/64	θ/32	θ/16	θ/8	θ/4	θ/2

 $^{(\}theta = Source clock selected by PSCDT0)$

Current consumption can be reduced by turning off the clock output to the peripheral circuits that are unused among those listed above.

Note: In the following cases, the prescaler output clock may contain a hazard:

- If, when a clock is output, its division ratio is changed
- When the clock output is switched between on and off
- When the oscillation circuit is turned off or the CPU operating clock is switched over

Before performing these operations, make sure the 16-bit and 8-bit programmable timers and the A/D converter are turned off.

Source Clock Output to 8-Bit Programmable Timer

In addition to the divided clock, the prescaler can output the source clock directly to the 8-bit programmable timer.

This function can be selected for each 8-bit timer using P8TPCKx bit.

8-bit timer 0: P8TPCK0 (D0) / 8-bit timer clock select register (0x40146)

8-bit timer 1: P8TPCK1 (D1) / 8-bit timer clock select register (0x40146)

8-bit timer 2: P8TPCK2 (D2) / 8-bit timer clock select register (0x40146)

8-bit timer 3: P8TPCK3 (D3) / 8-bit timer clock select register (0x40146)

8-bit timer 4: P8TPCK4 (D0) / 8-bit timer clock select register (0x40140)

8-bit timer 5: P8TPCK5 (D1) / 8-bit timer clock select register (0x40140)

When P8TPCKx is set to "1", the prescaler input clock $(\theta/1)$ is selected for the 8-bit timer x operating clock.

The clock output is controlled by the P8TONx bit even if P8TPCKx is set to "1".

When P8TPCKx is "0", the divided clock that is selected by P8TSx[2:0] will be output to the 8-bit timer x.

At initial reset, P8TPCKx is set to "0" and P8TSx[2:0] becomes effective.

I/O Memory of Prescaler

Table 2.3 shows the control bits of the prescaler.

Table 2.3 Control Bits of Prescaler

Register name	Address	Bit	Name	Function	Setting		etting	Init.	R/W	Remarks	
8-bit timer	0040140	D7-2	-	reserved				_	_	_	0 when being read.
clock select	(B)	D1	P8TPCK5	8-bit timer 5 clock selection	1 ()/1		0 Divided clk.	0	R/W	θ: selected by Prescaler clock
register		D0	P8TPCK4	8-bit timer 4 clock selection	1 ()/1		0 Divided clk.	0	R/W	select register (0x40181)
16-bit timer 6	0040141	D7-4	_	reserved	-		_	_	0 when being read.		
clock control	(B)	D3	P16TON6	16-bit timer 6 clock control	1 On 0 Off		0	R/W			
register		D2	P16TS62	16-bit timer 6	P16	TS6	[2:0]	Division ratio	0	R/W	θ: selected by
		D1	P16TS61	clock division ratio selection	1	1	1	θ/4096	0		Prescaler clock select
		D0	P16TS60		1	1	0	θ/1024	0		register (0x40181)
					1	0	1	θ/256			
					1	0	0	θ/64			
					0	1	1	θ/16			
					0	1	0	θ/4			
					0	0	1	θ/2			
					0	0	0	θ/1			
16-bit timer 7	0040142	D7-4	-	reserved				-	_	_	0 when being read.
clock control	(B)	D3	P16TON7	16-bit timer 7 clock control		Эn		0 Off	0	R/W	
register		D2	P16TS72	16-bit timer 7	P16	TS7	1	Division ratio	0	R/W	θ: selected by
		D1	P16TS71	clock division ratio selection	1	1	1	θ/4096	0		Prescaler clock select
		D0	P16TS70		1	1	0	θ/1024	0		register (0x40181)
					1	0	1	θ/256			
					1	0	0	θ/64			
					0	1	1	θ/16			
					0	1	0	θ/4			
					0	0	1	θ/2			
					0	0	0	θ/1			
16-bit timer 8	0040143	D7-4	-	reserved	<u> </u>			_	_	_	0 when being read.
clock control	(B)	D3	P16TON8	16-bit timer 8 clock control		On		0 Off	0	R/W	
register		D2	P16TS82	16-bit timer 8	_	TS8	- 1	Division ratio	0	R/W	θ: selected by
		D1	P16TS81	clock division ratio selection	1	1	1	θ/4096	0		Prescaler clock select
		D0	P16TS80		1	1	0	θ/1024	0		register (0x40181)
					1	0	1	θ/256			
					1	0	0	θ/64			
					0	1	1	θ/16			
					0	1	0	θ/4			
					0	0	1	θ/2			
					0	0	0	θ/1			

Table 2.3 Control Bits of Prescaler (continue)

Register name	Address	Bit	Name	Function	Sett		Init.	R/W	Remarks
16-bit timer 9	0040144	D7-4	_	reserved	_		_	_	0 when being read.
clock control	(B)	D3	P16TON9	16-bit timer 9 clock control	1 On	0 Off	0	R/W	o mion boing road.
register	` ,	D2	P16TS92	16-bit timer 9		Division ratio	0	R/W	θ: selected by
		D1	P16TS91	clock division ratio selection	1 1 1	θ/4096	0		Prescaler clock selec
		D0	P16TS90		1 1 0	θ/1024	0		register (0x40181)
					1 0 1	θ/256			,
					1 0 0	θ/64			
					0 1 1	θ/16			
					0 1 0	θ/4			
					0 0 1	θ/2			
					0 0 0	θ/1			
8-bit timer 4/5	0040145	D7	P8TON5	8-bit timer 5 clock control	1 On	0 Off	0	R/W	
clock control	(B)	D6	P8TS52	8-bit timer 5	P8TS5[2:0]	Division ratio	0	R/W	θ: selected by
register		D5	P8TS51	clock division ratio selection	1 1 1	θ/256	0		Prescaler clock selec
		D4	P8TS50		1 1 0	θ/128	0		register (0x40181)
					1 0 1	θ/64			
					1 0 0	θ/32			8-bit timer 5 can
					0 1 1	θ/16			generate the clock for
					0 1 0	θ/8			the serial I/F Ch.3.
					0 0 1	θ/4			
					0 0 0	θ/2			
		D3	P8TON4	8-bit timer 4 clock control	1 On	0 Off	0	R/W	
		D2	P8TS42	8-bit timer 4		Division ratio	0	R/W	θ: selected by
		D1	P8TS41	clock division ratio selection	1 1 1	θ/4096	0		Prescaler clock select
		D0	P8TS40		1 1 0	θ/2048	0		register (0x40181)
					1 0 1	θ/64			
					1 0 0	θ/32			8-bit timer 4 can
					0 1 1	θ/16			generate the clock for
					0 1 0	θ/8			the serial I/F Ch.2.
					0 0 1 0 0	θ/4 θ/2			
					1010101	0/2			
8-bit timer	0040146	D7-4	-	reserved	-		_	-	0 when being read.
clock select	(B)	D3	P8TPCK3	8-bit timer 3 clock selection	1 0/1	Divided clk.	0	R/W	θ: selected by
register		D2 D1	P8TPCK2 P8TPCK1	8-bit timer 2 clock selection	1 \ \theta/1 \ 1 \ \theta/1	Divided clk. Divided all	0	R/W	Prescaler clock selec
		D0		8-bit timer 1 clock selection	1 0/1	Divided clk. Divided alk.	0	R/W R/W	register (0x40181)
40.1%	0040447		P8TPCK0	8-bit timer 0 clock selection	+ ' '	0 Divided clk.	U	I IN/VV	
16-bit timer 0	0040147	D7-4	-	reserved	-		_	- DAM	0 when being read.
clock control	(B)	D3 D2	P16TON0 P16TS02	16-bit timer 0 clock control 16-bit timer 0	1 On	0 Off	0	R/W R/W	0: coloated by
register		D2	P16TS02	clock division ratio selection	P16TS0[2:0]	Division ratio θ/4096	0	FK/VV	θ: selected by Prescaler clock selec
		D0	P16TS00	CIOCK division ratio selection		θ/4096 θ/1024	0		register (0x40181)
		Do	1 101000		1 0 1	θ/256	0		register (0x40101)
					1 0 0	θ/64			16-bit timer 0 can be
						θ/16			used as a watchdog
					0 1 0	θ/4			timer.
					0 0 1	θ/2			
					0 0 0	θ/1			
16-bit timer 1	0040148	D7-4		reserved	1 -			_	0 when being read.
clock control		J, 7			1 On	0 Off	0	R/W	C .TIOI DOING ICAG.
register	(B)	D3	P16TON1						1
	(B)	D3 D2	P16TON1 P16TS12	16-bit timer 1 clock control 16-bit timer 1			0	R/W	θ: selected by
. 3	(B)	D2	P16TS12	16-bit timer 1	P16TS1[2:0]	Division ratio θ/4096	0		θ: selected by Prescaler clock selec
	(B)				P16TS1[2:0]	Division ratio			
· •	(B)	D2 D1	P16TS12 P16TS11	16-bit timer 1	P16TS1[2:0]	Division ratio θ/4096	0		Prescaler clock selec
	(B)	D2 D1	P16TS12 P16TS11	16-bit timer 1	P16TS1[2:0] 1	Division ratio θ/4096 θ/1024	0		Prescaler clock selec
3	(B)	D2 D1	P16TS12 P16TS11	16-bit timer 1	P16TS1[2:0] 1 1 1 1 1 0 1 0 1	Division ratio 6/4096 6/1024 6/256	0		Prescaler clock selec
· g	(B)	D2 D1	P16TS12 P16TS11	16-bit timer 1	P16TS1[2:0] 1	Division ratio θ/4096 θ/1024 θ/256 θ/64	0		Prescaler clock selec
	(B)	D2 D1	P16TS12 P16TS11	16-bit timer 1	P16TS1[2:0] 1	Division ratio θ/4096 θ/1024 θ/256 θ/64 θ/16	0		Prescaler clock selec
3 ,	(B)	D2 D1	P16TS12 P16TS11	16-bit timer 1	P16TS1[2:0] 1	Division ratio 9/4096 9/1024 9/256 9/64 9/16 9/4	0		Prescaler clock selec
16-bit timer 2	(B) 0040149	D2 D1	P16TS12 P16TS11 P16TS10	16-bit timer 1	P16TS1[2:0] 1	Division ratio 0/4096 0/1024 0/256 0/64 0/16 0/4 0/2 0/1	0		Prescaler clock selec
•		D2 D1 D0	P16TS12 P16TS11 P16TS10	16-bit timer 1 clock division ratio selection	P16TS1[2:0] 1	Division ratio 0/4096 0/1024 0/256 0/64 0/16 0/4 0/2 0/1	0		Prescaler clock selec register (0x40181)
16-bit timer 2	0040149	D2 D1 D0	P16TS12 P16TS11 P16TS10	16-bit timer 1 clock division ratio selection	P16TS1[2:0] 1	Division ratio 0/4096 0/1024 0/256 0/64 0/16 0/4 0/2 0/1	0 0 0	R/W	Prescaler clock selec register (0x40181)
16-bit timer 2 clock control	0040149	D2 D1 D0 D7-4 D3	P16TS12 P16TS11 P16TS10 - P16TON2	16-bit timer 1 clock division ratio selection reserved 16-bit timer 2 clock control	P16TS1[2:0] 1	Division ratio 0/4096 0/1024 0/256 0/64 0/16 0/4 0/2 0/1	0 0 0	R/W	Prescaler clock selected steel (0x40181) 0 when being read. 0: selected by
16-bit timer 2 clock control	0040149	D2 D1 D0 D7–4 D3 D2	P16TS12 P16TS11 P16TS10 P16TS10 P16TON2 P16TS22	16-bit timer 1 clock division ratio selection reserved 16-bit timer 2 clock control 16-bit timer 2	P16TS1[2:0] 1	Division ratio 0/4096 0/1024 0/256 0/64 0/16 0/2 0/1 0 Off Division ratio	0 0 0	R/W	Prescaler clock selected steel (0x40181) 0 when being read. 0: selected by
16-bit timer 2 clock control	0040149	D2 D1 D0 D7-4 D3 D2 D1	P16TS12 P16TS11 P16TS10 P16TS10 P16TON2 P16TS22 P16TS21	16-bit timer 1 clock division ratio selection reserved 16-bit timer 2 clock control 16-bit timer 2	P16TS1[2:0] 1	Division ratio 0/4096 0/1024 0/256 0/64 0/16 0/2 0/1 0 Off Division ratio 0/4096	0 0 0	R/W	Prescaler clock select register (0x40181) O when being read. 0: selected by Prescaler clock select
16-bit timer 2 clock control	0040149	D2 D1 D0 D7-4 D3 D2 D1	P16TS12 P16TS11 P16TS10 P16TS10 P16TON2 P16TS22 P16TS21	16-bit timer 1 clock division ratio selection reserved 16-bit timer 2 clock control 16-bit timer 2	P16TS1[2:0] 1	Division ratio 0/4096 0/1024 0/256 0/64 0/16 0/2 0/1 0 Off Division ratio 0/4096 0/1024	0 0 0	R/W	Prescaler clock select register (0x40181) O when being read. 0: selected by Prescaler clock select
16-bit timer 2 clock control	0040149	D2 D1 D0 D7-4 D3 D2 D1	P16TS12 P16TS11 P16TS10 P16TS10 P16TON2 P16TS22 P16TS21	16-bit timer 1 clock division ratio selection reserved 16-bit timer 2 clock control 16-bit timer 2	P16TS1[2:0] 1	Division ratio 0/4096 0/1024 0/256 0/64 0/16 0/4 0/2 0/1 0 Off Division ratio 0/4096 0/1024 0/256	0 0 0	R/W	Prescaler clock select register (0x40181) O when being read. 0: selected by Prescaler clock select
16-bit timer 2 clock control	0040149	D2 D1 D0 D7-4 D3 D2 D1	P16TS12 P16TS11 P16TS10 P16TS10 P16TON2 P16TS22 P16TS21	16-bit timer 1 clock division ratio selection reserved 16-bit timer 2 clock control 16-bit timer 2	P16TS1[2:0] 1	Division ratio 0/4096 0/1024 0/256 0/64 0/16 0/4 0/2 0/1 O Off Division ratio 0/4096 0/1024 0/256 0/64	0 0 0	R/W	Prescaler clock select register (0x40181) O when being read. 0: selected by Prescaler clock select
16-bit timer 2 clock control	0040149	D2 D1 D0 D7-4 D3 D2 D1	P16TS12 P16TS11 P16TS10 P16TS10 P16TON2 P16TS22 P16TS21	16-bit timer 1 clock division ratio selection reserved 16-bit timer 2 clock control 16-bit timer 2	P16TS1[2:0] 1	Division ratio 0/4096 0/1024 0/256 0/64 0/16 0/4 0/2 0/1 0 Off Division ratio 0/4096 0/1024 0/256 0/64 0/16	0 0 0	R/W	Prescaler clock select register (0x40181) O when being read. 0: selected by Prescaler clock select

Table 2.3 Control Bits of Prescaler (continue)

Register name	Address	Bit	Name	Function	Se	etting	Init.	R/W	Remarks
16-bit timer 3	004014A	D7-4	-	reserved		_	-	-	0 when being read.
clock control	(B)	D3	P16TON3	16-bit timer 3 clock control	1 On	0 Off	0	R/W	
register		D2	P16TS32	16-bit timer 3	P16TS3[2:0]	Division ratio	0	R/W	θ: selected by
		D1	P16TS31	clock division ratio selection	1 1 1	θ/4096	0		Prescaler clock select
		D0	P16TS30		1 1 0	θ/1024	0		register (0x40181)
					1 0 1	θ/256			
					1 0 0	θ/64			
					0 1 1	θ/16			
					0 1 0	θ/4			
					0 0 1	θ/2			
					0 0 0	θ/1			
16-bit timer 4	004014B	D7-4	-	reserved	1	-	_	-	0 when being read.
clock control	(B)	D3	P16TON4	16-bit timer 4 clock control	1 On	0 Off	0	R/W	
register		D2	P16TS42	16-bit timer 4	P16TS4[2:0]	Division ratio	0	R/W	θ: selected by
		D1	P16TS41	clock division ratio selection	1 1 1	0/4096	0		Prescaler clock select
		D0	P16TS40		1 1 0	0/1024	0		register (0x40181)
					1 0 1 1 1 0 0	0/256			
					1 0 0 0	θ/64 θ/16			
						θ/4			
					0 0 1	θ/2			
						θ/1			
16-bit timer 5	004014C	D7-4	<u> </u>	reserved			_	_	0 when being read.
clock control	(B)	D3	P16TON5	16-bit timer 5 clock control	1 On	0 Off	0	R/W	o mion boing road.
register	` ′	D2	P16TS52	16-bit timer 5	P16TS5[2:0]	Division ratio	0	R/W	θ: selected by
•		D1	P16TS51	clock division ratio selection	1 1 1	θ/4096	0		Prescaler clock select
		D0	P16TS50		1 1 0	θ/1024	0		register (0x40181)
					1 0 1	θ/256			
					1 0 0	θ/64			
					0 1 1	θ/16			
					0 1 0	θ/4			
					0 0 1	θ/2			
					0 0 0	θ/1			
8-bit timer 0/1	004014D	D7	P8TON1	8-bit timer 1 clock control	1 On	0 Off	0	R/W	
clock control	(B)	D6	P8TS12	8-bit timer 1	P8TS1[2:0]	Division ratio	0	R/W	θ: selected by
register		D5	P8TS11	clock division ratio selection	1 1 1	0/4096	0		Prescaler clock select
		D4	P8TS10		1 1 0	0/2048	0		register (0x40181)
					1 0 1	θ/1024 θ/512			8-bit timer 1 can
						θ/256			generate the OSC3
						θ/128			oscillation-stabilize
					0 0 1	θ/64			waiting period.
					0 0 0	θ/32			
		D3	P8TON0	8-bit timer 0 clock control	1 On	0 Off	0	R/W	
		D2	P8TS02	8-bit timer 0	P8TS0[2:0]	Division ratio	0	R/W	θ: selected by
		D1	P8TS01	clock division ratio selection	1 1 1	θ/256	0		Prescaler clock select
		D0	P8TS00		1 1 0	θ/128	0		register (0x40181)
					1 0 1	0/64			
					1 0 0	θ/32			8-bit timer 0 can
					0 1 1	θ/16			generate the DRAM
					0 1 0	θ/8			refresh clock.
					0 0 1	θ/4			
	l				0 0 0	θ/2			

Table 2.3 Control Bits of Prescaler (continue)

Register name	Address	Bit	Name	Function		Setting	Init.	R/W	Remarks
8-bit timer 2/3	004014E	D7	P8TON3	8-bit timer 3 clock control	1 On	0 Off	0	R/W	
clock control	(B)	D6	P8TS32	8-bit timer 3	P8TS3[2:0]	Division ratio	0	R/W	θ: selected by
register	, ,	D5	P8TS31	clock division ratio selection	1 1 1	θ/256	0		Prescaler clock select
		D4	P8TS30		1 1 0	θ/128	0		register (0x40181)
					1 0 1	θ/64			
					1 0 0	θ/32			8-bit timer 3 can
					0 1 1	θ/16			generate the clock for
					0 1 0	θ/8			the serial I/F Ch.1.
					0 0 1	θ/4			
					0 0 0	θ/2			
		D3	P8TON2	8-bit timer 2 clock control	1 On	0 Off	0	R/W	
		D2	P8TS22	8-bit timer 2	P8TS2[2:0]	Division ratio	0	R/W	θ: selected by
		D1	P8TS21	clock division ratio selection	1 1 1	θ/4096	0		Prescaler clock select
		D0	P8TS20		1 1 0	θ/2048	0		register (0x40181)
					1 0 1	θ/64			
					1 0 0	θ/32			8-bit timer 2 can
					0 1 1	θ/16			generate the clock for
					0 1 0	θ/8			the serial I/F Ch.0.
					0 0 1	θ/4			
					0 0 0	θ/2			
A/D clock	004014F	D7-4	-	reserved		_	_	_	0 when being read.
control register	(B)	D3	PSONAD	A/D converter clock control	1 On	0 Off	0	R/W	
		D2	PSAD2	A/D converter clock division ratio	P8TS0[2:0]	Division ratio	0	R/W	θ: selected by
		D1	PSAD1	selection	1 1 1	θ/256	0		Prescaler clock select
		D0	PSAD0		1 1 0	θ/128	0		register (0x40181)
					1 0 1	θ/64			
					1 0 0	θ/32			
					0 1 1	θ/16			
					0 1 0	θ/8			
					0 0 1	θ/4			
					0 0 0	θ/2			
Power control	0040180	D7	CLKDT1	System clock division ratio	CLKDT[1:0]	Division ratio	0	R/W	
register	(B)	D6	CLKDT0	selection	1 1	1/8	0		
					1 0	1/4			
					0 1	1/2			
					0 0	1/1			
		D5	PSCON	Prescaler On/Off control	1 On	0 Off	1	R/W	
		D4-3	-	reserved		_	0	_	Writing 1 not allowed.
		D2	CLKCHG	CPU operating clock switch	1 OSC3	0 OSC1	1	R/W	
		D1	SOSC3	High-speed (OSC3) oscillation On/Off		0 Off	1	R/W	
		D0	SOSC1	Low-speed (OSC1) oscillation On/Off	1 On	0 Off	1	R/W	
Prescaler clock		D7-1	-	reserved			0	-	
select register	(B)	D0	PSCDT0	Prescaler clock selection	1 OSC1	0 OSC3/PLL	0	R/W	
Power control	004019E	D7	CLGP7	Power control register protect flag	_	, ,	0	R/W	
protect register	(B)	D6	CLGP6		l .	write protection of	0		
		D5	CLGP5		the power cor	ntrol register	0		
		D4	CLGP4		(0x40180).		0		
		D3	CLGP3			er value set the	0		
		D2	CLGP2		write protection	on.	0		
		D1	CLGP1				0		
		D0	CLGP0				0		

PSCON: Prescaler on/off control (D5) / Power control register (0x40180)

Turns the prescaler on or off.

Write "1": On Write "0": Off Read: Valid

The source clock is input to the prescaler by writing "1" to PSCON, thereby starting a dividing operation.

The prescaler is turned off by writing "0". If the peripheral circuits do not need to be operated, write "0" to this bit to reduce current consumption. Since PSCON is protected against writing the same as SOSC1, SOSC3, CLKCHG and CLKDT[1:0], CLGP[7:0] must be set to "0b10010110" before PSCON can be changed.

At initial reset, PSCON is set to "1" (On).

CLGP7-CLGP0: Power-control register protection flag ([D[7:0]) / Power control protection register (0x4019E)

These bits remove the protection against writing to addresses 0x40180 and 0x40190.

Write "0b10010110": Write protection removed Write other than the above: No operation (write-protected)

Read: Valid

Before writing to address 0x40180 or 0x40190, set CLGP[7:0] to "0b10010110" to remove the protection against writing to that address. This clearing of write protection is effective for only one writing, so the bits are cleared to "0b00000000" by one writing. Therefore, CLGP[7:0] must be set each time the protected address is written to. At initial reset, CLGP is set to "0b00000000" (write-protected).

PSCDT0: Prescaler clock selection (D0) / Prescaler clock select register (0x40181)

Select the source clock for the prescaler.

Write "1": OSC1 clock

Write "0": OSC3 clock/PLL output clock

Read: Valid

When "1" is written to PSCDT0, the OSC1 clock (typ. 32 kHz) is selected.

When "0" is written, the OSC3 clock (when the PLL is not used) or the PLL output clock (when the PLL is used) is selected

For the prescaler clock, the clock source same as the CPU operating clock must be selected.

At initial reset, PSCDT0 is set to "0" (OSC3 clock/PLL output clock).

```
P16TS0[2:0]: 16-bit timer 0 clock division ratio (D[2:0]) / 16-bit timer 0 clock control register (0x40147)
P16TS1[2:0]: 16-bit timer 1 clock division ratio (D[2:0]) / 16-bit timer 1 clock control register (0x40148)
P16TS2[2:0]: 16-bit timer 2 clock division ratio (D[2:0]) / 16-bit timer 2 clock control register (0x40149)
P16TS3[2:0]: 16-bit timer 3 clock division ratio (D[2:0]) / 16-bit timer 3 clock control register (0x4014A)
P16TS4[2:0]: 16-bit timer 4 clock division ratio (D[2:0]) / 16-bit timer 4 clock control register (0x4014B)
P16TS5[2:0]: 16-bit timer 5 clock division ratio (D[2:0]) / 16-bit timer 5 clock control register (0x4014C)
P16TS6[2:0]: 16-bit timer 6 clock division ratio (D[2:0]) / 16-bit timer 6 clock control register (0x40141)
P16TS7[2:0]: 16-bit timer 7 clock division ratio (D[2:0]) / 16-bit timer 7 clock control register (0x40142)
P16TS8[2:0]: 16-bit timer 8 clock division ratio (D[2:0]) / 16-bit timer 8 clock control register (0x40143)
P16TS9[2:0]: 16-bit timer 9 clock division ratio (D[2:0]) / 16-bit timer 9 clock control register (0x40144)
P8TS0[2:0]: 8-bit timer 0 clock division ratio (D[2:0]) / 8-bit timer 0/1 clock control register (0x4014D)
P8TS1[2:0]: 8-bit timer 1 clock division ratio (D[6:4]) / 8-bit timer 0/1 clock control register (0x4014D)
P8TS2[2:0]: 8-bit timer 2 clock division ratio (D[2:0]) / 8-bit timer 2/3 clock control register (0x4014E)
P8TS3[2:0]: 8-bit timer 3 clock division ratio (D[6:4]) / 8-bit timer 2/3 clock control register (0x4014E)
P8TS4[2:0]: 8-bit timer 4 clock division ratio (D[2:0]) / 8-bit timer 4/5 clock control register (0x40145)
P8TS5[2:0]: 8-bit timer 5 clock division ratio (D[6:4]) / 8-bit timer 4/5 clock control register (0x40145)
PSAD[2:0]: A/D converter clock division ratio (D[2:0]) / A/D clock control register (0x4014F)
```

Select a clock for each peripheral circuit.

III PERIPHERAL BLOCK: PRESCALER

The desired division ratio can be selected from among the eight ratios shown on the I/O map. Note that the division ratio differs for each peripheral circuit.

These bits can also be read out.

At initial reset, all of these bits are set to "0b000" (highest frequency available).

```
P16TON0: 16-bit timer 0 clock control (D3) / 16-bit timer 0 clock control register (0x40147)
P16TON1: 16-bit timer 1 clock control (D3) / 16-bit timer 1 clock control register (0x40148)
P16TON2: 16-bit timer 2 clock control (D3) / 16-bit timer 2 clock control register (0x40149)
P16TON3: 16-bit timer 3 clock control (D3) / 16-bit timer 3 clock control register (0x4014A)
P16TON4: 16-bit timer 4 clock control (D3) / 16-bit timer 4 clock control register (0x4014B)
P16TON5: 16-bit timer 5 clock control (D3) / 16-bit timer 5 clock control register (0x4014C)
P16TON6: 16-bit timer 6 clock control (D3) / 16-bit timer 6 clock control register (0x40141)
P16TON7: 16-bit timer 7 clock control (D3) / 16-bit timer 7 clock control register (0x40142)
P16TON8: 16-bit timer 8 clock control (D3) / 16-bit timer 8 clock control register (0x40143)
P16TON9: 16-bit timer 9 clock control (D3) / 16-bit timer 9 clock control register (0x40144)
P8TON0: 8-bit timer 0 clock control (D3) / 8-bit timer 0/1 clock control register (0x4014D)
P8TON1: 8-bit timer 1 clock control (D7) / 8-bit timer 0/1 clock control register (0x4014D)
P8TON2: 8-bit timer 2 clock control (D3) / 8-bit timer 2/3 clock control register (0x4014E)
P8TON3: 8-bit timer 3 clock control (D7) / 8-bit timer 2/3 clock control register (0x4014E)
P8TON4: 8-bit timer 4 clock control (D3) / 8-bit timer 4/5 clock control register (0x40145)
P8TON5: 8-bit timer 5 clock control (D7) / 8-bit timer 4/5 clock control register (0x40145)
PSONAD: A/D converter clock control (D3) / A/D clock control register (0x4014F)
```

Control the clock supply to each peripheral circuit.

Write "1": On Write "0": Off Read: Valid

The clock selected using the division ratio setup bits is output to the corresponding peripheral circuit by writing "1" to these bits.

The clock is not output by writing "0". If the peripheral circuits do not need to be operated, write "0" to these bits. This helps to reduce current consumption.

At initial reset, all of these bits are set to "0" (Off).

```
P8TPCK0: 8-bit timer 0 clock selection (D0) / 8-bit timer clock select register (0x40146)
P8TPCK1: 8-bit timer 1 clock selection (D1) / 8-bit timer clock select register (0x40146)
P8TPCK2: 8-bit timer 2 clock selection (D2) / 8-bit timer clock select register (0x40146)
P8TPCK3: 8-bit timer 3 clock selection (D3) / 8-bit timer clock select register (0x40146)
P8TPCK4: 8-bit timer 4 clock selection (D0) / 8-bit timer clock select register (0x40140)
P8TPCK5: 8-bit timer 5 clock selection (D1) / 8-bit timer clock select register (0x40140)
```

Select the operating clock for the 8-bit programmable timer.

Write "1": Prescaler input clock (θ/1)
Write "0": Divided clock
Read: Valid

When "1" is written to P8TPCKx, the prescaler input clock $(\theta/1)$ is selected for the 8-bit timer x operating clock. The clock output is controlled by the P8TONx bit even if P8TPCKx is set to "1".

When "0" is written, the divided clock that is selected by P8TSx[2:0] will be output to the 8-bit timer x. At initial reset, P8TPCKx is set to "0" (divided clock).

Programming Notes

- (1) For the prescaler clock, the clock source same as the CPU operating clock must be selected.
- (2) In the following cases, the prescaler output clock may contain a hazard:
 - If, during outputting of a clock, its division ratio is changed
 - When the clock output is switched between on and off
 - When the oscillation circuit is turned off or the CPU operating clock is switched over Before performing these operations, make sure the 16-bit and 8-bit programmable timers and the A/D converter are turned off.
- (3) When the 16-bit and 8-bit programmable timers and the A/D converter do not need to be operated, turn off the clock supply to those peripheral circuits. This helps to reduce current consumption.

THIS PAGE IS BLANK.

III-3 8-BIT PROGRAMMABLE TIMERS

Configuration of 8-Bit Programmable Timer

The Peripheral Block contains six channels of 8-bit programmable timers (timers 0 to 5). Figure 3.1 shows the structure of the 8-bit programmable timer.




Figure 3.1 Structure of 8-Bit Programmable Timer

Each timer consists of an 8-bit presentable counter and can output a clock generated by the counter's underflow signal to the internal peripheral circuits or external devices. The output clock cycle can be selected from a wide range of cycles by setting the preset data that can be set in the software and the input clock in the prescaler.

Output Pins of 8-Bit Programmable Timers

Table 3.1 shows the pins that are used to output the underflow signals of the 8-bit programmable timers to external devices.

Pin name	I/O	Function	Function select bit
P10/EXCL0/	I/O	I/O port / 16-bit timer 0 event counter	CFP10(D0)/P1 function select register (0x402D4)
T8UF0		input / 8-bit timer 0 output / DST0 output	CFEX1(D1)/Port function extension register (0x402DF)
P11/EXCL1/	I/O	I/O port / 16-bit timer 1 event counter	CFP11(D1)/P1 function select register (0x402D4)
T8UF1		input / 8-bit timer 1 output / DST1 output	CFEX1(D1)/Port function extension register (0x402DF)
P12/EXCL2/	I/O	I/O port / 16-bit timer 2 event counter	CFP12(D2)/P1 function select register (0x402D4)
T8UF2		input / 8-bit timer 2 output / DST2 output	CFEX0(D0)/Port function extension register (0x402DF)
P13/EXCL3/	I/O	I/O port / 16-bit timer 3 event counter	CFP13(D3)/P1 function select register (0x402D4)
T8UF3		input / 8-bit timer 3 output / DPCO output	CFEX1(D1)/Port function extension register (0x402DF)
P50/	I/O	I/O port / 8-bit timer 4	CFP50(D0)/P5 function select register (0x40303)
T8UF4			
P51/	I/O	I/O port / 8-bit timer 5	CFP51(D1)/P5 function select register (0x40303)
T8UF5			

Table 3.1 Output Pins of 8-Bit Programmable Timers

T8UFx (output pin of the 8-bit programmable timer)

This pin outputs a clock divided in each 8-bit programmable timer. The pulse width is equal to that of input clock of the 8-bit programmable timer (prescaler output). Therefore, the pulse width varies according to the prescaler setting.

How to set the output pins of the 8-bit programmable timer

The pins used with channels 0 through 3 of the 8-bit programmable timers are shared function I/O port pins. They share functions as event counter inputs and debug signal outputs for the 16-bit programmable timers. At cold start, these pins are set up as debug signal output pins (function selection bit CFP1[3:0] = "0" and port function expansion bit CFEX[1:0] = "1"). When using the clock output function of the 8-bit programmable timer, write "0" to the port extended function bit CFEXx and write "1" to the function select bit CFP1x for the corresponding pin.

Then, after setting the above, write "1" to the I/O port's I/O control bit IOC1x (D[3:0]) / P1 I/O control register (0x402D6) to set to output mode. In input mode, the pin functions as the 16-bit programmable timer's event counter input and cannot be used to output a clock of the 8-bit programmable timer. At cold start, the register is set to input mode. When the channel 4 and 5 timer outputs are used, write "1" to the function selection bit CFP5x. At hot start, the register retains its status from prior to the reset.

Uses of 8-Bit Programmable Timers

The down-counter of the 8-bit programmable timer cyclically outputs an underflow signal according to the preset data that is set in the software. This underflow signal is used to generate an interrupt request to the CPU or to control the internal peripheral circuits. In addition, this signal can be output to external devices.

Furthermore, each 8-bit programmable timer generates a clock from the underflow signal by dividing it by 2, and the resulting clock is output to a specific internal peripheral circuit.

CPU interrupt request/IDMA invocation request

Each timer's underflow condition can be used as an interrupt factor to output an interrupt request to the CPU.

Therefore, an interrupt can be generated at an interval that is set in the software.

This interrupt factor also can be used to invoke IDMA or HSDMA.

Clock output to external devices

The underflow signal can be output from the chip to the outside. This output can be used to control external devices. The output pins of each timer are described in the preceding section.

Control of and clock supply to internal peripheral circuits

The following describes the functions controlled by the underflow signal from the 8-bit programmable timer and the internal peripheral circuits that use the timer's output clock.

8-bit programmable timer 0

DRAM refresh

When the BCU has a DRAM directly connected to its external bus, the underflow signal from timer 0 can be used as a DRAM refresh request signal. This enables the intervals of the refresh cycle to be programmed.

To use this function, write "1" to the BCU's control bit RPC (D9) / Bus control register (0x4812E) to enable the DRAM refresh.

• A/D conversion start trigger

The A/D converter enables a trigger for starting the A/D conversion to be selected from among four available types. One of these is the underflow signal of the 8-bit programmable timer 0. This makes it possible to perform the A/D conversion at programmable intervals.

To use this function, write "10" to the A/D converter control bit TS[1:0] (D[4:3]) / A/D trigger register (0x40242) to select the 8-bit programmable timer 0 as the trigger.

8-bit programmable timer 1

Oscillation stabilization wait time of the high-speed (OSC3) oscillation circuit

When SLEEP mode is cleared by an external interrupt, the high-speed (OSC3) oscillation circuit starts oscillating. To prevent the CPU from being operated erratically by an unstable clock before the oscillation stabilizes, the C33 Core Block enables setting of the waiting time before the CPU starts operating after SLEEP is cleared. Use the 8-bit programmable timer 1 to generate this waiting time. If the 8-bit programmable timer 1 is set so that the timer is actuated when the high-speed (OSC3) oscillation circuit starts oscillating the timer and, after the oscillation stabilization time elapses, an underflow signal is generated, then the CPU can be started up by that underflow signal.

To use this function, write "0" to the oscillation circuit control bit $8T1ON\ (D2)\ /\ Clock$ option register (0x40190) to enable the oscillation stabilization waiting function.

8-bit programmable timer 2

• Clock supply to the Ch.0 serial interface

When using the Ch.0 serial interface in the clock-synchronized master mode or the internal clock-based asynchronous mode, the output clock derived from the underflow signal of the 8-bit programmable timer 2 by dividing it by 2 is supplied to the serial interface as its operating clock. This enables the transfer rate of the serial interface to be programmed.

To use this function, write "0" to the serial interface control bit SSCK0 (D2) / Serial I/F Ch.0 control register (0x401E3) to select the internal clock.

8-bit programmable timer 3

• Clock supply to the Ch.1 serial interface

When using the Ch.1 serial interface in the clock-synchronized master mode or the internal clock-based asynchronous mode, the output clock derived from the underflow signal of the 8-bit programmable timer 3 by dividing it by 2 is supplied to the serial interface as its operating clock. This enables the transfer rate of the serial interface to be programmed.

To use this function, write "0" to the serial interface control bit SSCK1 (D2) / Serial I/F Ch.1 control register (0x401E8) to select the internal clock.

8-bit programmable timer 4

• Clock supply to the Ch.2 serial interface

When using the Ch.2 serial interface in the clock-synchronized master mode or the internal clock-based asynchronous mode, the output clock derived from the underflow signal of the 8-bit programmable timer 4 by dividing it by 2 is supplied to the serial interface as its operating clock. This enables the transfer rate of the serial interface to be programmed.

To use this function, write "0" to the serial interface control bit SSCK2 (D2) / Serial I/F Ch.2 control register (0x401F3) to select the internal clock.

8-bit programmable timer 5

• Clock supply to the Ch.3 serial interface

When using the Ch.3 serial interface in the clock-synchronized master mode or the internal clock-based asynchronous mode, the output clock derived from the underflow signal of the 8-bit programmable timer 5 by dividing it by 2 is supplied to the serial interface as its operating clock. This enables the transfer rate of the serial interface to be programmed.

To use this function, write "0" to the serial interface control bit SSCK3 (D2) / Serial I/F Ch.3 control register (0x401F8) to select the internal clock.

Control and Operation of 8-Bit Programmable Timer

With the 8-bit programmable timer, the following settings must first be made before it starts counting:

- 1. Setting the output pin (only when necessary)
- 2. Setting the input clock
- 3. Setting the preset data (initial counter value)
- 4. Setting the interrupt/IDMA/HSDMA

Setting of an output pin is necessary only when the output clock of the 8-bit programmable timer is supplied to external devices. For details on how to set the pin, refer to "Output Pins of 8-Bit Programmable Timers". For details on how to set interrupts and DMA, refer to "8-Bit Programmable Timer Interrupts and DMA".

Note: The 8-bit programmable timers 0 through 5 all operate in the same way during counting, and the structure of their control registers is also the same. The control bit names are assigned the numerals "0" through "5" to denote the timer numbers. Since all these timers have common functions, timer numbers here are represented it is by "x" unless necessary to specify a timer number.

Setting the input clock

The 8-bit programmable timer is operated by the prescaler's output clock. The prescaler's division ratio can be selected for each timer.

Division ratio select bit	Clock control bit	Register
8-bit timer 0: P8TS0[2:0] (D[2:0])	P8TON0 (D3)	8-bit timer 0/1 clock control register (0x4014D)
8-bit timer 1: P8TS1[2:0] (D[6:4])	P8TON1 (D7)	8-bit timer 0/1 clock control register (0x4014D)
8-bit timer 2: P8TS2[2:0] (D[2:0])	P8TON2 (D3)	8-bit timer 2/3 clock control register (0x4014E)
8-bit timer 3: P8TS3[2:0] (D[6:4])	P8TON3 (D7)	8-bit timer 2/3 clock control register (0x4014E)
8-bit timer 4: P8TS4[2:0] (D[2:0])	P8TON3 (D3)	8-bit timer 4/5 clock control register (0x40145)
8-bit timer 5: P8TS5[2:0] (D[6:4])	P8TON3 (D7)	8-bit timer 4/5 clock control register (0x40145)

Note that the division ratios differ for each timer (see Table 3.2).

Furthermore, the prescaler input clock can be directly supplied to the 8-bit timer by writing "1" to the P8TCPKx bit in the 8-bit timer clock select register (0x40146).

Timer 0 clock selection: P8TCPK0 (D0) / 8-bit timer clock select register (0x40146)

Timer 1 clock selection: P8TCPK1 (D1) / 8-bit timer clock select register (0x40146)

Timer 2 clock selection: P8TCPK2 (D2) / 8-bit timer clock select register (0x40146)

Timer 3 clock selection: P8TCPK3 (D3) / 8-bit timer clock select register (0x40146)

Timer 4 clock selection: P8TCPK4 (D0) / 8-bit timer clock select register (0x40140)

Timer 5 clock selection: P8TCPK5 (D1) / 8-bit timer clock select register (0x40140)

When using the divided clock selected by P8TSx, set P8TCPKx to "0".

Table 3.2 Input Clock Selection

Timer	P8TSx = 7	P8TSx = 6	P8TSx = 5	P8TSx = 4	P8TSx = 3	P8TSx = 2	P8TSx = 1	P8TSx = 0	P8TCPK = 1
Timer 0	fpscin/256	fpscin/128	fpscin/64	fpscin/32	fpscin/16	fpscin/8	fpscin/4	fpscin/2	fpscin/1
Timer 1	fpscin/4096	fpscin/2048	fpscin/1024	fpscin/512	fpscin/256	fpscin/128	fpscin/64	fpscin/32	fpscin/1
Timer 2	fpscin/4096	fpscin/2048	fpscin/64	fpscin/32	fpscin/16	fpscin/8	fpscin/4	fpscin/2	fpscin/1
Timer 3	fpscin/256	fpscin/128	fpscin/64	fpscin/32	fpscin/16	fpscin/8	fpscin/4	fpscin/2	fpscin/1
Timer 4	fpscin/4096	fpscin/2048	fpscin/64	fpscin/32	fpscin/16	fpscin/8	fpscin/4	fpscin/2	fpscin/1
Timer 5	fpscin/256	fpscin/128	fpscin/64	fpscin/32	fpscin/16	fpscin/8	fpscin/4	fpscin/2	fpscin/1

fpscin: Prescaler input clock frequency

The selected clock is output from the prescaler to the 8-bit programmable timer by writing "1" to P8TONx.

Notes: • The 8-bit programmable timer operates only when the prescaler is operating. (Refer to "Prescaler".)

- Do not use a clock that is faster than the CPU operating clock as the 8-bit programmable timer.
- When setting an input clock, make sure the 8-bit programmable timer is turned off.

Setting preset data (initial counter value)

Each timer has an 8-bit down-counter and a reload data register. The reload data register RLDx is used to set the initial value of the down-counter of each timer.

Timer 0 reload data: RLD0[7:0] (D[7:0]) / 8-bit timer 0 reload data register (0x40161)

Timer 1 reload data: RLD1[7:0] (D[7:0]) / 8-bit timer 1 reload data register (0x40165)

Timer 2 reload data: RLD2[7:0] (D[7:0]) / 8-bit timer 2 reload data register (0x40169)

Timer 3 reload data: RLD3[7:0] (D[7:0]) / 8-bit timer 3 reload data register (0x4016D)

Timer 4 reload data: RLD4[7:0] (D[7:0]) / 8-bit timer 4 reload data register (0x40175)

Timer 5 reload data: RLD5[7:0] (D[7:0]) / 8-bit timer 5 reload data register (0x40179)

The reload data registers can be read and written. At initial reset, the reload data registers are not initialized.

The data written to this register is preset in the down-counter, and the counter starts counting down from the preset value.

Data is thus preset in the down-counter in the following two cases:

1. When it is preset in the software

Presetting in the software is performed using the preset control bit PSETx. When this bit is set to "1", the content of the reload data register is loaded into the down-counter at that point.

Timer 0 preset: PSET0 (D1) / 8-bit timer 0 control register (0x40160)

Timer 1 preset: PSET1 (D1) / 8-bit timer 1 control register (0x40164)

Timer 2 preset: PSET2 (D1) / 8-bit timer 2 control register (0x40168)

Timer 3 preset: PSET3 (D1) / 8-bit timer 3 control register (0x4016C)

Timer 4 preset: PSET4 (D1) / 8-bit timer 4 control register (0x40174)

Timer 5 preset: PSET5 (D1) / 8-bit timer 5 control register (0x40178)

2. When the down-counter underflown during counting

Since the reload data is preset in the down-counter upon underflow, its underflow cycle is determined by the value that is set in the reload data register. This underflow signal controls each function described in the preceding section.

Before starting the 8-bit programmable timer, set the initial value in the reload data register and use the PSETx bit to preset the data in the down-counter.

The underflow cycle is determined by the prescaler setting and the reload data. The relationship between these two parameters is expressed by the following equation:

Under flow cycle =
$$\frac{RLDx + 1}{fPSCIN \times pdr}$$
 [sec.]

fPSCIN: Prescaler input clock frequency [Hz]
pdr: Prescaler division ratio set by P8TSx
RLDx: Set value of the RLDx register (0 to 255)

Timer RUN/STOP control

Each timer has a PTRUNx bit to control RUN/STOP.

Timer 0 RUN/STOP control: PTRUN0 (D0) / 8-bit timer 0 control register (0x40160)

Timer 1 RUN/STOP control: PTRUN1 (D0) / 8-bit timer 1 control register (0x40164)

 $Timer\ 2\ RUN/STOP\ control:\ PTRUN2\ (D0)\ /\ 8-bit\ timer\ 2\ control\ register\ (0x40168)$

Timer 3 RUN/STOP control: PTRUN3 (D0) / 8-bit timer 3 control register (0x4016C)

Timer 4 RUN/STOP control: PTRUN4 (D0) / 8-bit timer 4 control register (0x40174) Timer 5 RUN/STOP control: PTRUN5 (D0) / 8-bit timer 5 control register (0x40178)

The timer is initiated to start counting down by writing "1" to PTRUNx. Writing "0" to PTRUNx disables the clock input and causes the timer to stop counting.

This RUN/STOP control does not affect the counter data. Even when the timer has stopped counting, the counter retains its count so that it can start counting again from that point.

When the terminal count is reached and the counter underflows, the initial value is reloaded from the reload data register into the counter.

III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS

When both the timer RUN/STOP control bit (PTRUNx) and the timer preset bit (PSETx) are set to "1" at the same time, the timer starts counting after presetting the reload register value into the counter.




Figure 3.2 Basic Operation Timing of Counter

Reading out counter data

The counter data is read out via a PTDx data buffer. The counter data can be read out at any time.

Timer 0 data: PTD0[7:0] (D[7:0]) / 8-bit timer 0 counter data register (0x40162)

Timer 1 data: PTD1[7:0] (D[7:0]) / 8-bit timer 1 counter data register (0x40166)

Timer 2 data: PTD2[7:0] (D[7:0]) / 8-bit timer 2 counter data register (0x4016A)

Timer 3 data: PTD3[7:0] (D[7:0]) / 8-bit timer 3 counter data register (0x4016E)

Timer 4 data: PTD4[7:0] (D[7:0]) / 8-bit timer 4 counter data register (0x40176)

Timer 5 data: PTD5[7:0] (D[7:0]) / 8-bit timer 5 counter data register (0x4017A)

Control of Clock Output

When outputting an underflow signal of the 8-bit programmable timer to external devices, or when supplying a clock generated by the underflow signal to the serial interface, it is necessary to control the clock output of the timer.

Timer 0 clock output control: PTOUT0 (D2) / 8-bit timer 0 control register (0x40160)

Timer 1 clock output control: PTOUT1 (D2) / 8-bit timer 1 control register (0x40164)

Timer 2 clock output control: PTOUT2 (D2) / 8-bit timer 2 control register (0x40168)

Timer 3 clock output control: PTOUT3 (D2) / 8-bit timer 3 control register (0x4016C)

Timer 4 clock output control: PTOUT4 (D2) / 8-bit timer 4 control register (0x40174)

Timer 5 clock output control: PTOUT5 (D2) / 8-bit timer 5 control register (0x40178)

To output the underflow signal/clock, write "1" to PTOUTx. If an output pin has been set, the underflow signal is output from that pin.

The same applies when timer 2 or 3 has been set as the clock source of the serial interface. A clock generated from the underflow signal by dividing it by 2 is output to the serial interface through this control. The clock output is turned off by writing "0" to PTOUTx, and the external output is fixed at "0" and the internal clock output is fixed at "1". Figure 3.3 shows the waveforms of the output signals.




Figure 3.3 8-Bit Programmable Timer Output Waveform

The underflow signal's pulse width (duration of the high period) is equal to that of the timer's input clock (prescaler's output).

8-bit timer external output (ports P10 to P13 and P50 to P51)

- 1) After an initial reset (cold start), the ports (P10–P13) are set to debug signal putput ports. Also, ports P50 and P51 are set to function as input ports.
- 2) At the stage that ports P10 to P13 and P50 to P51 are set to be 8-bit timer outputs, they will output "0" levels. (That is, the timer outputs will be in the off state.)
- 3) The timer output is left as "0" when the timer output is turned on after setting the input clock and timer initial value
- 4) When an underflow occurs after starting the timer, the port outputs a pulse with the same width as the 8-bit timer input clock pulse (prescaler's output).

8-Bit Programmable Timer Interrupts and DMA

The 8-bit programmable timer has a function to generate an interrupt based on the underflow state of each timer. The timing at which an interrupt is generated is shown in Figure 3.2 in the preceding section.

Control registers of the interrupt controller

Table 3.3 shows the interrupt controller's control register provided for each timer.

Table 3.3	Control Registers of Interrupt Controller	r

Timer	Interrupt factor flag	Interrupt enable register	Interrupt priority register
Timer 0	F8TU0(D0/0x40285)	E8TU0(D0/0x40275)	P8TM[2:0](D[2:0]/0x40269)
Timer 1	F8TU1(D1/0x40285)	E8TU1(D1/0x40275)	
Timer 2	F8TU2(D2/0x40285)	E8TU2(D2/0x40275)	
Timer 3	F8TU3(D3/0x40285)	E8TU3(D3/0x40275)	
Timer 4	F8TU4(D0/0x40288)	E8TU4(D0/0x40278)	
Timer 5	F8TU5(D1/0x40288)	E8TU5(D1/0x40278)	

When the timer underflows, the corresponding interrupt factor flag is set to "1". If the interrupt enable register bit corresponding to that interrupt factor flag has been set to "1", an interrupt request is generated.

An interrupt caused by a timer can be disabled by leaving the interrupt enable register bit for that timer set to "0". The interrupt factor flag is set to "1" whenever the timer underflows, regardless of how the interrupt enable register is set (even when it is set to "0").

The interrupt priority register sets an interrupt priority level (0 to 7) for the four timers as one interrupt source. Within 8-bit programmable timers, timer 0 has the highest priority and timer 3 the lowest. An interrupt request to the CPU is accepted on the condition that no other interrupt request of a higher priority has been generated. It is only when the PSR's IE bit = "1" (interrupts enabled) and the set value of the IL is smaller than the timer interrupt level set by the interrupt priority register, that a timer interrupt request is actually accepted by the CPU.

For details on these interrupt control registers and device operation when an interrupt has occurred, refer to "ITC (Interrupt Controller)".

Intelligent DMA

The underflow interrupt factor of each timer can invoke intelligent DMA (IDMA). This enables memory-to-memory DMA transfers to be performed cyclically.

The following shows the IDMA channel numbers set to each timer:

IDMA channel

Timer 0: 0x13

Timer 1: 0x14

Timer 2: 0x15

Timer 3: 0x16

Timer 4: 0x20 Timer 5: 0x21

For IDMA to be invoked, the IDMA request and IDMA enable bits shown in Table 3.4 must be set to "1" in advance. Transfer conditions, etc. must also be set on the IDMA side in advance.

Table 3.4 Control Bits for IDMA Transfer

Timer	IDMA request bit	IDMA enable bit						
Timer 0	R8TU0(D2/0x40292)	DE8TU0(D2/0x40296)						
Timer 1	R8TU1(D3/0x40292)	DE8TU1(D3/0x40296)						
Timer 2	R8TU2(D4/0x40292)	DE8TU2(D4/0x40296)						
Timer 3	R8TU3(D5/0x40292)	DE8TU3(D5/0x40296)						
Timer 4	R8TU4(D0/0x4029B)	DE8TU4(D0/0x4029C)						
Timer 5	R8TU5(D1/0x4029B)	DE8TU5(D1/0x4029C)						

If the IDMA request and enable bits are set to "1", IDMA is invoked through generation of an interrupt factor. No interrupt request is generated at that point. An interrupt request is generated after the DMA transfer is completed. The registers can also be set so as not to generate an interrupt, with only a DMA transfer performed.

For details on IDMA transfers and interrupt control upon completion of IDMA transfer, refer to "IDMA (Intelligent DMA)".

High-speed DMA

The timer channels 0 to 3 underflow interrupt factors can also be used to start high-speed DMA (HSDMA) operation. The HSDMA channel numbers and trigger setting bits corresponding to the timers are described below.

The following shows the HSDMA channel number and trigger set-up bit corresponding to each timer:

Table 3.5 HSDMA Trigger Set-up Bits

Timer	HSDMA channel	Trigger set-up bits
Timer 0	0	HSD0S[3:0] (D[3:0]) / HSDMA Ch.0/1 trigger set-up register (0x40298)
Timer 1	1	HSD1S[3:0] (D[7:4]) / HSDMA Ch.0/1 trigger set-up register (0x40298)
Timer 2	2	HSD2S[3:0] (D[3:0]) / HSDMA Ch.2/3 trigger set-up register (0x40299)
Timer 3	3	HSD3S[3:0] (D[7:4]) / HSDMA Ch.2/3 trigger set-up register (0x40299)

For HSDMA to be invoked, the trigger set-up bits should be set to "0101" in advance. Transfer conditions, etc. must also be set on the HSDMA side.

If the 8-bit timer is selected as the HSDMA trigger, the HSDMA channel is invoked through generation of the interrupt factor.

For details on HSDMA transfer, refer to "HSDMA (High-Speed DMA)".

Trap vectors

The trap vector addresses for individual underflow interrupt factors are set by default as shown below:

Timer 0 underflow interrupt: 0x0C000D0
Timer 1 underflow interrupt: 0x0C000D4
Timer 2 underflow interrupt: 0x0C000D8
Timer 3 underflow interrupt: 0x0C000DC
Timer 4 underflow interrupt: 0x0C00120
Timer 5 underflow interrupt: 0x0C00124

The base address of the trap table can be changed using the TTBR register (0x48134 to 0x48137).

I/O Memory of 8-Bit Programmable Timers

Table 3.6 shows the control bits of the 8-bit programmable timers.

For details on the I/O memory of the prescaler used to set a clock, refer to "Prescaler".

Table 3.6 Control Bits of 8-Bit Programmable Timer

Register name	Address	Bit	Name	Function		Set	tinç	9	Init.	R/W	Remarks
8-bit timer 0	0040160	D7-3	_	reserved		-			-	_	0 when being read.
control register	(B)	D2	PTOUT0	8-bit timer 0 clock output control	1	On	0	Off	0	R/W	
		D1	PSET0	8-bit timer 0 preset	1	Preset	0	Invalid	-	W	0 when being read.
		D0	PTRUN0	8-bit timer 0 Run/Stop control	1	Run	0	Stop	0	R/W	
8-bit timer 0	0040161	D7	RLD07	8-bit timer 0 reload data		0 to	25	5	Х	R/W	
reload data	(B)	D6	RLD06	RLD07 = MSB					Х		
register		D5	RLD05	RLD00 = LSB					Х		
		D4	RLD04						Х		
		D3	RLD03								
		D2	RLD02								
		D1	RLD01						X		
		D0	RLD00						Х		
8-bit timer 0	0040162	D7	PTD07	8-bit timer 0 counter data	0 to 255				Х	R	
counter data	(B)	D6	PTD06	PTD07 = MSB					Х		
register		D5	PTD05	PTD00 = LSB					Х		
		D4	PTD04						X		
		D3	PTD03						X		
		D2	PTD02						X		
		D1	PTD01						X		
		D0	PTD00						X		
8-bit timer 1	0040164	D7-3	-	reserved		-					0 when being read.
control register	(B)	D2	PTOUT1	8-bit timer 1 clock output control	1	On	0	Off	0	R/W	
		D1	PSET1	8-bit timer 1 preset	1	Preset	0	Invalid	-	W	0 when being read.
		D0	PTRUN1	8-bit timer 1 Run/Stop control	1	Run	0	Stop	0	R/W	
8-bit timer 1	0040165	D7	RLD17	8-bit timer 1 reload data		0 to	25	5	X	R/W	
reload data	(B)	D6	RLD16	RLD17 = MSB					X		
register		D5	RLD15	RLD10 = LSB					X		
		D4	RLD14						X		
		D3	RLD13						X		
		D2	RLD12						X		
		D1	RLD11						X		
		D0	RLD10						Х		
8-bit timer 1	0040166	D7	PTD17	8-bit timer 1 counter data		0 to	25	5	X	R	
counter data	(B)	D6	PTD16	PTD17 = MSB					X		
register		D5	PTD15	PTD10 = LSB					X		
		D4	PTD14						X		
		D3	PTD13						X		
		D2	PTD12						X		
		D1	PTD11						X		
		D0	PTD10	<u> </u>	<u> </u>				X		

Table 3.6 Control Bits of 8-Bit Programmable Timer (continue)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
8-bit timer 2	0040168	D7-3	_	reserved		_			<u> </u>	_	0 when being read.
control register	(B)	D2	PTOUT2	8-bit timer 2 clock output control	1	On	0	Off	0	R/W	o when being read.
	` ′	D1	PSET2	8-bit timer 2 preset	1	Preset	0	Invalid	T -	W	0 when being read.
		D0	PTRUN2	8-bit timer 2 Run/Stop control	1	Run	0	Stop	0	R/W	, and the second
8-bit timer 2	0040169	D7	RLD27	8-bit timer 2 reload data		0 to :	25	5	Х	R/W	
reload data	(B)	D6	RLD26	RLD27 = MSB					X		
register	` ′	D5	RLD25	RLD20 = LSB					Х		
		D4	RLD24						Х		
		D3	RLD23						Х		
		D2	RLD22						Х		
		D1	RLD21						Х		
		D0	RLD20						Х		
8-bit timer 2	004016A	D7	PTD27	8-bit timer 2 counter data	0 to 255				Х	R	
counter data	(B)	D6	PTD26	PTD27 = MSB					Х		
register		D5	PTD25	PTD20 = LSB					Х		
		D4	PTD24						X		
		D3	PTD23						X		
		D2	PTD22						X		
		D1	PTD21						X		
	0045:55	D0	PTD20		H				X		
8-bit timer 3	004016C	D7-3	-	reserved	_	-		0"	-	-	0 when being read.
control register	(B)	D2	PTOUT3	8-bit timer 3 clock output control 8-bit timer 3 preset	1	On Preset		Off Invalid	0	R/W	O whon hoing rood
		D1	PSET3		_	Run			_	W	0 when being read.
		D0	PTRUN3	8-bit timer 3 Run/Stop control	1			Stop	0	R/W	
8-bit timer 3	004016D	D7	RLD37 RLD36	8-bit timer 3 reload data		0 to :	25)	X	R/W	
reload data	(B)	D6 D5	RLD35	RLD37 = MSB RLD30 = LSB					X		
register		D3	RLD33	REDSU = LSB					x		
		D3	RLD33						x		
		D2	RLD32						X		
		D1	RLD31						X		
		D0	RLD30						Х		
8-bit timer 3	004016E	D7	PTD37	8-bit timer 3 counter data		0 to :	25!	5	Х	R	
counter data	(B)	D6	PTD36	PTD37 = MSB				-	X		
register	` ´	D5	PTD35	PTD30 = LSB					Х		
		D4	PTD34						Х		
		D3	PTD33						Х		
		D2	PTD32						Х		
		D1	PTD31						Х		
		D0	PTD30						Х		
8-bit timer 4	0040174	D7-3	-	reserved			_			-	0 when being read.
control register	(B)	D2	PTOUT4	8-bit timer 4 clock output control	1			Off	0	R/W	
		D1	PSET4	8-bit timer 4 preset	1	Preset	0	Invalid	<u> </u>	W	0 when being read.
		D0	PTRUN4	8-bit timer 4 Run/Stop control	1	Run	0	Stop	0	R/W	
8-bit timer 4	0040175	D7	RLD47	8-bit timer 4 reload data		0 to :	25	5	X	R/W	
reload data	(B)	D6	RLD46	RLD47 = MSB					X		
register		D5	RLD45	RLD40 = LSB					X		
		D4	RLD44						X		
		D3 D2	RLD43 RLD42						X		
		D2 D1	RLD42						×		
		D0	RLD40						X		
8-bit timer 4	0040176	D7	PTD47	8-bit timer 4 counter data		0 to :	251		X	R	
counter data		D6	PTD47	PTD47 = MSB		0 10 .	20:	,	x	"	
- Junior uata	(K)	1 20		PTD40 = LSB					x		
register	(B)	D5	PTD45		l				ı ^	Ì	I
register	(B)	D5 D4	PTD45 PTD44						X		
register	(B)		_						X		
register	(B)	D4	PTD44								
register	(B)	D4 D3	PTD44 PTD43						Х		
register	(B)	D4 D3 D2	PTD44 PTD43 PTD42						X X		
register 8-bit timer 5	0040178	D4 D3 D2 D1	PTD44 PTD43 PTD42 PTD41 PTD40	reserved			-		X X X	_	0 when being read.
, and the second		D4 D3 D2 D1 D0	PTD44 PTD43 PTD42 PTD41 PTD40	reserved 8-bit timer 5 clock output control	1		0	Off	X X X	_ R/W	0 when being read.
8-bit timer 5	0040178	D4 D3 D2 D1 D0	PTD44 PTD43 PTD42 PTD41 PTD40		_			Off Invalid	X X X X	- R/W W	0 when being read. 0 when being read.
8-bit timer 5	0040178	D4 D3 D2 D1 D0 D7–3	PTD44 PTD43 PTD42 PTD41 PTD40 - PTOUT5	8-bit timer 5 clock output control	1	Preset	0		X X X X		

Table 3.6 Control Bits of 8-Bit Programmable Timer (continue)

				Control Bits of 8-Bit Programmable Timer (continu							
Register name	Address	Bit	Name	Function	L	Set	ting	9	Init.	R/W	Remarks
8-bit timer 5	0040179	D7	RLD57	8-bit timer 5 reload data		0 to	25	5	Х	R/W	
reload data	(B)	D6	RLD56	RLD57 = MSB					Χ		
register		D5	RLD55	RLD50 = LSB					Χ		
		D4	RLD54						Х		
		D3	RLD53								
		D2	RLD52						Х		
		D1	RLD51						Х		
		D0	RLD50						Х		
8-bit timer 5	004017A	D7	PTD57	8-bit timer 5 counter data	T	0 to	25	5	Х	R	
counter data	(B)	D6	PTD56	PTD57 = MSB					Х		
register	(-)	D5	PTD55	PTD50 = LSB					X		
		D4	PTD54						Х		
		D3	PTD53						X		
		D2	PTD52						Х		
		D1	PTD51						Х		
		D0	PTD50						Х		
8-bit timer,	0040269	D7	_	reserved	T		_		_	_	0 when being read.
serial I/F Ch.0	(B)	D6	PSIO02	Serial interface Ch.0	H	0 to 7			Х	R/W	o when being read.
interrupt	(-)	D5	PSIO01	interrupt level		3 (X		
priority register		D4	PSIO00						X		
,,		D3	-	reserved	T		_		_	-	0 when being read.
		D2	P8TM2	8-bit timer 0–5 interrupt level	T	0 t	0 7		Х	R/W	3
		D1	P8TM1				0 10 7		X		
		D0	P8TM0						X		
8-bit timer	0040275	D7-4	İ_	reserved	Ħ		_		_	<u> </u>	0 when being read.
interrupt	(B)	D3	E8TU3	8-bit timer 3 underflow	1	Enabled	0	Disabled	0	R/W	o when being read.
enable register	(-)	D2	E8TU2	8-bit timer 2 underflow	i i	2.100.00	ľ	Dioabioa	0	R/W	
onable regions.		D1	E8TU1	8-bit timer 1 underflow	i				0	R/W	
		D0	E8TU0	8-bit timer 0 underflow	1				0	R/W	
8-bit timer	0040278	D7-2		reserved	Ħ		_		_	_	0 when being read.
interrupt	(B)	D1	E8TU1	8-bit timer 5 underflow	1	Enabled	0	Disabled	0	R/W	o when being read.
enable register	(-)	D0	E8TU0	8-bit timer 4 underflow	ľ	21.00.00	ľ	Disabled	0	R/W	
8-bit timer	0040285	D7-4		reserved	H	l	_		_		0 when being read.
interrupt factor	(B)	D7-4	F8TU3	8-bit timer 3 underflow	1	Factor is	_ I	No factor is	X	R/W	o when being read.
flag register	(6)	D3	F8TU2	8-bit timer 2 underflow	┤	generated	١٠	generated	X	R/W	
nag regiotei		D1	F8TU1	8-bit timer 1 underflow	1	gonoratoa		generated	X	R/W	
		D0	F8TU0	8-bit timer 0 underflow	i				X	R/W	
8-bit timer	0040288	D7-2	_	reserved	H		_		_	<u> </u>	0 when being read.
interrupt factor	(B)	D1-2	E8TU1	8-bit timer 5 underflow	1	Factor is	_ _	No factor is	X	R/W	o when being read.
flag register	(5)	D0	E8TU0	8-bit timer 4 underflow	Ι΄	generated	ľ	generated	X	R/W	
16-bit timer 5,	0040292	D7	RSTX0	SIF Ch.0 transmit buffer empty	1	IDMA	<u> </u>	Interrupt	0	R/W	
8-bit timer,	(B)	D6	RSRX0	SIF Ch.0 transmit buffer full	┨'	request	١	request	0	R/W	
serial I/F Ch.0	(6)	D5	R8TU3	8-bit timer 3 underflow	ł	request		request	0	R/W	
IDMA request		D3	R8TU2	8-bit timer 2 underflow	1				0	R/W	
register		D3	R8TU1	8-bit timer 1 underflow	1				0	R/W	
3		D2	R8TU0	8-bit timer 0 underflow	1				0	R/W	
		D1	R16TC5	16-bit timer 5 comparison A	1				0	R/W	
		D0	R16TU5	16-bit timer 5 comparison B	1				0	R/W	
16-bit timer 5,	0040296	D7	DESTX0	SIF Ch.0 transmit buffer empty	1	IDMA	n	IDMA	0	R/W	
8-bit timer,	(B)	D6	DESRX0	SIF Ch.0 receive buffer full	ĺ.	enabled	ľ	disabled	0	R/W	
serial I/F Ch.0	\-',	D5	DE8TU3	8-bit timer 3 underflow	1				0	R/W	
IDMA enable		D4	DE8TU2	8-bit timer 2 underflow	1		1		0	R/W	1
register		D3	DE8TU1	8-bit timer 1 underflow	1		1		0	R/W	1
_		D2	DE8TU0	8-bit timer 0 underflow	1				0	R/W	
		D1	DE16TC5	16-bit timer 5 comparison A			1		0	R/W	
		D0	DE16TU5	16-bit timer 5 comparison B	L				0	R/W	
8-bit timer 4-5	004029B	D7-6	-	reserved	Ĺ				_		0 when being read.
serial I/F Ch.2/3	(B)	D5	RSTX3	SIF Ch.3 transmit buffer empty	1	IDMA	0	Interrupt	0	R/W	
IDMA request		D4	RSRX3	SIF Ch.3 receive buffer full		request		request	0	R/W	
register		D3	RSTX2	SIF Ch.2 transmit buffer empty					0	R/W	
		D2	RSRX2	SIF Ch.2 receive buffer full					0	R/W	
		D1	R8TU5	8-bit timer 5 underflow					0	R/W	
		D0	R8TU4	8-bit timer 4 underflow	L		L		0	R/W	
					_		-				

Table 3.6 Control Bits of 8-Bit Programmable Timer (continue)

Register name	Address	Bit	Name	Function	Setting			9	Init.	R/W	Remarks
8-bit timer 4-5	004029C	D7-6	-	reserved					_	_	0 when being read.
serial I/F Ch.2/3	(B)	D5	DESTX3	SIF Ch.3 transmit buffer empty	1	IDMA	0	IDMA	0	R/W	
IDMA enable		D4	DESRX3	SIF Ch.3 receive buffer full		enabled		disabled	0	R/W	
register		D3	DESTX2	SIF Ch.2 transmit buffer empty					0	R/W	
		D2	DESRX2	SIF Ch.2 receive buffer full]				0	R/W	
		D1	DE8TU5	8-bit timer 5 underflow					0	R/W	
		D0	DE8TU4	8-bit timer 4 underflow					0	R/W	
P1 function	00402D4	D7	-	reserved					-	_	0 when being read.
select register	(B)	D6	CFP16	P16 function selection	1	EXCL5 #DMAEND1	0	P16	0	R/W	
		D5	CFP15	P15 function selection	1	EXCL4 #DMAEND0	0	P15	0	R/W	
		D4	CFP14	P14 function selection	1	FOSC1	0	P14	0	R/W	Extended functions (0x402DF)
		D3	CFP13	P13 function selection	1	EXCL3 T8UF3	0	P13	0	R/W	
		D2	CFP12	P12 function selection	1	EXCL2 T8UF2	0	P12	0	R/W	
		D1	CFP11	P11 function selection	1	EXCL1 T8UF1	0	P11	0	R/W	
		D0	CFP10	P10 function selection	1	EXCL0 T8UF0	0	P10	0	R/W	
P1 I/O control	00402D6	D7	-	reserved			-		-	_	0 when being read.
register	(B)	D6	IOC16	P16 I/O control	1	Output	0	Input	0	R/W	
		D5	IOC15	P15 I/O control					0	R/W	
		D4	IOC14	P14 I/O control					0	R/W	
		D3	IOC13	P13 I/O control]				0	R/W	
		D2	IOC12	P12 I/O control]				0	R/W	
		D1	IOC11	P11 I/O control	1				0	R/W	
		D0	IOC10	P10 I/O control					0	R/W	
Port function	00402DF	D7	CFEX7	P07 port extended function	1	#DMAEND3	_	P07, etc.	0	R/W	
extension	(B)	D6	CFEX6	P06 port extended function	1	#DMAACK3	0	P06, etc.	0	R/W	
register		D5	CFEX5	P05 port extended function	1	#DMAEND2	0	P05, etc.	0	R/W	
		D4	CFEX4	P04 port extended function	1	#DMAACK2	0	P04, etc.	0	R/W	
		D3	CFEX3	P31 port extended function	1	#GARD	0	P31, etc.	0	R/W	
		D2	CFEX2	P21 port extended function	1	#GAAS	0	P21, etc.	0	R/W	
		D1	CFEX1	P10, P11, P13 port extended	1	DST0	0	P10, etc.	1	R/W	
				function		DST1		P11, etc.			
			OFFVO	D40 D44	Ļ	DPC0	_	P13, etc.		Dati	
		D0	CFEX0	P12, P14 port extended function	1	DST2 DCLK	0	P12, etc. P14, etc.	1	R/W	
P5 function	0040303	D7-2	<u> </u>	reserved	Ħ			,,	_	 	0 when being read.
select register	(B)	D1-2	CFP51	P51 function selection	1	T8UF5	0	P51	0	R/W	o when being read.
Sciect register	(5)	D0	CFP50	P50 function selection	1	T8UF4	_	P50	0	R/W	1
		DU	CFP3U	F30 function selection	П	100F4	Lu	F30	U	IK/VV	

CFP13–CFP10: P1[3:0] pin function selection (D[3:0]) / P1 function select register (0x402D4) **CFP51–CFP50**: P5[1:0] pin function selection (D[1:0]) / P5 function select register (0x40303)

Selects the pin that is used to output a timer underflow signal to external devices.

Write "1": Underflow signal output pin

Write "0": I/O port pin Read: Valid

Select the pins to be used as timer underflow signal external outputs from P10 to P13 and P50 to P51 by writing "1" values to CFP10 to CFP13 and CFP50 to CFP51. P10 to P13 correspond to timers 0 to 3, and P50 and P51 correspond to timers 4 and 5.

If "0" is written to CFP1x, the pin is set for an I/O port.

At cold start, CFP1x is set to "0" (I/O port). At hot start, the bit retains its state from prior to the initial reset.

IOC13-IOC10: P1[3:0] port I/O control (D[3:0]) / P1 I/O control register (0x402D6)

Sets input or output mode for P10 through P13.

Write "1": Output mode Write "0": Input mode Read: Valid

If a pin chosen from among P10 through P13 is used to output an underflow signal, write "1" to the corresponding I/O control bit to set it to output mode. If the pin is set to input mode, even if its CFP1x is set to "1", it functions as the event counter input pin of a 16-bit programmable timer cannot be used to output a timer underflow signal. At cold start, IOC1x is set to "0" (input mode). At hot start, the bit retains its state from prior to the initial reset.

CFEX1: P10, P11, P13 port extended function (D1) / Port function extension register (0x402DF) **CFEX0**: P12, P14 port extended function (D0) / Port function extension register (0x402DF)

Sets whether the function of an I/O-port pin is to be extended.

Write "1": Function-extended pin
Write "0": I/O-port/peripheral-circuit pin

Read: Valid

When CFEX[1:0] is set to "1", the P13–P10 ports function as debug signal output ports. When CFEX[1:0] = "0", the CFP1[3:0] bit becomes effective, so the settings of these bits determine whether the P13–P10 ports function as I/O port s or timer underflow signal output ports.

At cold start, CFEX[1:0] is set to "1" (function-extended pins). At hot start, CFEX[1:0] retains its state from prior to the initial reset.

RLD07-RLD00: Timer 0 reload data (D[7:0]) / 8-bit timer 0 reload data register (0x40161)

RLD17-RLD10: Timer 1 reload data (D[7:0]) / 8-bit timer 1 reload data register (0x40165)

RLD27-RLD20: Timer 2 reload data (D[7:0]) / 8-bit timer 2 reload data register (0x40169)

RLD37-RLD30: Timer 3 reload data (D[7:0]) / 8-bit timer 3 reload data register (0x4016D)

RLD47-RLD40: Timer 4 reload data (D[7:0]) / 8-bit timer 4 reload data register (0x40175)

RLD57-RLD50: Timer 5 reload data (D[7:0]) / 8-bit timer 5 reload data register (0x40179)

Set the initial counter value of each timer.

The reload data set in this register is loaded into each counter, and the counter starts counting down beginning with this data, which is used as the initial count.

There are two cases in which the reload data is loaded into the counter: when data is preset after "1" is written to PSETx, or when data is automatically reloaded upon counter underflow.

At initial reset, RLD is not initialized.

PTD07–PTD00: Timer 0 counter data (D[7:0]) / 8-bit timer 0 counter data (0x40162)
PTD17–PTD10: Timer 1 counter data (D[7:0]) / 8-bit timer 1 counter data (0x40166)
PTD27–PTD20: Timer 2 counter data (D[7:0]) / 8-bit timer 2 counter data (0x4016A)
PTD37–PTD30: Timer 3 counter data (D[7:0]) / 8-bit timer 3 counter data (0x4016E)
PTD47–PTD40: Timer 4 counter data (D[7:0]) / 8-bit timer 4 counter data (0x40176)
PTD57–PTD50: Timer 4 counter data (D[7:0]) / 8-bit timer 5 counter data (0x4017A)

The 8-bit programmable timer data can be read out from these bits.

These bits function as buffers that retain the counter data when read out, enabling the data to be read out at any time. At initial reset, PTD is not initialized.

```
PSET0: Timer 0 preset (D1) / 8-bit timer 0 control register (0x40160)
PSET1: Timer 1 preset (D1) / 8-bit timer 1 control register (0x40164)
PSET2: Timer 2 preset (D1) / 8-bit timer 2 control register (0x40168)
PSET3: Timer 3 preset (D1) / 8-bit timer 3 control register (0x4016C)
PSET4: Timer 4 preset (D1) / 8-bit timer 4 control register (0x40174)
PSET5: Timer 5 preset (D1) / 8-bit timer 5 control register (0x40178)
```

Preset the reload data in the counter.

Write "1": Preset Write "0": Invalid Read: Always "0"

The reload data of RLDx is preset in the counter of timer x by writing "1" to PSETx. If the counter is preset when in a RUN state, the counter starts counting immediately after the reload data is preset.

If the counter is preset when in a STOP state, the reload data that has been preset is retained.

Writing "0" results in No Operation.

Since PSETx is a write-only bit, its content when read is always "0".

```
PTRUN0: Timer 0 RUN/STOP control (D0) / 8-bit timer 0 control register (0x40160)
PTRUN1: Timer 1 RUN/STOP control (D0) / 8-bit timer 1 control register (0x40164)
PTRUN2: Timer 2 RUN/STOP control (D0) / 8-bit timer 2 control register (0x40168)
PTRUN3: Timer 3 RUN/STOP control (D0) / 8-bit timer 3 control register (0x4016C)
PTRUN4: Timer 4 RUN/STOP control (D0) / 8-bit timer 4 control register (0x40174)
PTRUN5: Timer 5 RUN/STOP control (D0) / 8-bit timer 5 control register (0x40178)
```

Controls the counter's RUN/STOP states.

Write "1": RUN Write "0": STOP Read: Valid

The counter of each timer starts counting down when "1" written to PTRUNx, and stops counting when "0" is written

While in a STOP state, the counter retains its count until it is preset with reload data or placed in a RUN state. When the state is changed from STOP to RUN, the counter can restart counting beginning with the retained count. At initial reset, PTRUNx is set to "0" (STOP).

```
PTOUT0: Timer 0 clock output control register (D2) / 8-bit timer 0 control register (0x40160)
PTOUT1: Timer 1 clock output control register (D2) / 8-bit timer 1 control register (0x40164)
PTOUT2: Timer 2 clock output control register (D2) / 8-bit timer 2 control register (0x40168)
PTOUT3: Timer 3 clock output control register (D2) / 8-bit timer 3 control register (0x4016C)
PTOUT4: Timer 4 clock output control register (D2) / 8-bit timer 4 control register (0x40174)
PTOUT5: Timer 5 clock output control register (D2) / 8-bit timer 5 control register (0x40178)
```

Controls the clock output of each timer.

Write "1": On Write "0": Off Read: Valid

The underflow signal of timer x is output from the external output pin set by CFP1x by writing "1" to PTOUTx. When using timer 2 to 5 as the clock source of the serial interface, a clock generated from the underflow signal by dividing it by 2 is output to the corresponding channel of the serial interface.

The clock output is turned off by writing "0" to PTOUT, and the external output is fixed at "0" and the internal clock output is fixed at "1".

At initial reset, PTOUT is set to "0" (off).

P8TM2-P8TM0: 8-bit timer interrupt level (D[2:0]) / 8-bit timer, serial I/F Ch.0 interrupt priority register (0x40269)

Set the priority level of the 8-bit programmable timer interrupt in the range of 0 to 7.

At initial reset, the content of the P8TM register becomes indeterminate.

```
E8TU0: Timer 0 interrupt enable (D0) / 8-bit timer interrupt enable register (0x40275)
```

E8TU1: Timer 1 interrupt enable (D1) / 8-bit timer interrupt enable register (0x40275)

E8TU2: Timer 2 interrupt enable (D2) / 8-bit timer interrupt enable register (0x40275)

E8TU3: Timer 3 interrupt enable (D3) / 8-bit timer interrupt enable register (0x40275)

E8TU4: Timer 4 interrupt enable (D0) / 8-bit timer interrupt enable register (0x40278)

E8TU5: Timer 5 interrupt enable (D1) / 8-bit timer interrupt enable register (0x40278)

Enables or disables generation of an interrupt to the CPU.

Write "1": Interrupt enabled Write "0": Interrupt disabled

Read: Valid

E8TUx is the interrupt enable bit which controls the interrupt generated by each timer. The interrupt set to "1" by this bit is enabled, and the interrupt set to "0" by this bit is disabled.

At initial reset, E8TUx is set to "0" (interrupt disabled).

```
F8TU0: Timer 0 interrupt factor flag (D0) / 8-bit timer interrupt factor flag register (0x40285)
```

F8TU1: Timer 1 interrupt factor flag (D1) / 8-bit timer interrupt factor flag register (0x40285)

F8TU2: Timer 2 interrupt factor flag (D2) / 8-bit timer interrupt factor flag register (0x40285)

F8TU3: Timer 3 interrupt factor flag (D3) / 8-bit timer interrupt factor flag register (0x40285)

F8TU4: Timer 4 interrupt factor flag (D0) / 8-bit timer interrupt factor flag register (0x40288)

F8TU5: Timer 5 interrupt factor flag (D1) / 8-bit timer interrupt factor flag register (0x40288)

Indicates the interrupt generation status of the 8-bit programmable timer.

When read

Read "1": Interrupt factor has occurred Read "0": No interrupt factor has occurred

When written using the reset-only method (default)

Write "1": Interrupt factor flag is reset

Write "0": Invalid

When written using the read/write method

Write "1": Interrupt flag is set Write "0": Interrupt flag is reset

F8TUx is the interrupt factor flag corresponding to each timer. It is set to "1" when the counter underflows.

At this time, if the following conditions are met, an interrupt to the CPU is generated:

- 1. The corresponding interrupt enable register bit is set to "1".
- 2. No other interrupt request of a higher priority has been generated.
- 3. The IE bit of the PSR is set to "1" (interrupts enabled).
- 4. The value set in the corresponding interrupt priority register is higher than the interrupt level (IL) of the CPU. When using the interrupt factor of the 8-bit programmable timer to request IDMA, note that even when the above conditions are met, no interrupt request to the CPU is generated for the interrupt factor that has occurred. If interrupts are enabled at the setting of IDMA, an interrupt is generated under the above conditions after the data transfer by IDMA is completed.

The interrupt factor flag is set to "1" whenever interrupt generation conditions are met, regardless of how the interrupt enable and interrupt priority registers are set.

If the next interrupt is to be accepted after an interrupt has occurred, it is necessary that the interrupt factor flag be reset, and that the PSR be set again (by setting the IE bit to "1" after setting the IL to a value lower than the level indicated by the interrupt priority register, or by executing the reti instruction).

The interrupt factor flag can be reset only by writing to it in the software. Note that if the PSR is set again to accept interrupts generated (or if the reti instruction is executed) without resetting the interrupt factor flag, the same interrupt occurs again. Note also that the value to be written to reset the flag is "1" when the reset-only method (RSTONLY = "1") is used, and "0" when the read/write method (RSTONLY = "0") is used.

At initial reset, the content of F8TUx becomes indeterminate, so be sure to reset it in the software.

R8TU0: Timer 0 IDMA request (D2) / 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA request register (0x40292)
R8TU1: Timer 1 IDMA request (D3) / 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA request register (0x40292)
R8TU2: Timer 2 IDMA request (D4) / 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA request register (0x40292)
R8TU3: Timer 3 IDMA request (D5) / 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA request register (0x40292)
R8TU4: Timer 4 IDMA request (D0) / 8-bit timer 4-5, serial I/F Ch.2/3 IDMA request register (0x4029B)
R8TU5: Timer 5 IDMA request (D1) / 8-bit timer 4-5, serial I/F Ch.2/3 IDMA request register (0x4029B)

Specifies whether IDMA is to be invoked at the occurrence of an interrupt factor.

When using the set-only method (default)

Write "1": IDMA request Write "0": Not changed Read: Valid

When using the read/write method

Write "1": IDMA request
Write "0": Interrupt request

Read: Valid

R8TUx is the IDMA request bit for each timer. If this bit is set to "1", IDMA can be invoked when an interrupt factor occurs, and thus programmed data transfers are performed. If the bit is set to "0", normal interrupt processing is performed and IDMA is not invoked.

For details on IDMA, refer to "IDMA (Intelligent DMA)".

At initial reset, R8TUx is set to "0" (interrupt request).

DE8TU0: Timer 0 IDMA enable (D2) / 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable register (0x40296)
DE8TU1: Timer 1 IDMA enable (D3) / 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable register (0x40296)
DE8TU2: Timer 2 IDMA enable (D4) / 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable register (0x40296)
DE8TU3: Timer 3 IDMA enable (D5) / 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable register (0x40296)
DE8TU4: Timer 4 IDMA enable (D0) / 8-bit timer 4-5, serial I/F Ch.2/3 IDMA enable register (0x4029C)
DE8TU5: Timer 5 IDMA enable (D1) / 8-bit timer 4-5, serial I/F Ch.2/3 IDMA enable register (0x4029C)

Enables IDMA transfer by means of an interrupt factor.

When using the set-only method (default)

Write "1": IDMA enabled Write "0": Not changed Read: Valid

When using the read/write method

Write "1": IDMA enabled Write "0": IDMA disabled

Read: Valid

If DE8TUx is set to "1", the IDMA request by the interrupt factor is enabled. If the register bit is set to "0", the IDMA request is disabled.

After an initial reset, DE8TUx is set to "0" (IDMA disabled).

Programming Notes

- (1) The 8-bit programmable timer operates only when the prescaler is operating.
- (2) Do not use a clock that is faster than the CPU operating clock for the 8-bit programmable timer.
- (3) When setting an input clock, make sure the 8-bit programmable timer is turned off.
- (4) Since the underflow interrupt condition and the timer output status are undefined after an initial reset, the counter initial value should be set to the 8-bit timer before resetting the interrupt factor flag or turning the timer output on.
- (5) After an initial reset, the interrupt factor flag (F8TUx) becomes indeterminate. To prevent generation of an unwanted interrupt or IDMA request, be sure to reset this flag in the software.
- (6) To prevent another interrupt from being generated again by the same factor after an interrupt has occurred, be sure to reset the interrupt factor flag (F8TUx) before setting the PSR again or executing the reti instruction.

III-4 16-BIT PROGRAMMABLE TIMERS

Configuration of 16-Bit Programmable Timer

The Peripheral Block contains ten systems of 16-bit programmable timers (timers 0 to 9). They also have an event counter function using an I/O port pin.

Note: On the following pages, each timer is identified as timer x (x = 0 to 9). The functions and control register structures of 16-bit programmable timers 0 to 9 are the same. Control bit names are assigned numerals "0" to "9" denoting timer numbers. Since explanations are common to all timers, timer numbers are represented by "x" unless it is necessary to specify a timer number.

Figure 4.1 shows the structure of one channel of the 16-bit programmable timer.




Figure 4.1 Structure of 16-Bit Programmable Timer

In each timer, a 16-bit up-counter (TCx), as well as two 16-bit comparison data registers (CRxA, CRxB) and their buffers (CRBxA, CRBxB), are provided.

The 16-bit counter can be reset to "0" by software and counts up using the prescaler output clock or an external signal input from the I/O port. The counter value can be read by software.

The comparison data registers A and B are used to store the data to be compared with the content of the up-counter. This register can be directly read and written. Furthermore, comparison data can be set via the comparison register buffer. In this case, the set value is loaded to the comparison data register when the counter is reset by the comparison match B signal or software (by writing "1" to PRESETx bit). The software can select whether comparison data is written to the comparison data register or the buffer.

When the counter value matches to the content of each comparison data register, the comparator outputs a signal that controls the interrupt and the output signal. Thus the registers allow interrupt generating intervals and the timer's output clock frequency and duty ratio to be programmed.

I/O Pins of 16-Bit Programmable Timers

Table 4.1 shows the input/output pins used for the 16-bit programmable timers.

Table 4.1 I/O Pins of 16-Bit Programmable Timer

Pin name	I/O	Function	Function select bit
P10/EXCL0/	I/O	I/O port / 16-bit timer 0 event counter input (I) /	CFP10(D0)/P1 function select register(0x402D4)
T8UF0/DST0		8-bit timer 0 output (O) / DST0 output (Ex)	CFEX1(D1)/Port function extension register(0x402DF)
P11/EXCL1/	I/O	I/O port / 16-bit timer 1 event counter input (I) /	CFP11(D1)/P1 function select register(0x402D4)
T8UF1/DST1		8-bit timer 1 output (O) / DST1 output (Ex)	CFEX1(D1)/Port function extension register(0x402DF)
P12/EXCL2/	I/O	I/O port / 16-bit timer 2 event counter input (I) /	CFP12(D2)/P1 function select register(0x402D4)
T8UF2/DST2		8-bit timer 2 output (O) / DST2 output (Ex)	CFEX0(D0)/Port function extension register(0x402DF)
P13/EXCL3/	I/O	I/O port / 16-bit timer 3 event counter input (I) /	CFP13(D3)/P1 function select register(0x402D4)
T8UF3/DPCO		8-bit timer 3 output (O) / DPCO output (Ex)	CFEX1(D1)/Port function extension register(0x402DF)
P15/EXCL4	I/O	I/O port / 16-bit timer 4 event counter input (I) /	CFP15(D5)/P1 function select register(0x402D4)
/#DMAEND0		High-speed DMA Ch.0 end signal output (O)	
P16/EXCL5	I/O	I/O port / 16-bit timer 5 event counter input (I) /	CFP16(D6)/P1 function select register(0x402D4)
/#DMAEND1		High-speed DMA Ch.1 end signal output (O)	
P80/EXCL6	I/O	I/O port / 16-bit timer 6 event counter input	CFP80(D0)/P8 function select register(0x4030D)
P81/EXCL7	I/O	I/O port / 16-bit timer 7 event counter input	CFP81(D1)/P8 function select register(0x4030D)
P82/EXCL8	I/O	I/O port / 16-bit timer 8 event counter input	CFP82(D2)/P8 function select register(0x4030D)
P83/EXCL9	I/O	I/O port / 16-bit timer 9 event counter input	CFP83(D3)/P8 function select register(0x4030D)
P22/TM0	I/O	I/O port / 16-bit timer 0 output	CFP22(D2)/P8 function select register(0x402D8)
P23/TM1	I/O	I/O port / 16-bit timer 1 output	CFP23(D3)/P2 function select register(0x402D8)
P24/TM2	I/O	I/O port / 16-bit timer 2 output	CFP24(D4)/P2 function select register(0x402D8)
P25/TM3	I/O	I/O port / 16-bit timer 3 output	CFP25(D5)/P2 function select register(0x402D8)
P26/TM4	I/O	I/O port / 16-bit timer 4 output	CFP26(D6)/P2 function select register(0x402D8)
P27/TM5	I/O	I/O port / 16-bit timer 5 output	CFP27(D7)/P2 function select register(0x402D8)
P84/TM6	I/O	I/O port / 16-bit timer 6 output	CFP84(D4)/P8 function select register(0x4030D)
P85/TM7	I/O	I/O port / 16-bit timer 7 output	CFP85(D5)/P8 function select register(0x4030D)
P86/TM8	I/O	I/O port / 16-bit timer 8 output	CFP86(D6)/P8 function select register(0x4030D)
P87/TM9	I/O	I/O port / 16-bit timer 9 output	CFP87(D7)/P8 function select register(0x4030D)

(I): Input mode, (O): Output mode, (Ex): Extended function

TMx (output pin of the 16-bit programmable timer)

This pin outputs a clock generated by the timer x.

EXCLx (event counter input pin)

When using the timer x as an event counter, input count pulses from an external source to this pin.

How to set the input/output pins of 16-bit programmable timers

All clock output pins used by the 16-bit programmable timers are shared with I/O ports. At cold start, all these pins are set for the I/O port pins P2x (function select bit CFP2x = "0"), and go into high-impedance.

When using the clock output function of the 16-bit programmable timer, select the desired timer and write "1" to the function select bit CFP2x for the corresponding pin. At hot start, these pins retain their status before from prior to the reset.

All event-counter input pins are also shared with I/O-ports. At cold start, channels 0 to 5 are set up as debug signal output pins (the port function expansion bits CFX[1:0] are set to "1"). When using the event counter function, select the desired timer and write "1" to the function select bit CFP1x and write "0" to the function select bit CFEXx for the corresponding pin.

Note that these pins are also shared with output pins for the 8-bit programmer timers, etc. When the input/output pins are set in input mode, they function as event counter inputs. Therefore, it is necessary to set the I/O port's I/O control bit IOC1x to "0" in advance. At cold start, these pins are set in input mode. Channels 6 to 9 function as event input pins when "1" is written to the corresponding CFPx. At hot start, the states of these register prior to the reset are retained.

Uses of 16-Bit Programmable Timers

The up-counters of the 16-bit programmable timer cyclically output a comparison-match signal in accordance with the comparison data that are set in the software. This signal is used to generate an interrupt request to the CPU or control the internal peripheral circuits. A clock generated from the signal can also be output to external devices.

CPU interrupt request/IDMA invocation request

Each timer's comparison match (matching of counter and comparison data) can be used as an interrupt factor to generate an interrupt request to the CPU. Therefore, an interrupt can be generated at an interval that is set in the software.

Furthermore, this interrupt factor can also be used to invoke IDMA or HSDMA.

Clock output to external devices

A clock generated from the comparison-match signal can be output from the chip to the outside. The clock cycle is determined by comparison data B, and the duty ratio is determined by comparison data A. This output can be used to control external devices. The output pins of each timer are described in the preceding section.

A/D converter start trigger

The A/D converter allows a trigger to start the A/D conversion to be selected from among four available types. One is the comparison-match B of the 16-bit programmable timer 0. This makes it possible to perform the A/D conversion at programmable intervals.

To use this function, write "01" to the A/D converter control TS[1:0] (D[4:3]) / A/D trigger register (0x40242) to select the 16-bit programmable timer 0 as the trigger.

Watchdog timer

The 16-bit programmable timer 0 can be used as a watchdog timer to monitor CPU crash. In this case, the comparison-match B of this timer serves as an NMI request signal to the CPU.

To use this function, write "1" to the watchdog timer control bit EWD (D1)/Watchdog timer enable register (0x40171) to enable the NMI. For details on how to control the watchdog timer, refer to "Watchdog Timer".

Control and Operation of 16-Bit Programmable Timer

The following settings must first be made before the 16-bit programmable timer starts counting:

- 1. Setting pins for input/output (only when necessary)
- 2. Setting input clock
- 3. Selecting comparison data register/buffer
- 4. Setting clock output conditions (signal active level, fine mode)
- 5. Setting comparison data
- 6. Setting interrupt/IDMA

For details on how to set clock output conditions and interrupts and DMA, refer to "Controlling Clock Output" and "16-Bit Programmable Timer Interrupts and DMA".

Setting pin for input/output

The pin must be set for output for the output clock of the 16-bit programmable timer to be fed to external devices.

The pin for input must be set for the 16-bit programmable timer to be used as an event counter that counts external clock pulses.

For details on how to set the pin, refer to "I/O Pins of 16-Bit Programmable Timers".

Setting the input clock

The count clock for each timer can be selected from between an internal clock and an external clock. Use the following control bits to select the input clock:

Timer 0 input clock selection: CKSL0 (D3) / 16-bit timer 0 control register (0x48186)

Timer 1 input clock selection: CKSL1 (D3) / 16-bit timer 1 control register (0X4818E)

Timer 2 input clock selection: CKSL2 (D3) / 16-bit timer 2 control register (0x48196)

Timer 3 input clock selection: CKSL3 (D3) / 16-bit timer 3 control register (0x4819E)

 $Timer\ 4\ input\ clock\ selection:\ CKSL4\ (D3)\ /\ 16-bit\ timer\ 4\ control\ register\ (0x481A6)$

Timer 5 input clock selection: CKSL5 (D3) / 16-bit timer 5 control register (0x481AE)

Timer 6 input clock selection: CKSL6 (D3) / 16-bit timer 6 control register (0x481B6)

Timer 7 input clock selection: CKSL7 (D3) / 16-bit timer 7 control register (0x481BE)

Timer 8 input clock selection: CKSL8 (D3) / 16-bit timer 8 control register (0x481C6)

Timer 9 input clock selection: CKSL9 (D3) / 16-bit timer 9 control register (0x481CE)

An external clock is selected by writing "1" to CKSLx, and the internal clock is selected by writing "0". At initial reset, CKSLx is set for the internal clock.

An external clock can be used for the timer for which the pin is set for input.

Internal clock

When the internal clock is selected as a timer, the timer is operated by the prescaler output clock. The prescaler division ratio can be selected for each timer.

Table 4.2 Setting the Internal Clock

Timer	Control register	Division ratio select bit	Clock control bit
Timer 0	16-bit timer 0 clock control register (0x40147)	P16TS0[2:0] (D2:0])	P16TON0 (D3)
Timer 1	16-bit timer 1 clock control register (0x40148)	P16TS1[2:0] (D2:0])	P16TON1 (D3)
Timer 2	16-bit timer 2 clock control register (0x40149)	P16TS2[2:0] (D2:0])	P16TON2 (D3)
Timer 3	16-bit timer 3 clock control register (0x4014A)	P16TS3[2:0] (D2:0])	P16TON3 (D3)
Timer 4	16-bit timer 4 clock control register (0x4014B)	P16TS4[2:0] (D2:0])	P16TON4 (D3)
Timer 5	16-bit timer 5 clock control register (0x4014C)	P16TS5[2:0] (D2:0])	P16TON5 (D3)
Timer 6	16-bit timer 6 clock control register (0x40141)	P16TS6[2:0] (D2:0])	P16TON6 (D3)
Timer 7	16-bit timer 7 clock control register (0x40142)	P16TS7[2:0] (D2:0])	P16TON7 (D3)
Timer 8	16-bit timer 8 clock control register (0x40143)	P16TS8[2:0] (D2:0])	P16TON8 (D3)
Timer 9	16-bit timer 9 clock control register (0x40144)	P16TS9[2:0] (D2:0])	P16TON9 (D3)

The division ratio can be selected from among eight types as shown in Table 4.3.

Table 4.3 Input Clock Selection

P16TS = 7	P16TS = 6	P16TS = 5	P16TS = 4	P16TS = 3	P16TS = 2	P16TS = 1	P16TS = 0	
fpscin/4096	fpscin/1024	fpscin/256	fpscin/64	fpscin/16	fpscin/4	fpscin/2	fpscin/1	

fpscin: Prescaler input clock frequency

The selected clock is output from the prescaler to the 16-bit programmable timer by writing "1" to P16TONx.

Notes: • When the internal clock is used, the 16-bit programmable timer operates only when the prescaler is operating (refer to "Prescaler").

• When setting an input clock, make sure the 16-bit programmable timer is turned off.

External clock

When using the timer as an event counter by supplying clock pulses from an external source, make sure the event cycle is at least the CPU operating clock period.

Selecting comparison data register/buffer

The comparison data registers A and B are used to store the data to be compared with the content of the upcounter. This register can be directly read and written. Furthermore, comparison data can be set via the comparison register buffer. In this case, the set value is loaded to the comparison data register when the counter is reset by the comparison match B signal or software (by writing "1" to PRESETx bit).

Select whether comparison data is written to the comparison data register or the buffer using the following control bits:

Timer 0 comparison register buffer enable: SELCRB0 (D5) / 16-bit timer 0 control register (0x48186)

Timer 1 comparison register buffer enable: SELCRB1 (D5) / 16-bit timer 1 control register (0x4818E)

Timer 2 comparison register buffer enable: SELCRB2 (D5) / 16-bit timer 2 control register (0x48196)

Timer 3 comparison register buffer enable: SELCRB3 (D5) / 16-bit timer 3 control register (0x4819E)

Timer 4 comparison register buffer enable: SELCRB4 (D5) / 16-bit timer 4 control register (0x481A6)

 $Timer\ 5\ comparison\ register\ buffer\ enable:\ SELCRB5\ (D5)\ /\ 16-bit\ timer\ 5\ control\ register\ (0x481AE)$

 $Timer\ 6\ comparison\ register\ buffer\ enable:\ SELCRB6\ (D5)\ /\ 16\ -bit\ timer\ 6\ control\ register\ (0x481B6)$

Timer 7 comparison register buffer enable: SELCRB7 (D5) / 16-bit timer 7 control register (0x481BE)

Timer 8 comparison register buffer enable: SELCRB8 (D5) / 16-bit timer 8 control register (0x481C6) Timer 9 comparison register buffer enable: SELCRB9 (D5) / 16-bit timer 9 control register (0x481CE)

When "1" is written to SELCRBx, the comparison register buffer is selected and when "0" is written, the comparison data register is selected.

At initial reset, the comparison data register is selected.

Setting comparison data

The programmable timer contains two data comparators that allows the count data to be compared with given values. The following registers are used to set these values.

Timer 0 comparison data A: CR0A[15:0] (D[F:0]) / 16-bit timer 0 comparison data A set-up register (0x48180)

Timer 0 comparison data B: CR0B[15:0] (D[F:0]) / 16-bit timer 0 comparison data B set-up register (0x48182)

Timer 1 comparison data A: CR1A[15:0] (D[F:0]) / 16-bit timer 1 comparison data A set-up register (0x48188)

Timer 1 comparison data B: CR1B[15:0] (D[F:0]) / 16-bit timer 1 comparison data B set-up register (0x4818A)

Timer 2 comparison data A: CR2A[15:0] (D[F:0]) / 16-bit timer 2 comparison data A set-up register (0x48190)

Timer 2 comparison data B: CR2B[15:0] (D[F:0]) / 16-bit timer 2 comparison data B set-up register (0x48192)

 $Timer\ 3\ comparison\ data\ A:\ CR3A[15:0]\ (D[F:0])\ /\ 16-bit\ timer\ 3\ comparison\ data\ A\ set-up\ register\ (0x48198)$

 $Timer\ 3\ comparison\ data\ B:\ CR3B[15:0]\ (D[F:0])\ /\ 16-bit\ timer\ 3\ comparison\ data\ B\ set-up\ register\ (0x4819A)$

Timer 4 comparison data A: CR4A[15:0] (D[F:0]) / 16-bit timer 4 comparison data A set-up register (0x481A0)

Timer 4 comparison data B: CR4B[15:0] (D[F:0]) / 16-bit timer 4 comparison data B set-up register (0x481A2)

Timer 5 comparison data A: CR5A[15:0] (D[F:0]) / 16-bit timer 5 comparison data A set-up register (0x481A8)

Timer 5 comparison data B: CR5B[15:0] (D[F:0]) / 16-bit timer 5 comparison data B set-up register (0x481AA)

Timer 6 comparison data A: CR6A[15:0] (D[F:0]) / 16-bit timer 6 comparison A set-up register (0x481B0)

Timer 6 comparison data B: CR6B[15:0] (D[F:0]) / 16-bit timer 6 comparison B set-up register (0x481B2)

 $Timer\ 7\ comparison\ A\ set-up\ register\ (0x481B8)$

Timer 7 comparison data B: CR7B[15:0] (D[F:0]) / 16-bit timer 7 comparison B set-up register (0x481BA)

 $Timer\ 8\ comparison\ A\ set-up\ register\ (0x481C0)$

```
Timer 8 comparison data B: CR8B[15:0] (D[F:0]) / 16-bit timer 8 comparison B set-up register (0x481C2)
```

Timer 9 comparison data A: CR9A[15:0] (D[F:0]) / 16-bit timer 9 comparison A set-up register (0x481C8)

Timer 9 comparison data B: CR9B[15:0] (D[F:0]) / 16-bit timer 9 comparison B set-up register (0x481CA)

When SELCRBx is set to "0", these registers allow direct reading/writing from/to the comparison data register. When SELCRBx is set to "1", these registers are used to read/write from/to the comparison register buffer. The content of the buffer is loaded to the comparison data register when the counter is reset.

At initial reset, the comparison data registers/buffers are not initialized.

The programmable timer compares the comparison data register and count data and, when the two values are equal, generates a comparison match signal. This comparison match signal controls the clock output (TMx signal) to external devices, in addition to generating an interrupt.

The comparison data B is also used to reset the counter.

Resetting the counter

Each timer includes the PRESETx bit to reset the counter.

```
Timer 0 reset: PRESET0 (D1) / 16-bit timer 0 control register (0x48186)
```

Timer 1 reset: PRESET1 (D1) / 16-bit timer 1 control register (0x4818E)

Timer 2 reset: PRESET2 (D1) / 16-bit timer 2 control register (0x48196)

Timer 3 reset: PRESET3 (D1) / 16-bit timer 3 control register (0x4819E)

Timer 4 reset: PRESET4 (D1) / 16-bit timer 4 control register (0x481A6)

Timer 5 reset: PRESET5 (D1) / 16-bit timer 5 control register (0x481AE)

Timer 6 reset: PRESET6 (D1) / 16-bit timer 6 control register (0x481B6)

Timer 7 reset: PRESET7 (D1) / 16-bit timer 7 control register (0x481BE)

Timer 8 reset: PRESET8 (D1) / 16-bit timer 8 control register (0x481C6)

Timer 9 reset: PRESET9 (D1) / 16-bit timer 9 control register (0x481CE)

Normally, reset the counter before starting count-up by writing "1" to this control bit.

After the counter starts counting, it will be reset by comparison match B.

Timer RUN/STOP control

Each timer includes the PRUNx bit to control RUN/STOP.

```
Timer 0 RUN/STOP control: PRUN0 (D0) / 16-bit timer 0 control register (0x48186)
```

Timer 1 RUN/STOP control: PRUN1 (D0) / 16-bit timer 1 control register (0x4818E)

Timer 2 RUN/STOP control: PRUN2 (D0) / 16-bit timer 2 control register (0x48196)

Timer 3 RUN/STOP control: PRUN3 (D0) / 16-bit timer 3 control register (0x4819E)

Timer 4 RUN/STOP control: PRUN4 (D0) / 16-bit timer 4 control register (0x481A6)

Timer 5 RUN/STOP control: PRUN5 (D0) / 16-bit timer 5 control register (0x481AE)

Timer 6 RUN/STOP control: PRUN6 (D0) / 16-bit timer 6 control register (0x481B6)

 $Timer\ 7\ RUN/STOP\ control:\ PRUN7\ (D0)\ /\ 16-bit\ timer\ 7\ control\ register\ (0x481BE)$

Timer 8 RUN/STOP control: PRUN8 (D0) / 16-bit timer 8 control register (0x481C6) Timer 9 RUN/STOP control: PRUN9 (D0) / 16-bit timer 9 control register (0x481CE)

The timer starts counting when "1" is written to PRUNx. The clock input is disabled and the timer stops counting when "0" is written to PRUNx.

This RUN/STOP control does not affect the counter data. Even when the timer has stopped counting, the counter retains its count so that the timer can start counting again from that point.

If the count of the counter matches the set value of the comparison data register during count-up, the timer generates a comparison match interrupt.

When the counter matches comparison data B, an interrupt is generated and the counter is reset. At the same time, the values set in the compare register buffer are loaded to the compare data register if SELCRBx is set to "1"

The counter continues counting up regardless of which interrupt has occurred. In the case of a comparison B interrupt, the counter starts counting beginning with 0.

When both the timer RUN/STOP control bit (PRUNx) and the timer reset bit (PRESETx) are set to "1" at the same time, the timer starts counting after resetting the counter.




Figure 4.2 Basic Operation Timing of Counter

Reading counter data

The counter data can be read out from the following addresses shown below at any time:

Timer 0 counter data: TC0[15:0] (D[F:0]) / 16-bit timer 0 counter data register (0x48184)

Timer 1 counter data: TC1[15:0] (D[F:0]) / 16-bit timer 1 counter data register (0x4818C)

Timer 2 counter data: TC2[15:0] (D[F:0]) / 16-bit timer 2 counter data register (0x48194)

Timer 3 counter data: TC3[15:0] (D[F:0]) / 16-bit timer 3 counter data register (0x4819C)

Timer 4 counter data: TC4[15:0] (D[F:0]) / 16-bit timer 4 counter data register (0x481A4)

Timer 5 counter data: TC5[15:0] (D[F:0]) / 16-bit timer 5 counter data register (0x481B4)

Timer 6 counter data: TC6[15:0] (D[F:0]) / 16-bit timer 6 counter data register (0x481BC)

Timer 8 counter data: TC8[15:0] (D[F:0]) / 16-bit timer 8 counter data register (0x481C4)

Timer 9 counter data: TC9[15:0] (D[F:0]) / 16-bit timer 9 counter data register (0x481CC)

Controlling Clock Output

The timers can generate a TMx signal using the comparison match signals from the counter.

Setting the signal active level

By default, an active high signal (normal low) is generated. This logic can be inverted using the OUTINVx bit.

When "1" is written to the OUTINVx bit, the timer generates an active low (normal high) signal.

Timer 0 clock output inversion: OUTINV0 (D4) / 16-bit timer 0 control register (0x48186)

Timer 1 clock output inversion: OUTINV1 (D4) / 16-bit timer 1 control register (0x4818E)

Timer 2 clock output inversion: OUTINV2 (D4) / 16-bit timer 2 control register (0x48196)

Timer 3 clock output inversion: OUTINV3 (D4) / 16-bit timer 3 control register (0x4819E)

Timer 4 clock output inversion: OUTINV4 (D4) / 16-bit timer 4 control register (0x481A6)

Timer 5 clock output inversion: OUTINV5 (D4) / 16-bit timer 5 control register (0x481AE)

Timer 6 clock output inversion: OUTINV6 (D4) / 16-bit timer 6 control register (0x481B6)

Timer 7 clock output inversion: OUTINV7 (D4) / 16-bit timer 7 control register (0x481BE)

Timer 8 clock output inversion: OUTINV8 (D4) / 16-bit timer 8 control register (0x481C6)

Timer 9 clock output inversion: OUTINV9 (D4) / 16-bit timer 9 control register (0x481CE)

See Figure 4.3 for the waveforms.

Setting the output port

The TMx signal generated here can be output from the clock output pins (see Table 4.1), enabling a programmable clock to be supplied to external devices.

After a cold start, the output pins are set for the I/O ports and set in input mode. The pins go into high-impedance status.

When the pin function is switched to the timer output, the pin goes low if OUTINVx is set to "0" or goes high if OUTINVx is set to "1".

Starting clock output

To output the TMx clock, write "1" to the clock output control bit PTMx. Clock output is stopped by writing "0" to PTMx and goes to the off level according to the OUTINVx setting (low when OUTINVx = "0" or high when OUTINVx = "1").

Timer 0 clock output control: PTM0 (D2) / 16-bit timer 0 control register (0x48186)

Timer 1 clock output control: PTM1 (D2) / 16-bit timer 1 control register (0x4818E)

Timer 2 clock output control: PTM2 (D2) / 16-bit timer 2 control register (0x48196)

Timer 3 clock output control: PTM3 (D2) / 16-bit timer 3 control register (0x4819E)

Timer 4 clock output control: PTM4 (D2) / 16-bit timer 4 control register (0x481A6)

Timer 5 clock output control: PTM5 (D2) / 16-bit timer 5 control register (0x481AE)

Timer 6 clock output control: PTM6 (D2) / 16-bit timer 6 control register (0x481B6)

Timer 7 clock output control: PTM7 (D2) / 16-bit timer 7 control register (0x481BE)

Timer 8 clock output control: PTM8 (D2) / 16-bit timer 8 control register (0x481C6)

Timer 9 clock output control: PTM9 (D2) / 16-bit timer 9 control register (0x481CE)

Figure 4.3 shows the waveform of the output signal.




Figure 4.3 Waveform of 16-Bit Programmable Timer Output

When OUTINVx = "0" (active high):

The timer outputs a low level until the counter becomes equal to the comparison data A set in the CRxA register. When the counter is incremented to the next value from the comparison data A, the output pin goes high and a comparison A interrupt occurs. When the counter becomes equal to the comparison data B set in the CRxB register, the counter is reset and the output pin goes low. At the same time a comparison B interrupt occurs.

When OUTINVx = "1" (active low):

The timer outputs a high level until the counter becomes equal to the comparison data A set in the CRxA register. When the counter is incremented to the next value from the comparison data A, the output pin goes low and a comparison A interrupt occurs. When the counter becomes equal to the comparison data B set in the CRxB register, the counter is reset and the output pin goes high. At the same time a comparison B interrupt occurs.

Setting clock output fine mode

By default (after an initial reset), the clock output signal changes at the rising edge of the input clock when CRxA[15:0] becomes equal to TCx[15:0].

In fine mode, the output signal changes according to CRxA[0] when CRxA[15:1] becomes equal to TCx[14:0]. When CRxA[0] is "0", the output signal changes at the rising edge of the input clock.

When CRxA[0] is "1", the output signal changes at the falling edge of the input clock a half cycle from the default setting.

Example) CRxA = 3, CRxB = 5




Figure 4.4 Clock Output in Fine Mode

As shown in the figure above, in fine mode the output clock duty ratio can be adjusted in the half cycle of the input clock. However, when the CRxA value is "0", the timer outputs a pulse with a 1-cycle width as the input clock, the same as the default setting.

In fine mode, the maximum value of CRxB is 2^{15} - 1 = 32,767 and the range of CRxA that can be set is 0 to (2 × CRxB - 1).

The fine mode is set by the following registers:

```
Timer 0 fine mode selection: SELFM0 (D6) / 16-bit timer 0 control register (0x48186)
Timer 1 fine mode selection: SELFM1 (D6) / 16-bit timer 1 control register (0x4818E)
Timer 2 fine mode selection: SELFM2 (D6) / 16-bit timer 2 control register (0x48196)
Timer 3 fine mode selection: SELFM3 (D6) / 16-bit timer 3 control register (0x4819E)
Timer 4 fine mode selection: SELFM4 (D6) / 16-bit timer 4 control register (0x481AE)
Timer 5 fine mode selection: SELFM5 (D6) / 16-bit timer 5 control register (0x481AE)
Timer 6 fine mode selection: SELFM6 (D6) / 16-bit timer 6 control register (0x481B6)
Timer 7 fine mode selection: SELFM7 (D6) / 16-bit timer 7 control register (0x481BE)
Timer 8 fine mode selection: SELFM8 (D6) / 16-bit timer 8 control register (0x481C6)
Timer 9 fine mode selection: SELFM9 (D6) / 16-bit timer 9 control register (0x481CE)
```

When "1" is written to the SELFMx bit, fine mode is set. At initial reset, the fine mode is disabled.

Precautions

- If a same value is set to the comparison data A and B registers, a hazard may be generated in the output signal. Therefore, do not set the comparison registers as A = B.
 There is no problem when the interrupt function only is used.
- 2) When using the output clock, set the comparison data registers as $A \ge 0$ and $B \ge 1$. The minimum settings are A = 0 and B = 1. In this case, the timer output clock cycle is the input clock $\times 1/2$.
- 3) When the comparison data registers are set as A > B, no comparison A signal is generated. In this case, the output signal is fixed at the off level.

16-Bit Programmable Timer Interrupts and DMA

The 16-bit programmable timer has a function for generating an interrupt using the comparison match A and B states.

The timing at which an interrupt is generated is shown in Figure 4.2 in the preceding section.

Control registers of the interrupt controller

Table 4.4 shows the control registers of the interrupt controller provided for each timer.

Table 4.4 Control Registers of Interrupt Controller

		egisters of interrupt Controlle	71 T
Interrupt factor	Interrupt factor flag	Interrupt enable register	Interrupt priority register
Timer 0 comparison A	F16TC0 (D3/0x40282)	E16TC0 (D3/0x40272)	P16T0[2:0] (D[2:0]/0x40266)
Timer 0 comparison B	F16TU0 (D2/0x40282)	E16TU0 (D2/0x40272)	
Timer 1 comparison A	F16TC1 (D7/0x40282)	E16TC1 (D7/0x40272)	P16T1[2:0] (D[6:4]/0x40266)
Timer 1 comparison B	F16TU1 (D6/0x40282)	E16TU1 (D6/0x40272)	
Timer 2 comparison A	F16TC2 (D3/0x40283)	E16TC2 (D3/0x40273)	P16T2[2:0] (D[2:0]/0x40267)
Timer 2 comparison B	F16TU2 (D2/0x40283)	E16TU2 (D2/0x40273)	
Timer 3 comparison A	F16TC3 (D7/0x40283)	E16TC3 (D7/0x40273)	P16T3[2:0] (D[6:4]/0x40267)
Timer 3 comparison B	F16TU3 (D6/0x40283)	E16TU3 (D6/0x40273)	
Timer 4 comparison A	F16TC4 (D3/0x40284)	E16TC4 (D3/0x40274)	P16T4[2:0] (D[2:0]/0x40268)
Timer 4 comparison B	F16TU4 (D2/0x40284)	E16TU4 (D2/0x40274)	
Timer 5 comparison A	F16TC5 (D7/0x40284)	E16TC5 (D7/0x40274)	P16T5[2:0] (D[6:4]/0x40268)
Timer 5 comparison B	F16TU5 (D6/0x40284)	E16TU5 (D6/0x40274)	
Timer 6 comparison A	F16TC6 (D3/0x402AA)	E16TC6 (D3/0x402A7)	P16T6[2:0] (D[2:0]/0x402A4)
Timer 6 comparison B	F16TU6 (D2/0x402AA)	E16TU6 (D2/0x402A7)	
Timer 7 comparison A	F16TC7 (D7/0x402AA)	E16TC7 (D7/0x402A7)	P16T7[2:0] (D[6:4]/0x402A4)
Timer 7 comparison B	F16TU7 (D6/0x402AA)	E16TU7 (D6/0x402A7)	
Timer 8 comparison A	F16TC8 (D3/0x402AB)	E16TC8 (D3/0x402A8)	P16T8[2:0] (D[2:0]/0x402A5)
Timer 8 comparison B	F16TU8 (D2/0x402AB)	E16TU8 (D2/0x402A8)	
Timer 9 comparison A	F16TC9 (D7/0x402AB)	E16TC9 (D7/0x402A8)	P16T9[2:0] (D[6:4]/0x402A5)
Timer 9 comparison B	F16TU9 (D6/0x402AB)	E16TU9 (D6/0x402A8)	

When a comparison match state occurs in the timer, the corresponding interrupt factor flag is set to "1". If the interrupt enable register bit corresponding to that interrupt factor flag has been set to "1", an interrupt request is generated.

An interrupt caused by a timer can be disabled by leaving the interrupt enable register bit for that timer set to "0". The interrupt factor flag is always set to "1" by the timer's comparison match state, regardless of how the interrupt enable register is set (even when set to "0").

The interrupt priority register sets an interrupt priority level (0 to 7) for each timer. Priorities within a timer block are such that timers of smaller numbers have a higher priority. Priorities between interrupt types are such that the comparison B interrupt has priority over the comparison A interrupt. An interrupt request to the CPU is accepted only when no other interrupt request of a higher priority has been generated.

It is only when the PSR's IE bit = "1" (interrupts enabled) and the set value of the IL is smaller than the timer interrupt level set by the interrupt priority register, that a timer interrupt request is actually accepted by the CPU.

For details on these interrupt control registers, as well as the device operation when an interrupt has occurred, refer to "ITC (Interrupt Controller)".

Intelligent DMA

The interrupt factor of each timer can also invoke intelligent DMA (IDMA). This allows memory-to-memory DMA transfers to be performed cyclically.

The following shows the IDMA channel numbers set for each interrupt factor of timer:

II	OMA Ch.	II	OMA Ch.
Timer 0 comparison B:	0x07	Timer 0 comparison A:	0x08
Timer 1 comparison B:	0x09	Timer 1 comparison A:	0x0A
Timer 2 comparison B:	0x0B	Timer 2 comparison A:	0x0C
Timer 3 comparison B:	0x0D	Timer 3 comparison A:	0x0E
Timer 4 comparison B:	0x0F	Timer 4 comparison A:	0x10
Timer 5 comparison B:	0x11	Timer 5 comparison A:	0x12
Timer 6 comparison B:	0x2E	Timer 6 comparison A:	0x2F
Timer 7 comparison B:	0x30	Timer 7 comparison A:	0x31
Timer 8 comparison B:	0x32	Timer 8 comparison A:	0x33
Timer 9 comparison B:	0x34	Timer 9 comparison A:	0x35

For IDMA to be invoked, the IDMA request and IDMA enable bits shown in Table 4.5 must be set to "1" in advance.

Transfer conditions, etc. must also be set on the IDMA side in advance.

Table 4.5 Control Bits for IDMA Transfer

Interrupt factor	IDMA request bit	IDMA enable bit
Timer 0 comparison A	R16TC0(D7/0x40290)	DE16TC0(D7/0x40294)
Timer 0 comparison B	R16TU0(D6/0x40290)	DE16TU0(D6/0x40294)
Timer 1 comparison A	R16TC1(D1/0x40291)	DE16TC1(D1/0x40295)
Timer 1 comparison B	R16TU1(D0/0x40291)	DE16TU1(D0/0x40295)
Timer 2 comparison A	R16TC2(D3/0x40291)	DE16TC2(D3/0x40295)
Timer 2 comparison B	R16TU2(D2/0x40291)	DE16TU2(D2/0x40295)
Timer 3 comparison A	R16TC3(D5/0x40291)	DE16TC3(D5/0x40295)
Timer 3 comparison B	R16TU3(D4/0x40291)	DE16TU3(D4/0x40295)
Timer 4 comparison A	R16TC4(D7/0x40291)	DE16TC4(D7/0x40295)
Timer 4 comparison B	R16TU4(D6/0x40291)	DE16TU4(D6/0x40295)
Timer 5 comparison A	R16TC5(D1/0x40292)	DE16TC5(D1/0x40296)
Timer 5 comparison B	R16TU5(D0/0x40292)	DE16TU5(D0/0x40296)
Timer 6 comparison A	R16TC6(D1/0x402AD)	DE16TC6(D1/0x402AF)
Timer 6 comparison B	R16TU6(D0/0x402AD)	DE16TU6(D0/0x402AF)
Timer 7 comparison A	R16TC7(D3/0x402AD)	DE16TC7(D3/0x402AF)
Timer 7 comparison B	R16TU7(D2/0x402AD)	DE16TU7(D2/0x402AF)
Timer 8 comparison A	R16TC8(D5/0x402AD)	DE16TC8(D5/0x402AF)
Timer 8 comparison B	R16TU8(D4/0x402AD)	DE16TU8(D4/0x402AF)
Timer 9 comparison A	R16TC9(D7/0x402AD)	DE16TC9(D7/0x402AF)
Timer 9 comparison B	R16TU9(D6/0x402AD)	DE16TU9(D6/0x402AF)

If the IDMA request and enable bits are set to "1", IDMA is invoked through generation of an interrupt factor. No interrupt request is generated at that point. An interrupt request is generated after the DMA transfer is completed. The registers can also be set so as not to generate an interrupt, with only a DMA transfer performed. For details on IDMA transfers and interrupt control upon completion of IDMA transfer, refer to "IDMA (Intelligent DMA)".

High-speed DMA

The channel 0 to 5 timer interrupt factors can also be used to start high-speed DMA (HSDMA) operation. The HSDMA channel numbers and trigger setting bits corresponding to the channel 0 to 5 timers are described below

Table 4.6 HSDMA Trigger Set-up Bits

Interrupt factor	HSDMA	Trigger set-up bits
	Ch.	
Timer 0 comparison A	0	HSD0S[3:0] (D[3:0]) / HSDMA Ch.0/1 trigger set-up register (0x40298) = "0111"
Timer 0 comparison B	0	HSD0S[3:0] (D[3:0]) / HSDMA Ch.0/1 trigger set-up register (0x40298) = "0110"
Timer 1 comparison A	1	HSD1S[3:0] (D[7:4]) / HSDMA Ch.0/1 trigger set-up register (0x40298) = "0111"
Timer 1 comparison B	1	HSD1S[3:0] (D[7:4]) / HSDMA Ch.0/1 trigger set-up register (0x40298) = "0110"
Timer 2 comparison A	2	HSD2S[3:0] (D[3:0]) / HSDMA Ch.2/3 trigger set-up register (0x40299) = "0111"
Timer 2 comparison B	2	HSD2S[3:0] (D[3:0]) / HSDMA Ch.2/3 trigger set-up register (0x40299) = "0110"
Timer 3 comparison A	3	HSD3S[3:0] (D[7:4]) / HSDMA Ch.2/3 trigger set-up register (0x40299) = "0111"
Timer 3 comparison B	3	HSD3S[3:0] (D[7:4]) / HSDMA Ch.2/3 trigger set-up register (0x40299) = "0110"
Timer 4 comparison A	0	HSD0S[3:0] (D[3:0]) / HSDMA Ch.0/1 trigger set-up register (0x40298) = "1001"
	2	HSD2S[3:0] (D[3:0]) / HSDMA Ch.2/3 trigger set-up register (0x40299) = "1001"
Timer 4 comparison B	0	HSD0S[3:0] (D[3:0]) / HSDMA Ch.0/1 trigger set-up register (0x40298) = "1000"
	2	HSD2S[3:0] (D[3:0]) / HSDMA Ch.2/3 trigger set-up register (0x40299) = "1000"
Timer 5 comparison A	1	HSD1S[3:0] (D[7:4]) / HSDMA Ch.0/1 trigger set-up register (0x40298) = "1001"
	3	HSD3S[3:0] (D[7:4]) / HSDMA Ch.2/3 trigger set-up register (0x40299) = "1001"
Timer 5 comparison B	1	HSD1S[3:0] (D[7:4]) / HSDMA Ch.0/1 trigger set-up register (0x40298) = "1000"
	3	HSD3S[3:0] (D[7:4]) / HSDMA Ch.2/3 trigger set-up register (0x40299) = "1000"

For HSDMA to be invoked, a 16-bit timer interrupt factor should be selected using the trigger set-up bits in advance. Transfer conditions, etc. must also be set on the HSDMA side.

If a 16-bit timer is selected as the HSDMA trigger, the HSDMA channel is invoked through generation of the interrupt factor.

For details on HSDMA transfer, refer to "HSDMA (High-Speed DMA)".

Trap vectors

The trap vector addresses for each default interrupt factor are set as shown below:

Timer 0 comparison B: 0x0C00078 Timer 0 comparison A: 0x0C0007C Timer 1 comparison B: 0x0C00088 Timer 1 comparison A: 0x0C0008C Timer 2 comparison B: 0x0C00098 Timer 2 comparison A: 0x0C0009C Timer 3 comparison B: 0x0C000A8 Timer 3 comparison A: 0x0C000AC Timer 4 comparison B: 0x0C000B8 Timer 4 comparison A: 0x0C000BC Timer 5 comparison B: 0x0C000C8 Timer 5 comparison A: 0x0C000CC Timer 6 comparison B: 0x0C00178 Timer 6 comparison A: 0x0C0017C Timer 7 comparison B: 0x0C00188 Timer 7 comparison A: 0x0C0018C Timer 8 comparison B: 0x0C00198 Timer 8 comparison A: 0x0C0019C Timer 9 comparison B: 0x0C001A8 Timer 9 comparison A: 0x0C001AC

The base address of the trap table can be changed using the TTBR register (0x48134 to 0x48137).

I/O Memory of 16-Bit Programmable Timers

Table 4.7 shows the control bits of the 16-bit programmable timers.

For details on the I/O memory of the prescaler used to set a clock, refer to "Prescaler".

Table 4.7 Control Bits of 16-Bit Programmable Timer

Register name	Address	Bit	Name	Function		Sett	ing		Init.	R/W	Remarks
16-bit timer 0/1	0040266	D7	-	reserved		_	_		_	-	0 when being read.
interrupt	(B)	D6	P16T12	16-bit timer 1 interrupt level		0 to	7		Х	R/W	Ü
priority register	` ,	D5	P16T11	•					Х		
		D4	P16T10						Х		
		D3	-	reserved		_	-		_	-	0 when being read.
		D2	P16T02	16-bit timer 0 interrupt level		0 to	7		Х	R/W	
		D1	P16T01						Х		
		D0	P16T00						Х		
16-bit timer 2/3	0040267	D7	-	reserved		_	-		_	_	0 when being read.
interrupt	(B)	D6	P16T32	16-bit timer 3 interrupt level		0 to	7		Х	R/W	
priority register		D5	P16T31						Х		
		D4	P16T30						Х		
		D3	-	reserved					-	-	0 when being read.
		D2	P16T22	16-bit timer 2 interrupt level		0 to	7		Х	R/W	
		D1	P16T21						X		
		D0	P16T20						Х		
16-bit timer 4/5	0040268	D7	-	reserved					_		0 when being read.
interrupt	(B)	D6	P16T52	16-bit timer 5 interrupt level		0 to	7		X	R/W	
priority register		D5	P16T51						X		
		D4 D3	P16T50	roconyod	\vdash				X -		O whon hoing rood
		D3	P16T42	reserved		0 to	. 7		X	R/W	0 when being read.
		D2 D1	P16T42	16-bit timer 4 interrupt level		0 10) /		X	IK/VV	
		D0	P16T40						X		
16-bit timer 0/1	0040272	D7	E16TC1	16-bit timer 1 comparison A	1	Enabled	م ا ر	Disabled	0	R/W	
interrupt	(B)	D6	E16TU1	16-bit timer 1 comparison B	l '	Enabled	ال	Disableu	0	R/W	
enable register	(5)	D5-4	_	reserved		L			_	-	0 when being read.
criubic register		D3	E16TC0	16-bit timer 0 comparison A	1	Enabled	0 [Disabled	0	R/W	o whom boing road.
		D2	E16TU0	16-bit timer 0 comparison B	l '	Lilabica	Ϊ.	Dioablea	0	R/W	
		D1-0	_	reserved		_			_	_	0 when being read.
16-bit timer 2/3	0040273	D7	E16TC3	16-bit timer 3 comparison A	1	Enabled	0 [Disabled	0	R/W	Ü
interrupt	(B)	D6	E16TU3	16-bit timer 3 comparison B					0	R/W	
enable register	` ,	D5-4	_	reserved		_	- '		_	-	0 when being read.
		D3	E16TC2	16-bit timer 2 comparison A	1	Enabled	0 [Disabled	0	R/W	,
		D2	E16TU2	16-bit timer 2 comparison B	1				0	R/W	
		D1-0	-	reserved		_	-		-	-	0 when being read.
16-bit timer 4/5	0040274	D7	E16TC5	16-bit timer 5 comparison A	1	Enabled	0 [Disabled	0	R/W	
interrupt	(B)	D6	E16TU5	16-bit timer 5 comparison B					0	R/W	
enable register		D5-4	-	reserved		_			_	-	0 when being read.
		D3	E16TC4	16-bit timer 4 comparison A	1	Enabled	0 [Disabled	0	R/W	
		D2	E16TU4	16-bit timer 4 comparison B					0	R/W	
		D1-0	-	reserved			-		_	_	0 when being read.
16-bit timer 0/1	0040282	D7	F16TC1	16-bit timer 1 comparison A	1	Factor is	- 1	No factor is	Х	R/W	
interrupt factor	(B)	D6	F16TU1	16-bit timer 1 comparison B		generated	ç	generated	Х	R/W	
flag register		D5-4	-	reserved	_	_			_	-	0 when being read.
		D3	F16TC0	16-bit timer 0 comparison A	1		- 1	No factor is	X	R/W	
		D2 D1–0	F16TU0	16-bit timer 0 comparison B	\vdash	generated	Ç	generated	Х	R/W	Outher he'
			-	reserved			_		_	_	0 when being read.
16-bit timer 2/3	0040283	D7	F16TC3	16-bit timer 3 comparison A	1			No factor is	X	R/W	
interrupt factor	(B)	D6	F16TU3	16-bit timer 3 comparison B	_	generated	ę	generated	Х	R/W	
flag register		D5-4	-	reserved	_	- -	. П.	NI- 4: '	-	- n	0 when being read.
		D3	F16TC2 F16TU2	16-bit timer 2 comparison A 16-bit timer 2 comparison B	1	Factor is generated	- 1	No factor is	X	R/W R/W	
		D2 D1–0	F161U2	reserved	\vdash	generated	- 18	generated	_	F/W	0 when being read.
16 hit times 4"	0040204				4	Easter is	ر ا ر	No foctor :-		D // /	o when being read.
16-bit timer 4/5	0040284 (B)	D7	F16TC5	16-bit timer 5 comparison A 16-bit timer 5 comparison B	1		- 1	No factor is	X	R/W R/W	
interrupt factor flag register	(B)	D6 D5–4	F16TU5	reserved	\vdash	generated _	- 19	generated	_	- R/VV	0 when being road
nay register		D5-4	F16TC4	16-bit timer 4 comparison A	1	Factor is	0 1	No factor is	X	R/W	0 when being read.
		D3	F16TU4	16-bit timer 4 comparison B		generated		generated	X	R/W	
		D1-0	-	reserved	\vdash	generateu –		gonoraleu	_	-	0 when being read.
		ט-ים	I	10001460	L						o when being read.

Table 4.7 Control Bits of 16-Bit Programmable Timer (continue)

Dogieter nem -	Address	D:4	Name	1	Τ	Sot		•	In:4	D/M	Domorko
Register name	Address	Bit		Function	十	Set	=		Init.	R/W	Remarks
Port input 0–3,	0040290	D7	R16TC0	16-bit timer 0 comparison A	1	IDMA	0	Interrupt	0	R/W	1
high-speed	(B)	D6	R16TU0	16-bit timer 0 comparison B	4	request		request	0	R/W	1
DMA, 16-bit		D5	RHDM1	High-speed DMA Ch.1	4				0	R/W	-
timer 0		D4	RHDM0	High-speed DMA Ch.0	4				0	R/W	1
IDMA request		D3	RP3	Port input 3	4				0	R/W	1
register		D2	RP2	Port input 2	4				0	R/W	
		D1	RP1	Port input 1	4				0	R/W	
		D0	RP0	Port input 0	\perp		<u> </u>		0	R/W	
16-bit timer 1-4	0040291	D7	R16TC4	16-bit timer 4 comparison A	1	IDMA	0	Interrupt	0	R/W	
IDMA request	(B)	D6	R16TU4	16-bit timer 4 comparison B		request		request	0	R/W	
register		D5	R16TC3	16-bit timer 3 comparison A					0	R/W	
		D4	R16TU3	16-bit timer 3 comparison B					0	R/W	
		D3	R16TC2	16-bit timer 2 comparison A					0	R/W	
		D2	R16TU2	16-bit timer 2 comparison B					0	R/W	
		D1	R16TC1	16-bit timer 1 comparison A					0	R/W	
		D0	R16TU1	16-bit timer 1 comparison B					0	R/W	
16-bit timer 5,	0040292	D7	RSTX0	SIF Ch.0 transmit buffer empty	1	IDMA	0	Interrupt	0	R/W	
8-bit timer,	(B)	D6	RSRX0	SIF Ch.0 receive buffer full	1	request		request	0	R/W	1
serial I/F Ch.0	'	D5	R8TU3	8-bit timer 3 underflow	1	-			0	R/W	1
IDMA request		D4	R8TU2	8-bit timer 2 underflow	1				0	R/W	1
register		D3	R8TU1	8-bit timer 1 underflow	1				0	R/W	1
-		D2	R8TU0	8-bit timer 0 underflow	1				0	R/W	1
		D1	R16TC5	16-bit timer 5 comparison A	1				0	R/W	1
		D0	R16TU5	16-bit timer 5 comparison B	1				0	R/W	1
Port input 0-3,	0040294	D7	DE16TC0	16-bit timer 0 comparison A	1	IDMA	0	IDMA	0	R/W	
high-speed	(B)	D6	DE16TU0	16-bit timer 0 comparison B	┨ . │	enabled	ľ	disabled	0	R/W	1
DMA, 16-bit	(-)	D5	DEHDM1	High-speed DMA Ch.1	1	2		2.000.00	0	R/W	1
timer 0		D4	DEHDM0	High-speed DMA Ch.0	1				0	R/W	1
IDMA enable		D3	DEP3	Port input 3	1				0	R/W	1
register		D2	DEP2	Port input 2	1				0	R/W	1
39.0.0.		D1	DEP1	Port input 1	1				0	R/W	1
		D0	DEP0	Port input 0	1				0	R/W	1
16-bit timer 1-4	0040295	D7	DE16TC4	16-bit timer 4 comparison A	1	IDMA	0	IDMA	0	R/W	
IDMA enable	(B)	D6	DE16TU4	16-bit timer 4 comparison B	┨╵┃	enabled	١	disabled	0	R/W	1
register	(3)	D5	DE16TC3	16-bit timer 3 comparison A	1	Silabiba		aloubleu	0	R/W	1
39.0.0		D4	DE16TU3	16-bit timer 3 comparison B	1				0	R/W	1
,		D3	DE16TC2	16-bit timer 2 comparison A	4				0		1
			,					1	, ,	I K/VV	
			DE16TU2	· ·	-				0	R/W	
		D2	DE16TU2 DE16TC1	16-bit timer 2 comparison B					0	R/W	
		D2 D1	DE16TC1	16-bit timer 2 comparison B 16-bit timer 1 comparison A					0	R/W R/W	
16 hit times 5	0040205	D2 D1 D0	DE16TC1 DE16TU1	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B		IDMA		IDMA	0	R/W R/W R/W	
16-bit timer 5,	0040296	D2 D1 D0 D7	DE16TC1 DE16TU1 DESTX0	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty	1	IDMA anablad	0	1	0 0	R/W R/W R/W	
8-bit timer,	0040296 (B)	D2 D1 D0 D7 D6	DE16TC1 DE16TU1 DESTX0 DESRX0	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full	1	IDMA enabled	0	IDMA disabled	0 0 0	R/W R/W R/W R/W	
8-bit timer, serial I/F Ch.0		D2 D1 D0 D7 D6 D5	DE16TC1 DE16TU1 DESTX0 DESRX0 DE8TU3	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow	1		0	1	0 0 0 0	R/W R/W R/W R/W R/W	
8-bit timer, serial I/F Ch.0 IDMA enable		D2 D1 D0 D7 D6 D5 D4	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DE8TU3 DE8TU2	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow	1		0	1	0 0 0 0 0	R/W R/W R/W R/W R/W R/W	
8-bit timer, serial I/F Ch.0		D2 D1 D0 D7 D6 D5 D4 D3	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DE8TU3 DE8TU2 DE8TU1	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow	1		0	1	0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W	
8-bit timer, serial I/F Ch.0 IDMA enable		D2 D1 D0 D7 D6 D5 D4 D3 D2	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DE8TU3 DE8TU2 DE8TU1 DE8TU1	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow	1		0	1	0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W	
8-bit timer, serial I/F Ch.0 IDMA enable		D2 D1 D0 D7 D6 D5 D4 D3 D2 D1	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DE8TU3 DE8TU2 DE8TU1 DE8TU0 DE16TC5	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow	1		0	1	0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W	
8-bit timer, serial I/F Ch.0 IDMA enable register	(B)	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DE8TU3 DE8TU2 DE8TU1 DE8TU0 DE16TC5 DE16TU5	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow 16-bit timer 5 comparison A	1		0	1	0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W	
8-bit timer, serial I/F Ch.0 IDMA enable register	(B) 00402A4	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DE8TU3 DE8TU2 DE8TU1 DE8TU0 DE16TC5 DE16TU5	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow 16-bit timer 5 comparison A 16-bit timer 5 comparison B	1	enabled -		disabled	0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
8-bit timer, serial I/F Ch.0 IDMA enable register 16-bit timer 6/7 interrupt	(B)	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7	DE16TC1 DE16TU1 DESTX0 DESTX0 DESRX0 DESTU3 DE8TU3 DE8TU1 DE8TU0 DE16TC5 DE16TU5 - P16T72	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow 16-bit timer 5 comparison A	1	enabled -	0 7	disabled	0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
8-bit timer, serial I/F Ch.0 IDMA enable register	(B) 00402A4	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D5 D5 D5 D6 D5 D5 D5 D6 D5 D7	DE16TC1 DE16TU1 DESTX0 DESTX0 DESRX0 DE8TU3 DE8TU2 DE8TU1 DE8TU0 DE16TC5 DE16TU5 - P16T72 P16T71	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow 16-bit timer 5 comparison A 16-bit timer 5 comparison B	1	enabled -		disabled	0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
8-bit timer, serial I/F Ch.0 IDMA enable register 16-bit timer 6/7 interrupt	(B) 00402A4	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7	DE16TC1 DE16TU1 DESTX0 DESTX0 DESRX0 DE8TU3 DE8TU2 DE8TU1 DE8TU0 DE16TC5 DE16TU5 - P16T72 P16T71 P16T70	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 16-bit timer 5 comparison A 16-bit timer 5 comparison B reserved 16-bit timer 7 interrupt level	1	enabled -		disabled	0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W	
8-bit timer, serial I/F Ch.0 IDMA enable register 16-bit timer 6/7 interrupt	(B) 00402A4	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRU3 DE8TU3 DE8TU1 DE8TU1 DE8TU0 DE16TC5 DE16TU5 - P16T72 P16T71 P16T70 -	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow 16-bit timer 5 comparison A 16-bit timer 5 comparison B reserved 16-bit timer 7 interrupt level	1	enabled 0 t	_ _ _ _ 0 7	disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
8-bit timer, serial I/F Ch.0 IDMA enable register 16-bit timer 6/7 interrupt	(B) 00402A4	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D7 D6 D5 D4 D3	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DESRU2 DESTU1 DESTU1 DESTU0 DE16TC5 DE16TU5 - P16T72 P16T71 P16T70 - P16T62	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 16-bit timer 5 comparison A 16-bit timer 5 comparison B reserved 16-bit timer 7 interrupt level	1	enabled 0 t		disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W	
8-bit timer, serial I/F Ch.0 IDMA enable register 16-bit timer 6/7 interrupt	(B) 00402A4	D2 D1 D0 D7 D6 D5 D4 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DESRU2 DE8TU2 DE8TU1 DE6TU0 DE16TC5 DE16TU5 - P16T72 P16T71 P16T70 - P16T62 P16T61	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow 16-bit timer 5 comparison A 16-bit timer 5 comparison B reserved 16-bit timer 7 interrupt level	1	enabled 0 t	_ _ _ _ 0 7	disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	
8-bit timer, serial I/F Ch.0 IDMA enable register 16-bit timer 6/7 interrupt priority register	(B) 00402A4 (B)	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DESRU2 DESTU1 DESTU1 DESTU0 DE16TC5 DE16TU5 - P16T72 P16T71 P16T70 - P16T62	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow 16-bit timer 5 comparison A 16-bit timer 5 comparison B reserved 16-bit timer 7 interrupt level	1	enabled 0 t	_ _ _ _ 0 7	disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
8-bit timer, serial I/F Ch.0 IDMA enable register 16-bit timer 6/7 interrupt priority register 16-bit timer 8/9	(B) 00402A4 (B)	D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D1 D0 D7 D6 D5 D4 D7 D7 D7	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DESRU2 DE8TU2 DE8TU1 DE8TU0 DE16TC5 DE16TU5 P16T72 P16T71 P16T70 P16T62 P16T61 P16T60	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow 16-bit timer 5 comparison A 16-bit timer 5 comparison B reserved 16-bit timer 7 interrupt level	1	enabled O t	- 0 7	disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	
8-bit timer, serial I/F Ch.0 IDMA enable register 16-bit timer 6/7 interrupt priority register 16-bit timer 8/9 interrupt	(B) 00402A4 (B)	D2 D1 D0 D7 D6 D5 D4 D9 D7 D6 D5 D4 D9 D7 D6 D5 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DESTU3 DE8TU2 DE8TU1 DE8TU0 DE16TC5 DE16TU5 P16T72 P16T71 P16T70 P16T62 P16T60 P16T72	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow 16-bit timer 5 comparison A 16-bit timer 5 comparison B reserved 16-bit timer 7 interrupt level	1	enabled O t	_ _ _ _ 0 7	disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
8-bit timer, serial I/F Ch.0 IDMA enable register 16-bit timer 6/7 interrupt priority register 16-bit timer 8/9	(B) 00402A4 (B)	D2 D1 D0 D7 D6 D5 D4 D0 D7 D6 D5 D4 D0 D7 D6 D5 D7 D6 D5 D7 D6 D5 D4 D7 D6 D5 D4 D7 D6 D5 D4 D7 D6 D5 D5 D6 D5 D7 D6 D5 D7 D6 D5 D7	DE16TC1 DE16TU1 DESTX0 DESTX0 DESRX0 DESTU3 DE8TU3 DE8TU0 DE16TC5 DE16TU5 - P16T72 P16T71 P16T70 - P16T62 P16T61 P16T60 - P16T72 P16T71	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 0 underflow 16-bit timer 5 comparison A 16-bit timer 5 comparison B reserved 16-bit timer 7 interrupt level	1	enabled O t	- 0 7	disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read.
8-bit timer, serial I/F Ch.0 IDMA enable register 16-bit timer 6/7 interrupt priority register 16-bit timer 8/9 interrupt	(B) 00402A4 (B)	D2 D1 D0 D7 D6 D5 D4 D0 D7 D6 D5 D4 D7 D6 D5 D4 D7 D6 D5 D4 D7 D6 D5 D4 D7 D6 D5 D4 D7 D6 D7	DE16TC1 DE16TU1 DESTX0 DESTX0 DESRX0 DESTU3 DESTU2 DE8TU1 DE8TU0 DE16TC5 DE16TU5 - P16T72 P16T71 P16T70 - P16T62 P16T61 P16T60 - P16T72 P16T71 P16T70 - P16T72 P16T71 P16T70	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 5 comparison A 16-bit timer 5 comparison B reserved 16-bit timer 7 interrupt level reserved 16-bit timer 6 interrupt level	1	enabled O t	- 0 7	disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read. 0 when being read.
8-bit timer, serial I/F Ch.0 IDMA enable register 16-bit timer 6/7 interrupt priority register 16-bit timer 8/9 interrupt	(B) 00402A4 (B)	D2 D1 D0 D7 D6 D5 D4 D9 D7 D6 D5 D4 D0 D7 D6 D5 D4 D0 D7 D6 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DESRU2 DESTU1 DESTU1 DESTU0 DE16TC5 DE16TU5 - P16T72 P16T71 P16T62 P16T61 P16T60 - P16T72 P16T71 P16T70 - P16T72 P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 5 comparison A 16-bit timer 5 comparison B reserved 16-bit timer 7 interrupt level reserved 16-bit timer 6 interrupt level	1	enabled Ot Ot	- 07 - 07	disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W - R/W - R/W	0 when being read.
8-bit timer, serial I/F Ch.0 IDMA enable register 16-bit timer 6/7 interrupt priority register 16-bit timer 8/9 interrupt	(B) 00402A4 (B)	D2 D1 D0 D7 D6 D5 D4 D9 D7 D6 D5 D9 D7 D6 D5 D7 D6 D5 D7 D6 D5 D7 D6 D5 D5 D4 D7 D6 D5 D5 D4 D7 D6 D5 D5 D4 D7 D6 D5 D5 D4 D7 D6 D5 D5 D4 D7 D6 D5 D5 D4 D7 D6 D5 D5 D6 D7 D7 D6 D6 D6 D6 D7 D7 D6 D6 D6 D7 D7 D6 D6 D7 D7 D6 D6 D7 D7 D7 D7 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DESRU2 DE8TU1 DE8TU0 DE16TC5 DE16TU5 - P16T72 P16T71 P16T70 - P16T62 P16T61 P16T70 - P16T72 P16T71 P16T70 - P16T72 P16T70 - P16T72 P16T70 - P16T72 P16T70 - P16T72 P16T71 P16T72 P16T71	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 5 comparison A 16-bit timer 5 comparison B reserved 16-bit timer 7 interrupt level reserved 16-bit timer 6 interrupt level	1	enabled Ot Ot	- 0 7	disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 when being read. 0 when being read.
8-bit timer, serial I/F Ch.0 IDMA enable register 16-bit timer 6/7 interrupt priority register 16-bit timer 8/9 interrupt	(B) 00402A4 (B)	D2 D1 D0 D7 D6 D5 D4 D9 D7 D6 D5 D4 D0 D7 D6 D5 D4 D0 D7 D6 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DESRU2 DESTU1 DESTU1 DESTU0 DE16TC5 DE16TU5 - P16T72 P16T71 P16T62 P16T61 P16T60 - P16T72 P16T71 P16T70 - P16T72 P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70 - P16T70	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 5 comparison A 16-bit timer 5 comparison B reserved 16-bit timer 7 interrupt level reserved 16-bit timer 6 interrupt level	1	enabled Ot Ot	- 07 - 07	disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W - R/W - R/W	0 when being read. 0 when being read.
8-bit timer, serial I/F Ch.0 IDMA enable register 16-bit timer 6/7 interrupt priority register 16-bit timer 8/9 interrupt	(B) 00402A4 (B)	D2 D1 D0 D7 D6 D5 D4 D9 D7 D6 D5 D9 D7 D6 D5 D7 D6 D5 D7 D6 D5 D7 D6 D5 D5 D4 D7 D6 D5 D5 D4 D7 D6 D5 D5 D4 D7 D6 D5 D5 D4 D7 D6 D5 D5 D4 D7 D6 D5 D5 D4 D7 D6 D5 D5 D6 D7 D7 D6 D6 D6 D6 D7 D7 D6 D6 D6 D7 D7 D6 D6 D7 D7 D6 D6 D7 D7 D7 D7 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8	DE16TC1 DE16TU1 DESTX0 DESRX0 DESRX0 DESRU2 DE8TU1 DE8TU0 DE16TC5 DE16TU5 - P16T72 P16T71 P16T70 - P16T62 P16T61 P16T70 - P16T72 P16T71 P16T70 - P16T72 P16T70 - P16T72 P16T70 - P16T72 P16T70 - P16T72 P16T71 P16T72 P16T71	16-bit timer 2 comparison B 16-bit timer 1 comparison A 16-bit timer 1 comparison B SIF Ch.0 transmit buffer empty SIF Ch.0 receive buffer full 8-bit timer 3 underflow 8-bit timer 2 underflow 8-bit timer 1 underflow 8-bit timer 5 comparison A 16-bit timer 5 comparison B reserved 16-bit timer 7 interrupt level reserved 16-bit timer 6 interrupt level	1	enabled Ot Ot	- 07 - 07	disabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W - R/W - R/W	0 when being read. 0 when being read.

Table 4.7 Control Bits of 16-Bit Programmable Timer (continue)

-			abie 4.7		T				i –		_ ·
Register name	Address	Bit	Name	Function	+	Set	=		Init.	R/W	Remarks
16-bit timer 6/7	00402A7	D7	E16TC7	16-bit timer 7 comparison A	1	Enabled	0	Disabled	0	R/W	
interrupt	(B)	D6	E16TU7	16-bit timer 7 comparison B	\perp				0	R/W	
enable register		D5-4	-	reserved	1		_	ı	_	_	0 when being read.
		D3	E16TC6	16-bit timer 6 comparison A	1	Enabled	0	Disabled	0	R/W	
		D2	E16TU6	16-bit timer 6 comparison B	\perp				0	R/W	
		D1-0	-	reserved	\vdash	-	_	1	_	-	0 when being read.
16-bit timer 8/9	00402A8	D7	E16TC9	16-bit timer 9 comparison A	1	Enabled	0	Disabled	0	R/W	
interrupt	(B)	D6	E16TU9	16-bit timer 9 comparison B	1				0	R/W	
enable register		D5-4	-	reserved	+	- 	-	In:	-	-	0 when being read.
		D3	E16TC8	16-bit timer 8 comparison A	- 1 1	Enabled	0	Disabled	0	R/W R/W	
		D2 D1–0	E16TU8	16-bit timer 8 comparison B reserved	+				_	FK/VV	O when being read
401:4: 05	0040044		- -		+	le	_	la		-	0 when being read.
16-bit timer 6/7	00402AA	D7	F16TC7	16-bit timer 7 comparison A	- 1 1	Factor is	0	No factor is	0	R/W	
interrupt factor	(B)	D6 D5–4	F16TU7	16-bit timer 7 comparison B reserved	+	generated	_	generated	0	R/W	0 when being read
flag register		D5-4	F16TC6	16-bit timer 6 comparison A	1	Factor is	- 0	No factor is	0	R/W	0 when being read.
		D3	F16TU6	16-bit timer 6 comparison B	┨′	generated	ľ	generated	0	R/W	1
		D1-0	-	reserved	+	-	<u>-</u>	1 301101 atou	_	-	0 when being read.
16-bit timer 8/9	00402AB	D7	F16TC9		1	Factor is	٦	No factor is	0	R/W	i i i i i i i i i i i i i i i i i i i
interrupt factor	(B)	D6	F16TU9	16-bit timer 9 comparison A 16-bit timer 9 comparison B	┨╵	generated	١	generated	0	R/W	1
flag register	(5)	D5-4	-	reserved	+	generated	<u> </u>	generated	_	-	0 when being read.
nag register		D3 4	F16TC8	16-bit timer 8 comparison A	1	Factor is	0	No factor is	0	R/W	o when being read.
		D2	F16TU8	16-bit timer 8 comparison B	۱.	generated	ľ	generated	0	R/W	1
		D1-0	_	reserved	T		_	3	-	-	0 when being read.
16-bit timer 6-9	00402AD	D7	R16TC9	16-bit timer 9 comparison A	1	IDMA	0	Interrupt	0	R/W	
IDMA request	(B)	D6	R16TU9	16-bit timer 9 comparison B	1	request	ľ	request	0	R/W	1
register	(-)	D5	R16TC8	16-bit timer 8 comparison A	1				0	R/W	1
_		D4	R16TU8	16-bit timer 8 comparison B	1				0	R/W]
		D3	R16TC7	16-bit timer 7 comparison A]				0	R/W]
		D2	R16TU7	16-bit timer 7 comparison B]				0	R/W	
		D1	R16TC6	16-bit timer 6 comparison A	1				0	R/W	
		D0	R16TU6	16-bit timer 6 comparison B					0	R/W	
16-bit timer 6-9	00402AF	D7	DE16TC9	16-bit timer 9 comparison A	1	IDMA	0	IDMA	0	R/W	
IDMA enable	(B)	D6	DE16TU9	16-bit timer 9 comparison B	1	enabled		disabled	0	R/W	
register		D5	DE16TC8	16-bit timer 8 comparison A	_				0	R/W	
		D4	DE16TU8	16-bit timer 8 comparison B	4				0	R/W	
		D3	DE16TC7	16-bit timer 7 comparison A	-				0	R/W	
		D2	DE16TU7	16-bit timer 7 comparison B	-				0	R/W	-
		D1 D0	DE16TC6 DE16TU6	16-bit timer 6 comparison A 16-bit timer 6 comparison B	┨				0	R/W R/W	-
D1 function	0040204	_	DE 10100	·	+	<u> </u>	_	<u> </u>		17/77	O whon hoise read
P1 function	00402D4	D7	CFP16	P16 function selection	1	EXCL5	0	P16	0	R/W	0 when being read.
select register	(B)	D6	CFFIB	F TO TUTICUOTI SEJECTION	1	#DMAEND1	١	اداه	١	K/VV	
		D5	CFP15	P15 function selection	1	EXCL4	n	P15	0	R/W	1
		~	•		Ι΄	#DMAEND0	ľ			```	
		D4	CFP14	P14 function selection	1	FOSC1	0	P14	0	R/W	Extended functions
											(0x402DF)
		D3	CFP13	P13 function selection	1	EXCL3	0	P13	0	R/W]
		L			\perp	T8UF3					
		D2	CFP12	P12 function selection	1	EXCL2	0	P12	0	R/W	
					1	T8UF2					
		D1	CFP11	P11 function selection	1	EXCL1	0	P11	0	R/W	
			05045	D404 11 1 11	+	T8UF1	_	D40		D	
		D0	CFP10	P10 function selection	1	EXCL0	0	P10	0	R/W	
		<u> </u>		<u></u>	+	T8UF0	L		<u> </u>	_	
P2 function	00402D8	D7	CFP27	P27 function selection	1		-	P27	0	R/W	
select register	(B)	D6	CFP26	P26 function selection	1	TM4	_	P26	0	R/W	-
		D5	CFP25	P25 function selection	1	TM3	_	P25	0	R/W	1
		D4 D3	CFP24 CFP23	P24 function selection P23 function selection	1	TM2 TM1	_	P24 P23	0	R/W R/W	1
		D3	CFP23	P22 function selection	1	TM0	_	P23	0	R/W	1
		D1	CFP21	P21 function selection	 	#DWE	_	P21	0	R/W	Ext. func.(0x402DF)
		D0	CFP20	P20 function selection	1	#DRD	_	P20	0	R/W	
					1 .		. ~		, -		1

Table 4.7 Control Bits of 16-Bit Programmable Timer (continue)

Damiete :	A -1 -1		1	Control Bits of 16-Bit Progra				· ·	í	Dav	Dame - I -
Register name	Address	Bit	Name	Function	<u> </u>	Set		-	Init.	R/W	Remarks
Port function	00402DF	D7	CFEX7	P07 port extended function	1	#DMAEND3	_		0	R/W	
extension	(B)	D6	CFEX6	P06 port extended function	1	#DMAACK3	_	P06, etc.	0	R/W	
register		D5	CFEX5	P05 port extended function	1	#DMAEND2	_	P05, etc.	0	R/W	
		D4	CFEX4	P04 port extended function	1	#DMAACK2	_	P04, etc.	0	R/W	
		D3	CFEX3	P31 port extended function	1	#GARD	_	P31, etc.	0	R/W	
		D2	CFEX2	P21 port extended function	1	#GAAS	-	P21, etc.	0	R/W	
		D1	CFEX1	P10, P11, P13 port extended	1	DST0	0	P10, etc.	1	R/W	
				function		DST1		P11, etc.			
		D0	OFFVO	D40 D44	_	DPC0	_	P13, etc.	1	R/W	
		D0	CFEX0	P12, P14 port extended function	1	DST2 DCLK	١	P12, etc. P14, etc.	'	FK/VV	
DO function	004030D	D7	CED07	DOZ function coloction	1			P87		DAM	
P8 function	004030D	D7	CFP87	P87 function selection	1	TM9 TM8	-	P87	0	R/W R/W	
select register	(B)	D6 D5	CFP86 CFP85	P86 function selection P85 function selection	1	TM7	0	P85	0	R/W	
		D3	CFP84	P84 function selection	1	TM6	0	P84	0	R/W	
		D3	CFP83	P83 function selection	1	EXCL9	0	P83	0	R/W	
		D2	CFP82	P82 function selection	1	EXCL8	0	P82	0	R/W	
		D1	CFP81	P81 function selection	1	EXCL7	0	P81	0	R/W	
		D0	CFP80	P80 function selection	1	EXCL6	0	P80	0	R/W	
16-bit timer 0	0048180	DF	CR0A15	16-bit timer 0 comparison data A	H	0 to 6	_		X	R/W	
comparison	(HW)	DE	CR0A13	CR0A15 = MSB		0 10 0	,,,,	00	x	17/44	
data A set-up	(1.00)	DD	CR0A14	CR0A0 = LSB					x		
register		DC	CR0A13	0.1070 - 200					x		
register		DB	CR0A11						X		
		DA	CR0A10						X		
		D9	CR0A9						X		
		D8	CR0A8						X		
		D7	CR0A7						X		
		D6	CR0A6						X		
		D5	CR0A5						X		
		D4	CR0A4						X		
		D3	CR0A3						X		
		D2	CR0A2						X		
		D1	CR0A1						Х		
		D0	CR0A0						Х		
16-bit timer 0	0048182	DF	CR0B15	16-bit timer 0 comparison data B		0 to 6	355	35	Х	R/W	
comparison	(HW)	DE	CR0B14	CR0B15 = MSB					Х		
data B set-up		DD	CR0B13	CR0B0 = LSB					Х		
register		DC	CR0B12						Х		
		DB	CR0B11						Х		
		DA	CR0B10						Х		
		D9	CR0B9						Х		
		D8	CR0B8						Х		
		D7	CR0B7						Х		
		D6	CR0B6						Х		
		D5	CR0B5						Х		
		D4	CR0B4						Х		
		D3	CR0B3						X		
		D2	CR0B2						X		
		D1	CR0B1						X		
40 544	0040404	D0	CR0B0	AC hit disease O and it is it.	\vdash	2		05		<u> </u>	
16-bit timer 0	0048184	DF	TC015 TC014	16-bit timer 0 counter data		0 to 6	55	3 5	X	R	
counter data	(HW)	DE	1	TC015 = MSB					X		
register		DD	TC013 TC012	TC00 = LSB					X		
		DC DB	TC012						X		
		DA	TC011						X		
		DA D9	TC010						×		
		D9	TC09						x		
		D7	TC07						x		
		D6	TC06						x		
		D5	TC05						x		
		D3	TC04						X		
		D3	TC03						x		
		D3	TC02						x		
		D1	TC01						x		
		D0	TC00						X		
	1	20	1.000	l					_ ^	L	

Table 4.7 Control Bits of 16-Bit Programmable Timer (continue)

Desistan	A -1 -1	D.,	N	Francis (Com		<u> </u>	41		111	D ***	Dame - I
Register name	Address	Bit	Name	Function	L	Set	tınç]	Init.	R/W	Remarks
16-bit timer 0	0048186	D7	-	reserved	L	-	_		0		0 when being read.
control register	(B)	D6	SELFM0	16-bit timer 0 fine mode selection	1	Fine mode	_	Normal	0	R/W	
	ļ	D5	SELCRB0	16-bit timer 0 comparison buffer	1	Enabled	0	Disabled	0	R/W	
	ļ	D4	OUTINV0	16-bit timer 0 output inversion	1	Invert	-	Normal	0	R/W	
	ļ	D3	CKSL0	16-bit timer 0 input clock selection	1		_	Internal clock	0	R/W	
		D2	PTM0	16-bit timer 0 clock output control	1		0	Off	0	R/W	
		D1	PRESET0	16-bit timer 0 reset	1		0	Invalid	0	W	0 when being read.
		D0	PRUN0	16-bit timer 0 Run/Stop control	1	Run	0	Stop	0	R/W	
16-bit timer 1	0048188	DF	CR1A15	16-bit timer 1 comparison data A		0 to 6	355	35	Х	R/W	
comparison	(HW)	DE	CR1A14	CR1A15 = MSB					Χ		
data A set-up		DD	CR1A13	CR1A0 = LSB					Χ		
register		DC	CR1A12						Χ		
		DB	CR1A11						Х		
		DA	CR1A10						Х		
		D9	CR1A9						Х		
		D8	CR1A8						Х		
		D7	CR1A7						Х		
		D6	CR1A6						Χ		
		D5	CR1A5						Χ		
		D4	CR1A4						Х		
		D3	CR1A3						Χ		
		D2	CR1A2						Χ		
		D1	CR1A1						Х		
		D0	CR1A0						Χ		
16-bit timer 1	004818A	DF	CR1B15	16-bit timer 1 comparison data B		0 to 6	355	35	Χ	R/W	
comparison	(HW)	DE	CR1B14	CR1B15 = MSB					Χ		
data B set-up		DD	CR1B13	CR1B0 = LSB					Χ		
register		DC	CR1B12						Χ		
		DB	CR1B11						Χ		
		DA	CR1B10						Χ		
		D9	CR1B9						Χ		
		D8	CR1B8						Χ		
		D7	CR1B7						Χ		
		D6	CR1B6						Χ		
		D5	CR1B5						Х		
		D4	CR1B4						Х		
		D3	CR1B3						Χ		
		D2	CR1B2						Χ		
		D1	CR1B1						Х		
		D0	CR1B0						Χ		
16-bit timer 1	004818C	DF	TC115	16-bit timer 1 counter data	Ī	0 to 6	355	35	Χ	R	
counter data	(HW)	DE	TC114	TC115 = MSB					Χ		
register		DD	TC113	TC10 = LSB					Χ		
		DC	TC112						Χ		
		DB	TC111						Χ		
		DA	TC110						Х		
		D9	TC19						Χ		
		D8	TC18						Χ		
		D7	TC17						Χ		
		D6	TC16						Χ		
		D5	TC15						Х		
		D4	TC14						Χ		
		D3	TC13						Χ		
		D2	TC12						Χ		
		D1	TC11						Χ		
		D0	TC10		L				Χ		
16-bit timer 1	004818E	D7	-	reserved	Ī				0	_	0 when being read.
control register	(B)	D6	SELFM1	16-bit timer 1 fine mode selection	1	Fine mode	0	Normal	0	R/W	J
	` ′	D5	SELCRB1	16-bit timer 1 comparison buffer	1	Enabled	_	Disabled	0	R/W	
		D4	OUTINV1	16-bit timer 1 output inversion	1		-	Normal	0	R/W	
		D3	CKSL1	16-bit timer 1 input clock selection	_		_	Internal clock	0	R/W	
		D2	PTM1	16-bit timer 1 clock output control	_		_	Off	0	R/W	
		D1	PRESET1	16-bit timer 1 reset	1		_	Invalid	0	W	0 when being read.
		D0	PRUN1	16-bit timer 1 Run/Stop control	1	Run	_	Stop	0	R/W	J
				1	<u> </u>		<u> </u>				I .

Table 4.7 Control Bits of 16-Bit Programmable Timer (continue)

Register name	Address	Bit	Name	Function	Г	Sett			Init.	R/W	Remarks
					┾					_	Remarks
16-bit timer 2	0048190	DF	CR2A15	16-bit timer 2 comparison data A		0 to 6	55	35	X	R/W	
comparison	(HW)	DE	CR2A14	CR2A15 = MSB					Х		
data A set-up		DD	CR2A13	CR2A0 = LSB					Х		
register		DC	CR2A12						Х		
		DB	CR2A11						Х		
		DA	CR2A10						Х		
		D9	CR2A9						Х		
		D8	CR2A8						Х		
		D7	CR2A7						Х		
		D6	CR2A6						Х		
		D5	CR2A5						Х		
		D4	CR2A4						Х		
		D3	CR2A3						Х		
		D2	CR2A2						Х		
		D1	CR2A1						Х		
		D0	CR2A0						X		
16-bit timer 2	0048192	DF	CR2B15	16-bit timer 2 comparison data B	Ħ	0 to 6	555	35	Х	R/W	
comparison	(HW)	DE.	CR2B14	CR2B15 = MSB		0 10 0	,00	50	X	'''	
data B set-up	(,	DD	CR2B13	CR2B0 = LSB					X		
register		DC	CR2B12	CINEBO = LOB					X		
register		DB	CR2B11						X		
		DA	CR2B11						X		
			CR2B10						×		
		D9	CR2B9								
		D8	-						X		
		D7	CR2B7						Х		
		D6	CR2B6						Х		
		D5	CR2B5						Х		
		D4	CR2B4						Х		
		D3	CR2B3						Х		
		D2	CR2B2						Х		
		D1	CR2B1						Х		
		D0	CR2B0						Х		
16-bit timer 2	0048194	DF	TC215	16-bit timer 2 counter data		0 to 6	555	35	Х	R	
counter data	(HW)	DE	TC214	TC215 = MSB					Х		
register		DD	TC213	TC20 = LSB					Х		
		DC	TC212						Х		
		DB	TC211						Х		
		DA	TC210						Х		
		D9	TC29						Х		
		D8	TC28						Х		
		D7	TC27						Х		
		D6	TC26						Х		
		D5	TC25						Х		
		D4	TC24						Х		
		D3	TC23						Х		
		D2	TC22						Х		
		D1	TC21						Х		
		D0	TC20						Х		
16-bit timer 2	0048196	D7	_	reserved	t				0	_	0 when being read.
control register	(B)	D6	SELFM2	16-bit timer 2 fine mode selection	1	Fine mode	n	Normal	0	R/W	son boing road.
	(-,	D5	SELCRB2	16-bit timer 2 comparison buffer	1		0	Disabled	0	R/W	
		D4	OUTINV2	16-bit timer 2 output inversion	1		0	Normal	0	R/W	
		D3	CKSL2	16-bit timer 2 input clock selection	-		_	Internal clock	0	R/W	
		D2	PTM2	16-bit timer 2 clock output control			0	Off	0	R/W	
		D1	PRESET2	16-bit timer 2 reset	1		0	Invalid	0	W	0 when being read.
		D0	PRUN2	16-bit timer 2 Run/Stop control	1		_	Stop	0	R/W	
		20		1.0 S.t timor 2 Italiyotop contion	1 '	1. (01)		Crop		13/44	l

Table 4.7 Control Bits of 16-Bit Programmable Timer (continue)

Register name	Address	Bit	Name	Function		Sett	tin	1	Init.	R/W	Remarks
					H					_	Kemarks
16-bit timer 3	0048198	DF	CR3A15	16-bit timer 3 comparison data A		0 to 6	55	35	X	R/W	
comparison	(HW)	DE	CR3A14	CR3A15 = MSB					X		
data A set-up		DD	CR3A13	CR3A0 = LSB					X		
register		DC	CR3A12						X		
		DB	CR3A11						X		
		DA	CR3A10						Х		
		D9	CR3A9						Х		
		D8	CR3A8						Х		
		D7	CR3A7						Х		
		D6	CR3A6						Х		
		D5	CR3A5						Х		
		D4	CR3A4						Х		
		D3	CR3A3						Х		
		D2	CR3A2						Х		
		D1	CR3A1						Х		
		D0	CR3A0						Х		
16-bit timer 3	004819A	DF	CR3B15	16-bit timer 3 comparison data B		0 to 6	55	35	Х	R/W	
comparison	(HW)	DE	CR3B14	CR3B15 = MSB					Х		
data B set-up		DD	CR3B13	CR3B0 = LSB					Х		
register		DC	CR3B12						Х		
		DB	CR3B11						Х		
		DA	CR3B10						Х		
		D9	CR3B9						Х		
		D8	CR3B8						Х		
		D7	CR3B7						Х		
		D6	CR3B6						Х		
		D5	CR3B5						Х		
		D4	CR3B4						Х		
		D3	CR3B3						Х		
		D2	CR3B2						Х		
		D1	CR3B1						Х		
		D0	CR3B0						Х		
16-bit timer 3	004819C	DF	TC315	16-bit timer 3 counter data		0 to 6	55	35	Х	R	
counter data	(HW)	DE	TC314	TC315 = MSB					Х		
register		DD	TC313	TC30 = LSB					Х		
		DC	TC312						Х		
		DB	TC311						Х		
		DA	TC310						Х		
		D9	TC39						Х		
		D8	TC38						Х		
		D7	TC37						Х		
		D6	TC36						Х		
		D5	TC35						Х		
		D4	TC34						Х		
		D3	TC33						Х		
		D2	TC32						Х		
		D1	TC31						Х		
		D0	TC30						Х		
16-bit timer 3	004819E	D7	_	reserved	П				0	_	0 when being read.
control register	(B)	D6	SELFM3	16-bit timer 3 fine mode selection	1	Fine mode	0	Normal	0	R/W	ŭ ·
	. ,	D5	SELCRB3	16-bit timer 3 comparison buffer	1		0	Disabled	0	R/W	
		D4	OUTINV3	16-bit timer 3 output inversion	1		0	Normal	0	R/W	
		D3	CKSL3	16-bit timer 3 input clock selection	1		0	Internal clock	0	R/W	
		D2	PTM3	16-bit timer 3 clock output control	1		0	Off	0	R/W	
		D1	PRESET3	16-bit timer 3 reset	1		_	Invalid	0	W	0 when being read.
		D0	PRUN3	16-bit timer 3 Run/Stop control	1		0	Stop	0	R/W	,
					i.		<u> </u>		<u> </u>		1

Table 4.7 Control Bits of 16-Bit Programmable Timer (continue)

Register name	Address	Bit	Name	Function	aı T	Set	tine	n	Init.	R/W	Remarks
					÷						Remarks
16-bit timer 4	00481A0	DF	CR4A15	16-bit timer 4 comparison data A		0 to 6	55	35	Х	R/W	
comparison	(HW)	DE	CR4A14	CR4A15 = MSB					Х		
data A set-up		DD	CR4A13	CR4A0 = LSB					Х		
register		DC	CR4A12						Х		
		DB	CR4A11						Х		
		DA	CR4A10						Х		
		D9	CR4A9						Х		
		D8	CR4A8						Х		
		D7	CR4A7						Х		
		D6	CR4A6						Х		
		D5	CR4A5						Х		
		D4	CR4A4						Х		
		D3	CR4A3						Х		
		D2	CR4A2						Х		
		D1	CR4A1						Х		
		D0	CR4A0						Х		
16-bit timer 4	00481A2	DF	CR4B15	16-bit timer 4 comparison data B	Ī	0 to 6	555	35	Х	R/W	
comparison	(HW)	DE	CR4B14	CR4B15 = MSB					Х		
data B set-up	` ′	DD	CR4B13	CR4B0 = LSB					Х		
register		DC	CR4B12						Х		
		DB	CR4B11						Х		
		DA	CR4B10						Х		
		D9	CR4B9						Х		
		D8	CR4B8						Х		
		D7	CR4B7						Х		
		D6	CR4B6						Х		
		D5	CR4B5						X		
		D4	CR4B4						X		
		D3	CR4B3						X		
		D2	CR4B2						X		
		D1	CR4B1						Х		
		D0	CR4B0						Х		
16-bit timer 4	00481A4	DF	TC415	16-bit timer 4 counter data	Ħ	0 to 6	555	35	Х	R	
counter data	(HW)	DE.	TC414	TC415 = MSB		0.00			X	٠٠.	
register	(,	DD	TC413	TC40 = LSB					X		
regiotei		DC	TC412	1040 - 202					X		
		DB	TC411						X		
		DA	TC410						X		
		D9	TC49						X		
		D8	TC48						X		
		D7	TC47						X		
		D6	TC46						X		
		D5	TC45						X		
		D3	TC44						X		
		D3	TC43						X		
		D2	TC42						X		
		D1	TC41						X		
		D0	TC40						X		
46 hit times 4	00481A6		i	I manage and	÷						Outhon hoing ro-
16-bit timer 4	I	D7 D6	SELFM4	reserved 16-bit timer 4 fine mode selection	1	Fine mode	- _	Normal	0	- R/W	0 when being read.
control register	(B)	D6	SELFW4	16-bit timer 4 tine mode selection	1		0		0	R/W	
		D5	OUTINV4	16-bit timer 4 output inversion	1		0	Normal	0	R/W	
		D3	CKSL4	16-bit timer 4 output inversion	1		_	Internal clock	0	R/W	
		D3	PTM4	16-bit timer 4 clock output control	1		0	Off	0	R/W	
		D1	PRESET4	16-bit timer 4 reset	1		0	Invalid	0	W	0 when being read.
		D0	PRUN4	16-bit timer 4 Run/Stop control	1		_	Stop	0	R/W	5 mon boing read.
		טט	I NON4	10-pit timer 4 transatop control	<u> </u>	INUIT	LU	Ισιορ	_ U	17/77	l

Table 4.7 Control Bits of 16-Bit Programmable Timer (continue)

Register name	Address	Bit	Name	Function	Γ	Sett			Init.	R/W	Remarks
					H					_	Remarks
16-bit timer 5	00481A8	DF	CR5A15	16-bit timer 5 comparison data A		0 to 6	55	35	X	R/W	
comparison	(HW)	DE	CR5A14	CR5A15 = MSB					X		
data A set-up		DD	CR5A13	CR5A0 = LSB					X		
register		DC	CR5A12						Х		
		DB	CR5A11						Х		
		DA	CR5A10						Х		
		D9	CR5A9						Х		
		D8	CR5A8						Х		
		D7	CR5A7						Х		
		D6	CR5A6						Х		
		D5	CR5A5						Х		
		D4	CR5A4						Х		
		D3	CR5A3						Х		
		D2	CR5A2						Х		
		D1	CR5A1						Х		
		D0	CR5A0						Х		
16-bit timer 5	00481AA	DF	CR5B15	16-bit timer 5 comparison data B		0 to 6	555	35	Х	R/W	
comparison	(HW)	DE	CR5B14	CR5B15 = MSB					Х		
data B set-up	, ,	DD	CR5B13	CR5B0 = LSB					Х		
register		DC	CR5B12						Х		
		DB	CR5B11						Х		
		DA	CR5B10						Х		
		D9	CR5B9						Х		
		D8	CR5B8						х		
		D7	CR5B7						Х		
		D6	CR5B6						Х		
		D5	CR5B5						X		
		D4	CR5B4						X		
		D3	CR5B3						X		
		D2	CR5B2						X		
		D1	CR5B1						X		
		D0	CR5B0						X		
16-bit timer 5	00481AC	DF	TC515	16-bit timer 5 counter data	H	0 to 6	55	35	Х	R	
counter data	(HW)	DE	TC513	TC515 = MSB		0 10 0	100	33	X	1	
register	(1111)	DD	TC513	TC50 = LSB					X		
register		DC	TC513	1030 - 236					X		
		DB	TC511						X		
		DA	TC510						X		
		DA D9	TC59						X		
		D8	TC58						X		
		D8	TC57						X		
		D6	TC56						X		
		D5	TC55						X		
		D3	TC55						X		
		D3	TC54						X		
		D3	TC52						×		
		D2 D1	TC52						×		
									l		
		D0	TC50						X		
16-bit timer 5	00481AE	D7	-	reserved	ļ.	- !	-	l	0	-	0 when being read.
control register	(B)	D6	SELFM5	16-bit timer 5 fine mode selection	1		_	Normal	0	R/W	
		D5	SELCRB5	16-bit timer 5 comparison buffer	1		0	Disabled	0	R/W	
		D4	OUTINV5	16-bit timer 5 output inversion	1		0	Normal	0	R/W	
		D3	CKSL5	16-bit timer 5 input clock selection	1		0	Internal clock	0	R/W	
		D2	PTM5	16-bit timer 5 clock output control	1		0	Off	0	R/W	
		D1	PRESET5	16-bit timer 5 reset	1		_	Invalid	0	W	0 when being read.
		D0	PRUN5	16-bit timer 5 Run/Stop control	1	Run	0	Stop	0	R/W	

Table 4.7 Control Bits of 16-Bit Programmable Timer (continue)

Register name	Address	Bit	Name	Function	Г	Sett			Init.	R/W	Remarks
16-bit timer 6	00481B0	DF	CR6A15	16-bit timer 6 comparison data A	匸	0 to 6			Х	R/W	
comparison	(HW)	DE	CR6A14	CR6A15 = MSB		0 10 0	,00		X	10,00	
data A set-up	(,	DD	CR6A13	CR6A0 = LSB					X		
register		DC	CR6A12	ONOAO = LOB					X		
regiotei		DB	CR6A11						X		
		DA	CR6A10						X		
		D9	CR6A9						X		
		D8	CR6A8						X		
		D7	CR6A7						X		
		D6	CR6A6						X		
		D5	CR6A5						X		
		D4	CR6A4						X		
		D3	CR6A3						X		
		D2	CR6A2						X		
		D1	CR6A1						X		
		D0	CR6A0						X		
46 hit times 6	00481B2		CR6B15	16 hit times 6 comparison data D	⊨	0.40.6	=	25	Х	R/W	
16-bit timer 6 comparison	(HW)	DF DE	CR6B15	16-bit timer 6 comparison data B CR6B15 = MSB		0 to 6	ijo,	JU	X	FX/VV	
data B set-up	(HVV)	DD	CR6B14	CR6B0 = LSB					X		
register		DC	CR6B13	CROBO = LSB					X		
register		DB	CR6B12						X		
		DA	CR6B10						X		
		DA D9	CR6B9						X		
		D8	CR6B8						X		
		D7	CR6B7						X		
		D6	CR6B6						X		
		D5	CR6B5						X		
		D4	CR6B4						X		
		D3	CR6B3						X		
		D2	CR6B2						X		
		D1	CR6B1						X		
		D0	CR6B0						X		
16-bit timer 6	00481B4	DF	TC615	16-bit timer 6 counter data	Ħ	0 to 6	=== 355	35	Х	R	
counter data	(HW)	DE	TC614	TC615 = MSB		0 10 0			X		
register	(,	DD	TC613	TC60 = LSB					X		
. og.o.o.		DC	TC612	. 300 – 202					X		
		DB	TC611						X		
		DA	TC610						Х		
		D9	TC69						Х		
		D8	TC68						X		
		D7	TC67						Х		
		D6	TC66						Х		
		D5	TC65						Х		
		D4	TC64						Х		
		D3	TC63						Х		
		D2	TC62						Х		
		D1	TC61						Х		
		D0	TC60		L				Χ		
16-bit timer 6	00481B6	D7	-	reserved	Г	_	_		0	_	0 when being read.
control register	(B)	D6	SELFM6	16-bit timer 6 fine mode selection	1	Fine mode	0	Normal	0	R/W	J
"	' '	D5	SELCRB6	16-bit timer 6 comparison buffer	1		0	Disabled	0	R/W	
		D4	OUTINV6	16-bit timer 6 output inversion	1	+	0	Normal	0	R/W	
		D3	CKSL6	16-bit timer 6 input clock selection				Internal clock	0	R/W	
							0	Off	0	R/W	
		D2	PTM6	16-bit timer 6 clock output control	1	On	U	Oli	U	IN/VV	
		D2 D1	PTM6 PRESET6	16-bit timer 6 clock output control 16-bit timer 6 reset	1		_	Invalid	0	W	0 when being read.

Table 4.7 Control Bits of 16-Bit Programmable Timer (continue)

Register name	Address	Bit	Name	Function		Sett	tine	נ	Init.	R/W	Remarks
16-bit timer 7	00481B8	DF	CR7A15	16-bit timer 7 comparison data A	H	0 to 6			Х	R/W	1.0
	(HW)		CR7A13			0 10 6	၁၁၁	33	X	IK/VV	
comparison	(HVV)	DE	l	CR7A15 = MSB							
data A set-up		DD	CR7A13	CR7A0 = LSB					X		
register		DC	CR7A12						Х		
		DB	CR7A11						Х		
		DA	CR7A10						X		
		D9	CR7A9						Х		
		D8	CR7A8						Х		
		D7	CR7A7						Х		
		D6	CR7A6						Х		
		D5	CR7A5						Х		
		D4	CR7A4						Х		
		D3	CR7A3						Х		
		D2	CR7A2						Х		
		D1	CR7A1						Х		
		D0	CR7A0						Х		
16-bit timer 7	00481BA	DF	CR7B15	16-bit timer 7 comparison data B		0 to 6	555	35	Х	R/W	
comparison	(HW)	DE	CR7B14	CR7B15 = MSB					Х		
data B set-up		DD	CR7B13	CR7B0 = LSB					Х		
register		DC	CR7B12						Х		
		DB	CR7B11						Х		
		DA	CR7B10						Х		
		D9	CR7B9						Х		
		D8	CR7B8						Х		
		D7	CR7B7						Х		
		D6	CR7B6						Х		
		D5	CR7B5						Х		
		D4	CR7B4						Х		
		D3	CR7B3						Х		
		D2	CR7B2						Х		
		D1	CR7B1						Х		
		D0	CR7B0						Х		
16-bit timer 7	00481BC	DF	TC715	16-bit timer 7 counter data		0 to 6	555	35	Х	R	
counter data	(HW)	DE	TC714	TC715 = MSB					Х		
register		DD	TC713	TC70 = LSB					Х		
		DC	TC712						Х		
		DB	TC711						Х		
		DA	TC710						Х		
		D9	TC79						Х		
		D8	TC78						Х		
		D7	TC77						Х		
		D6	TC76						Х		
		D5	TC75						Х		
		D4	TC74						Х		
		D3	TC73						Х		
		D2	TC72						Х		
		D1	TC71						Х		
		D0	TC70						Х		
16-bit timer 7	00481BE	D7	_	reserved			_		0		0 when being read.
control register	(B)	D6	SELFM7	16-bit timer 7 fine mode selection	1	Fine mode	0	Normal	0	R/W	
		D5	SELCRB7	16-bit timer 7 comparison buffer	1	Enabled	0	Disabled	0	R/W	
		D4	OUTINV7	16-bit timer 7 output inversion	1		0	Normal	0	R/W	
		D3	CKSL7	16-bit timer 7 input clock selection	1		_	Internal clock	0	R/W	
		D2	PTM7	16-bit timer 7 clock output control	1		0	Off	0	R/W	
		D1	PRESET7	16-bit timer 7 reset	1	Reset	0	Invalid	0	W	0 when being read.
		D0	PRUN7	16-bit timer 7 Run/Stop control	1	Run	0	Stop	0	R/W	

Table 4.7 Control Bits of 16-Bit Programmable Timer (continue)

	Register name	Address	Bit	Name	Function		Sett	ting	1	Init.	R/W	Remarks
CRBA14 CRBA15 = MSB SRBA14 CRBA15 = MSB CRBA15 = MSB CRBA15 = MSB CRBA16 CRBA16 CRBA16 CRBA16 CRBA17 CRBA17 CRBA17 CRBA17 CRBA17 CRBA18 CRBA				-		H				_		
Dec CR8A12 Dec CR8A13 Dec CR8A14 Dec CR8A14 Dec CR8A14 Dec CR8A14 Dec CR8A14 Dec CR8A14 Dec CR8A14 Dec CR8A16 Dec	I I						0 10 0	,,,,,	55	l	14/ ۷۷	
CC CR8A12 DB CR8A19 DB CR8A19 DB CR8A19 DB CR8A29 DB CR8A29 DB CR8A30		(1144)								l		
DB CR8A11 DA CR8A10 DA CR8A10 DA CR8A9 DB CR8A9 DB CR8A9 DB CR8A9 DB CR8A9 DB CR8A7 D6 CR8A6 D5 CR8B6 D5 CR8B6 D5 CR8B6 D6 CR8B6 D6 CR8B6 D7 CR8B6 D7 CR8B6 D5 CR8B6					CROAU - LOB					l		
DA CR8A10	register									l		
D8										l		
D8												
D7 CR8A7 D6 CR8A6 D5 CR8A5 D4 CR8A4 D3 CR8A3 D2 CR8A2 D1 CR8A1 D0 CR8A1 D0 CR8A1 D0 CR8A1 D0 CR8A1 D0 CR8A1 D0 CR8A1 D0 CR8A1 D0 CR8A1 D0 CR8A1 D0 CR8A1 D0 CR8A1 D0 CR8B14 D0 CR8B13 DC CR8B14 D0 CR8B13 DC CR8B14 D0 CR8B13 DC CR8B14 D0 CR8B10 D9 CR8B1 D0 CR8B10 D9 CR8B1 D0 CR8B10 D0 C										l		
December December										l		
D5										l		
D4										l		
16-bit timer 8 200481C2 CR8A1 Do CR8A1 Do CR8A1 Do CR8A1 Do CR8A1 Do CR8A1 Do CR8A1 Do CR8A1 Do CR8A1 Do CR8A1 Do CR8A1 Do CR8A1 Do CR8A1 Do CR8B13 Do CR8B13 Do CR8B13 Do CR8B13 Do CR8B13 Do CR8B13 Do CR8B13 Do CR8B13 Do CR8B10 Do										l		
D2												
D1										l		
Do												
16-bit timer 8												
Comparison CHW DE CR8B14 CR8B15 = MSB CR8B15	46 hit times 0	0040400			16 hit times 9 comparison data D	H	0.40.0	EE	25		DAM	
Second Care							0 10 6	000	ວບ		rx/VV	
DC CR8B12 DB CR8B10 DB CR8B10 DB CR8B9 DB CR8B9 DB CR8B9 DB CR8B5 DF CR8B5 DF CR8B5 DF CR8B4 DB CR8B2 DB CR8B2 DB CR8B2 DB CR8B2 DB CR8B1		(HWV)								l		
DB					CNODU = LOD					l		
DA CR8B1 D9 CR8B9 D8 CR8B8 D7 CR8B7 D6 CR8B6 D5 CR8B6 D5 CR8B6 D5 CR8B6 D4 CR8B6 D5 CR8B6 D4 CR8B6 D5 CR8B1 D0 CR8B1 D0 CR8B0 D6 CR8B0 D7 CR8B1 D0 CR8B0 D7 CR8B1 D0 CR8B0 D7 CR8B1 D0 CR8B0 D7 CR8B1 D0 CR8B0 D7 CR8B1 D0 CR8B0 D7 CR813 D7 CR813 D7 CR813 D7 CR813 D7 CR813 D7 CR814 D8	register									l		
D9												
D8										l		
D7 CR8B7 D6 CR8B6 D5 CR8B5 D4 CR8B4 D3 CR8B4 D3 CR8B3 D2 CR8B2 D1 CR8B1 D0 CR8B0 D1 CR8B1 D0												
D6										l		
D5												
D4										l		
D3										l		
D2												
D1 CR8B1 D0 CR8B0										l		
DO CR8B0										l		
16-bit timer 8 counter data register												
Counter data register	16-hit timer 8	0048104			16-bit timer 8 counter data	H	0 to 6	555	35		R	
DD TC813							0 10 0	,,,,,	55		11	
DC TC812 DB TC811 DA TC810 D9 TC89 D8 TC88 D7 TC87 D6 TC86 D5 TC85 D4 TC84 D3 TC83 D2 TC82 D1 TC81 D0 TC89 D7 TC81 D0 TC80 D7 TC81 D0 TC80 D7 TC81 D0 TC80 D7 TC81 D0 TC80 D7 TC81 D0 TC80 D6 SELFM8 16-bit timer 8 comparison buffer 1 Enabled 0 Disabled 0 R/W D3 CKSL8 16-bit timer 8 output inversion 1 Invert 0 Normal 0 R/W D3 CKSL8 16-bit timer 8 output inversion 1 Invert 0 Normal 0 R/W D3 CKSL8 16-bit timer 8 output inversion 1 External clock 0 Internal clock 0 R/W D2 PTM8 16-bit timer 8 clock output control 1 Dn D O Off O R/W D7 D7 D7 D7 D7 D7 D7 D	I I	(,										
DB	regiotei				1000 - 202					l		
DA TC810 D9 TC89 D8 TC88 D7 TC87 D6 TC86 D5 TC85 D4 TC84 D3 TC81 D0 TC81 D0 TC81 D0 TC81 D0 TC81 D0 TC81 D0 TC81 D0 TC80 Element D0 TC80 Element D1 Element D										l		
D9										l		
D8 TC88 D7 TC87 D6 TC86 D5 TC85 D4 TC85 D4 TC84 D3 TC83 D2 TC82 D1 TC81 D0 TC80										l		
D7 TC87 D6 TC86 D5 TC85 D4 TC84 D3 TC83 D2 TC82 D1 TC81 D0 TC80 D7 TC81 D0 TC80 D7 TC81 D0 TC80 D7 SELCRB\$ 16-bit timer 8										l		
D6 TC86 D5 TC85 D4 TC84 D3 TC83 D2 TC82 D1 TC81 D0 TC80 D6 SELFM8 16-bit timer 8 Control register D6 SELCRB8 16-bit timer 8 comparison buffer 1 Enabled D1 D1 D2 D3 CKSL8 16-bit timer 8 output inversion 1 External clock D1 D3 CKSL8 16-bit timer 8 input clock selection 1 External clock D1 D1 D1 D2 PTM8 16-bit timer 8 clock output control 1 D1 D1 D1 D1 D1 D1 D1			D7									
D5 TC85 D4 TC84 D3 TC83 D2 TC82 D1 TC81 D0 TC80 TC89 TC89 D0 TC80										l		
D4 TC84 D3 TC83 D2 TC82 D1 TC81 D0 TC80 TC89 TC8			D5	TC85						Х		
D3 TC83 D2 TC82 D1 TC81 D0 TC80			D4	TC84								
D1 TC81 D0 TC80			D3	TC83								
D0 TC80			D2	TC82						Х		
D0 TC80			D1	TC81						Х		
D6 SELFM8 16-bit timer 8 fine mode selection 1 Fine mode 0 Normal 0 R/W										l		
D6 SELFM8 16-bit timer 8 fine mode selection 1 Fine mode 0 Normal 0 R/W	16-bit timer 8	00481C6	D7	i_	reserved	Ī	_	_		0	_	0 when being read.
D5 SELCRB8 16-bit timer 8 comparison buffer 1 Enabled 0 Disabled 0 R/W	control register			SELFM8		1	Fine mode	0	Normal		R/W	
D4 OUTINV8 16-bit timer 8 output inversion 1 Invert 0 Normal 0 R/W D3 CKSL8 16-bit timer 8 input clock selection 1 External clock 0 Internal clock 0 R/W D2 PTM8 16-bit timer 8 clock output control 1 On 0 Off 0 R/W		` ′				_		-				
D3 CKSL8 16-bit timer 8 input clock selection 1 External clock 0 Internal clock 0 R/W					•	_		_				
D2 PTM8 16-bit timer 8 clock output control 1 On 0 Off 0 R/W						-				_		
						_		_		_		
Di Fricacio 10-bit timero reset 1 Treset 0 Invalid 0 W 0 When being read.			D1	PRESET8	16-bit timer 8 reset	1	Reset	0	Invalid	0	W	0 when being read.
D0 PRUN8 16-bit timer 8 Run/Stop control 1 Run 0 Stop 0 R/W			D0	PRUN8	16-bit timer 8 Run/Stop control	1	Run	0	Stop	0	R/W	-

Table 4.7 Control Bits of 16-Bit Programmable Timer (continue)

Register name	Address	Bit	Name	Function		Sett			Init.	R/W	Remarks
16-bit timer 9	00481C8	DF	CR9A15	16-bit timer 9 comparison data A	T	0 to 6	355	35	Х	R/W	
comparison	(HW)	DE	CR9A14	CR9A15 = MSB					X		
data A set-up	(,	DD	CR9A13	CR9A0 = LSB					X		
register		DC	CR9A12						X		
		DB	CR9A11						Х		
		DA	CR9A10						Х		
		D9	CR9A9						Х		
		D8	CR9A8						Х		
		D7	CR9A7						Х		
		D6	CR9A6						Х		
		D5	CR9A5						Х		
		D4	CR9A4						Х		
		D3	CR9A3						Х		
		D2	CR9A2						Х		
		D1	CR9A1						Х		
		D0	CR9A0						Х		
16-bit timer 9	00481CA	DF	CR9B15	16-bit timer 9 comparison data B	Ħ	0 to 6	355	35	Х	R/W	
comparison	(HW)	DE	CR9B14	CR9B15 = MSB					Х		
data B set-up	(,	DD	CR9B13	CR9B0 = LSB					X		
register		DC	CR9B12						X		
		DB	CR9B11						X		
		DA	CR9B10						Х		
		D9	CR9B9						X		
		D8	CR9B8						Х		
		D7	CR9B7						Х		
		D6	CR9B6						Х		
		D5	CR9B5						Х		
		D4	CR9B4						Х		
		D3	CR9B3						Х		
		D2	CR9B2						Х		
		D1	CR9B1						Х		
		D0	CR9B0						Х		
16-bit timer 9	00481CC	DF	TC915	16-bit timer 9 counter data		0 to 6	355	35	Х	R	
counter data	(HW)	DE	TC914	TC915 = MSB					Х		
register		DD	TC913	TC90 = LSB					Х		
		DC	TC912						Х		
		DB	TC911						Х		
		DA	TC910						Х		
		D9	TC99						Х		
		D8	TC98						Х		
		D7	TC97						Х		
		D6	TC96						Х		
		D5	TC95						Х		
		D4	TC94						Х		
		D3	TC93						X		
		D2	TC92						Х		
		D1	TC91						X		
		D0	TC90		느				Х		
16-bit timer 9	00481CE	D7	-	reserved	ļ.	- Te: . !	-	I	0	-	0 when being read.
control register	(B)	D6	SELFM9	16-bit timer 9 fine mode selection	-		0	Normal	0	R/W	
		D5	SELCRB9	16-bit timer 9 comparison buffer	1		0	Disabled	0	R/W	
		D4	OUTINV9	16-bit timer 9 output inversion	1		0	Normal	0	R/W	
		D3 D2	CKSL9 PTM9	16-bit timer 9 input clock selection	1		0	Internal clock Off	0	R/W R/W	
		D2	PRESET9	16-bit timer 9 clock output control 16-bit timer 9 reset	1		0	Invalid	0	W W	0 when being read.
		D0	PRUN9	16-bit timer 9 Run/Stop control	1	_	_	Stop	0	R/W	o when being read.
		טט	LKONS	10-pit titilet a Mith/Stob colittol	<u> </u>	run	Lυ	Giob	U	L/1/	L

CFP16–CFP10: P1[6:0] pin function selection (D[6:0]) / P1 function select register (0x402D4) **CFP83–CFP80**: P8[3:0] pin function selection (D[3:0]) / P5 function select register (0x4030D)

Selects the pin to be used for input of an external count clock to the timer.

Write "1": Clock input pin Write "0": I/O port pin Read: Valid

III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS

Select clock input pins for the timers that are used as an event counter from among P10through P16 and P80through P83, by writing "1" to CFP10-CFP16 and CFP80-CFP83. For the relationship between each pin and timer, refer to Table 4.1. The pin is set for an I/O port by writing "0" to CFP1x.

In addition to pin selection here, the pin to be used for clock input to the 16-bit programmable timer must be set to input mode using the I/O control register.

At cold start, CFP is set to "0" (I/O port). At hot start, CFP1x retains its status from prior to the initial reset.

CFP27-CFP22: P2[7:2] pin function selection (D[7:2]) / P2 function select register (0x402D8) CFP87-CFP84: P8[7:4] pin function selection (D[7:4]) / P5 function select register (0x4030D)

Selects the pin used for clock output.

Write "1": Clock output pin Write "0": I/O port pin Read: Valid

Select the pin to be used to output a timer-generated clock to external devices from among P22 through P27, by writing "1" to CFP22-CFP27. For the relationship between each pin and timer, refer to Table 4.1. The pin is set for an I/O port by writing "0" to CFP2x.

At cold start, CFP2x is set to "0" (I/O port). At hot start, CFP2x retains its status from prior to the initial reset.

CFEX1: P10, P11, P13 port extended function (D1) / Port function extension register (0x402DF) CFEX0: P12, P14 port extended function (D0) / Port function extension register (0x402DF)

Sets whether the function of an I/O-port pin is to be extended.

Write "1": Function-extended pin Write "0": I/O-port/peripheral-circuit pin

Read: Valid

When CFEX[1:0] is set to "1", the P14-P10 ports function as debug signal output ports. When CFEX[1:0] = "0", the CFP1[4:0] bit becomes effective, so the settings of these bits determine whether the P14-P10 ports function as I/O port s or external clock input ports.

At cold start, CFEX[1:0] is set to "1" (function-extended pins). At hot start, CFEX[1:0] retains its state from prior to the initial reset.

IOC16-IOC10: P1[6:0] port I/O control (D[6:0]) / P1 I/O control register (0x402D6)

Directs P10 through P16 for input or output.

Write "1": Output mode Write "0": Input mode Read: Valid

For the pin selected from among P10 through P16 for use for external clock input, write "0" to the corresponding I/O control bit to set it to input mode. If the pin is set to output mode, even though its CFP1x may be set to "1", it functions as the output pin of an 8-bit programmable timer and cannot be used to receive an external clock. At cold start, all IOC1x is set to "0" (input mode). At hot start, IOC1x retains its state from prior to the initial reset.

```
SELFM0: Timer 0 fine mode selection (D6) / 16-bit timer 0 control register (0x48186)
SELFM1: Timer 1 fine mode selection (D6) / 16-bit timer 1 control register (0x4818E)
SELFM2: Timer 2 fine mode selection (D6) / 16-bit timer 2 control register (0x48196)
SELFM3: Timer 3 fine mode selection (D6) / 16-bit timer 3 control register (0x4819E)
SELFM4: Timer 4 fine mode selection (D6) / 16-bit timer 4 control register (0x481A6)
SELFM5: Timer 5 fine mode selection (D6) / 16-bit timer 5 control register (0x481AE)
SELFM6: Timer 6 fine mode selection (D6) / 16-bit timer 6 control register (0x481B6)
```

SELFM7: Timer 7 fine mode selection (D6) / 16-bit timer 7 control register (0x481BE)

SELFM8: Timer 8 fine mode selection (D6) / 16-bit timer 8 control register (0x481C6)

SELFM9: Timer 9 fine mode selection (D6) / 16-bit timer 9 control register (0x481CE)

Sets fine mode for clock output.

Write "1": Fine mode

Write "0": Normal output Read: Valid

When SELFMx is set to "1", clock output is set in fine mode which allows adjustment of the output signal duty ratio in units of a half cycle for the input clock.

When SELFMx is set to "0", normal clock output will be performed.

At initial reset, SELCFMx is set to "0" (normal output).

```
SELCRB0: Timer 0 comparison register buffer enable (D5) / 16-bit timer 0 control register (0x48186)
SELCRB1: Timer 1 comparison register buffer enable (D5) / 16-bit timer 1 control register (0x4818E)
SELCRB2: Timer 2 comparison register buffer enable (D5) / 16-bit timer 2 control register (0x48196)
SELCRB3: Timer 3 comparison register buffer enable (D5) / 16-bit timer 3 control register (0x4819E)
SELCRB4: Timer 4 comparison register buffer enable (D5) / 16-bit timer 4 control register (0x481AE)
SELCRB5: Timer 5 comparison register buffer enable (D5) / 16-bit timer 5 control register (0x481AE)
SELCRB6: Timer 6 comparison register buffer enable (D5) / 16-bit timer 6 control register (0x481BE)
SELCRB7: Timer 7 comparison register buffer enable (D5) / 16-bit timer 7 control register (0x481BE)
SELCRB8: Timer 8 comparison register buffer enable (D5) / 16-bit timer 8 control register (0x481CE)
```

Enables or disables writing to the comparison register buffer.

Write "1": Enabled Write "0": Disabled Read: Valid

When SELCRBx is set to "1", comparison data is read and written from/to the comparison register buffer. The content of the buffer is loaded to the comparison data register when the counter is reset by the software or the comparison B signal.

When SELCRBx is set to "0", comparison data is read and written from/to the comparison data register. At initial reset, SELCRBx is set to "0" (disabled).

```
OUTINV0: Timer 0 output inversion (D4) / 16-bit timer 0 control register (0x48186)
OUTINV1: Timer 1 output inversion (D4) / 16-bit timer 1 control register (0x4818E)
OUTINV2: Timer 2 output inversion (D4) / 16-bit timer 2 control register (0x48196)
OUTINV3: Timer 3 output inversion (D4) / 16-bit timer 3 control register (0x4819E)
OUTINV4: Timer 4 output inversion (D4) / 16-bit timer 4 control register (0x481A6)
OUTINV5: Timer 5 output inversion (D4) / 16-bit timer 5 control register (0x481AE)
OUTINV6: Timer 6 output inversion (D4) / 16-bit timer 6 control register (0x481BE)
OUTINV7: Timer 7 output inversion (D4) / 16-bit timer 8 control register (0x481C6)
OUTINV9: Timer 9 output inversion (D4) / 16-bit timer 9 control register (0x481CE)
```

Selects a logic of the output signal.

Write "1": Inverted (active low) Write "0": Normal (active high)

Read: Valid

By writing "1" to OUTINVx, an active-low signal (off level = high) is generated for the TMx output. When OUTINVx is set to "0", an active-high signal (off level = low) is generated.

At initial reset, OUTINVx is set to "0" (normal).

```
CKSL0: Timer 0 input clock selection (D3) / 16-bit timer 0 control register (0x48186)

CKSL1: Timer 1 input clock selection (D3) / 16-bit timer 1 control register (0x4818E)

CKSL2: Timer 2 input clock selection (D3) / 16-bit timer 2 control register (0x48196)

CKSL3: Timer 3 input clock selection (D3) / 16-bit timer 3 control register (0x4819E)

CKSL4: Timer 4 input clock selection (D3) / 16-bit timer 4 control register (0x481A6)

CKSL5: Timer 5 input clock selection (D3) / 16-bit timer 5 control register (0x481AE)

CKSL6: Timer 6 input clock selection (D3) / 16-bit timer 6 control register (0x481BE)

CKSL7: Timer 7 input clock selection (D3) / 16-bit timer 7 control register (0x481BE)

CKSL8: Timer 8 input clock selection (D3) / 16-bit timer 8 control register (0x481C6)

CKSL9: Timer 9 input clock selection (D3) / 16-bit timer 9 control register (0x481CE)
```

Selects the input clock of each timer.

Write "1": External clock Write "0": Internal clock Read: Valid

The internal clock (prescaler output) is selected for the input clock of each timer by writing "0" to CKSLx. An external clock (one that is fed from the clock input pin) is selected by writing "1", and the timer functions as an event counter. The clock input pin function must be set up for channels 0 to 5 using the CFPx bits.

At initial reset, CKSLx is set to "0" (internal clock).

```
PTM0: Timer 0 clock output control (D2) / 16-bit timer 0 control register (0x48186)
PTM1: Timer 1 clock output control (D2) / 16-bit timer 1 control register (0x4818E)
PTM2: Timer 2 clock output control (D2) / 16-bit timer 2 control register (0x48196)
PTM3: Timer 3 clock output control (D2) / 16-bit timer 3 control register (0x4819E)
PTM4: Timer 4 clock output control (D2) / 16-bit timer 4 control register (0x481A6)
PTM5: Timer 5 clock output control (D2) / 16-bit timer 5 control register (0x481AE)
PTM6: Timer 6 clock output control (D2) / 16-bit timer 6 control register (0x481B6)
PTM7: Timer 7 clock output control (D2) / 16-bit timer 7 control register (0x481BE)
PTM8: Timer 8 clock output control (D2) / 16-bit timer 8 control register (0x481C6)
PTM9: Timer 9 clock output control (D2) / 16-bit timer 9 control register (0x481CE)
```

Controls the output of the TMx signal (timer output clock).

Write "1": On Write "0": Off Read: Valid

The TMx signal is output from the clock output pin by writing "1" to PTMx. Clock output is stopped by writing "0" to PTMx and goes to the off level according to the OUTINVx setting (low when OUTINVx = "0" or high when OUTINVx = "1"). The clock output pin function must be set up for channels 0 to 5 using the CFP2x bits. At initial reset, PTMx is set to "0" (off).

```
PRESET0: Timer 0 reset (D1) / 16-bit timer 0 control register (0x48186)

PRESET1: Timer 1 reset (D1) / 16-bit timer 1 control register (0x4818E)

PRESET2: Timer 2 reset (D1) / 16-bit timer 2 control register (0x48196)

PRESET3: Timer 3 reset (D1) / 16-bit timer 3 control register (0x4819E)

PRESET4: Timer 4 reset (D1) / 16-bit timer 4 control register (0x481A6)

PRESET5: Timer 5 reset (D1) / 16-bit timer 5 control register (0x481AE)

PRESET6: Timer 6 reset (D1) / 16-bit timer 6 control register (0x481BE)

PRESET7: Timer 7 reset (D1) / 16-bit timer 7 control register (0x481BE)

PRESET8: Timer 8 reset (D1) / 16-bit timer 8 control register (0x481C6)

PRESET9: Timer 9 reset (D1) / 16-bit timer 9 control register (0x481CE)
```

Resets the counter.

Write "1": Reset Write "0": Invalid Read: Always "0" The counter of timer x is reset by writing "1" to PRESETx.

Writing "0" results in No Operation.

Since PRESETx is a write-only bit, its content when read is always "0".

```
PRUN0: Timer 0 RUN/STOP control (D0) / 16-bit timer 0 control register (0x48186)
PRUN1: Timer 1 RUN/STOP control (D0) / 16-bit timer 1 control register (0x4818E)
PRUN2: Timer 2 RUN/STOP control (D0) / 16-bit timer 2 control register (0x48196)
PRUN3: Timer 3 RUN/STOP control (D0) / 16-bit timer 3 control register (0x4819E)
PRUN4: Timer 4 RUN/STOP control (D0) / 16-bit timer 4 control register (0x481A6)
PRUN5: Timer 5 RUN/STOP control (D0) / 16-bit timer 5 control register (0x481AE)
PRUN6: Timer 6 RUN/STOP control (D0) / 16-bit timer 6 control register (0x481BE)
PRUN7: Timer 7 RUN/STOP control (D0) / 16-bit timer 7 control register (0x481BE)
PRUN8: Timer 8 RUN/STOP control (D0) / 16-bit timer 8 control register (0x481CE)
```

Controls the timer's RUN/STOP state.

Write "1": RUN Write "0": STOP Read: Valid

Each timer is made to start counting up by writing "1" to PRUNx and made to stop counting by writing "0". In the STOP state, the counter data is retained until the timer is reset or placed in a RUN state. By changing states from STOP to RUN, the timer can restart counting beginning at the retained count.

At initial reset, PRUNx is set to "0" (STOP).

```
CR0A15-CR0A0: Timer 0 comparison data A (D[F:0]) / 16-bit timer 0 comparison data A set-up register (0x48180) CR1A15-CR1A0: Timer 1 comparison data A (D[F:0]) / 16-bit timer 1 comparison data A set-up register (0x48188) CR2A15-CR2A0: Timer 2 comparison data A (D[F:0]) / 16-bit timer 2 comparison data A set-up register (0x48190) CR3A15-CR3A0: Timer 3 comparison data A (D[F:0]) / 16-bit timer 3 comparison data A set-up register (0x48198) CR4A15-CR4A0: Timer 4 comparison data A (D[F:0]) / 16-bit timer 4 comparison data A set-up register (0x481A0) CR5A15-CR5A0: Timer 5 comparison data A (D[F:0]) / 16-bit timer 5 comparison data A set-up register (0x481A8) CR0A15-CR6A0: Timer 6 comparison data A (D[F:0]) / 16-bit timer 6 comparison data A set-up register (0x481B8) CR1A15-CR7A0: Timer 7 comparison data A (D[F:0]) / 16-bit timer 8 comparison data A set-up register (0x481C0) CR3A15-CR9A0: Timer 9 comparison data A (D[F:0]) / 16-bit timer 9 comparison data A set-up register (0x481C8)
```

Sets the comparison data A of each timer.

When SELCRBx is set to "0", comparison data is directly read or writing from/to the comparison data register A. When SELCRBx is set to "1", comparison data is read or written from/to the comparison register buffer A. The content of the buffer is loaded to the comparison data register A when the counter is reset.

The data set in this register is compared with each corresponding counter data. When the contents match, a comparison A interrupt is generated and the output signal rises (OUTINVx = "0") or falls (OUTINVx = "1"). This does not affect the counter value and count-up operation.

At initial reset, CRxA is not initialized.

```
CR0B15-CR0B0: Timer 0 comparison data B (D[F:0]) / 16-bit timer 0 comparison data B set-up register (0x48182) CR1B15-CR1B0: Timer 1 comparison data B (D[F:0]) / 16-bit timer 1 comparison data B set-up register (0x4818A) CR2B15-CR2B0: Timer 2 comparison data B (D[F:0]) / 16-bit timer 2 comparison data B set-up register (0x48192) CR3B15-CR3B0: Timer 3 comparison data B (D[F:0]) / 16-bit timer 3 comparison data B set-up register (0x4819A) CR4B15-CR4B0: Timer 4 comparison data B (D[F:0]) / 16-bit timer 4 comparison data B set-up register (0x481A2) CR5B15-CR5B0: Timer 5 comparison data B (D[F:0]) / 16-bit timer 5 comparison data B set-up register (0x481AA) CR2B15-CR6B0: Timer 6 comparison data B (D[F:0]) / 16-bit timer 6 comparison data B set-up register (0x481B2) CR3B15-CR7B0: Timer 7 comparison data B (D[F:0]) / 16-bit timer 7 comparison data B set-up register (0x481C2) CR5B15-CR9B0: Timer 9 comparison data B (D[F:0]) / 16-bit timer 9 comparison data B set-up register (0x481C2)
```

Sets the comparison data B of each timer.

When SELCRBx is set to "0", comparison data is directly read or writing from/to the comparison data register B. When SELCRBx is set to "1", comparison data is read or written from/to the comparison register buffer B. The content of the buffer is loaded to the comparison data register B when the counter is reset.

The data set in this register is compared with each corresponding counter data. When the contents match, a comparison B interrupt is generated and the output signal falls (OUTINVx = "0") or rises (OUTINVx = "1"). Furthermore, the counter is reset to "0".

At initial reset, CRxB is not initialized.

```
TC015–TC00: Timer 0 counter data (D[F:0]) / 16-bit timer 0 counter data register (0x48184)
TC115–TC10: Timer 1 counter data (D[F:0]) / 16-bit timer 1 counter data register (0x4818C)
TC215–TC20: Timer 2 counter data (D[F:0]) / 16-bit timer 2 counter data register (0x48194)
TC315–TC30: Timer 3 counter data (D[F:0]) / 16-bit timer 3 counter data register (0x4819C)
TC415–TC40: Timer 4 counter data (D[F:0]) / 16-bit timer 4 counter data register (0x481A4)
TC515–TC50: Timer 5 counter data (D[F:0]) / 16-bit timer 5 counter data register (0x481AC)
TC615–TC60: Timer 6 counter data (D[F:0]) / 16-bit timer 6 counter data register (0x481B4)
TC715–TC70: Timer 7 counter data (D[F:0]) / 16-bit timer 7 counter data register (0x481BC)
TC815–TC80: Timer 8 counter data (D[F:0]) / 16-bit timer 8 counter data register (0x481C4)
TC915–TC90: Timer 9 counter data (D[F:0]) / 16-bit timer 9 counter data register (0x481CC)
```

The counter data of each timer can be read from this register.

The data can be read out at any time.

Since TCx is a read-only register, writing to this register is ignored.

At initial reset, TCx is not initialized.

```
P16T02—P16T00: Timer 0 interrupt level (D[2:0]) / 16-bit timer 0/1 interrupt priority register (0x40266) P16T12—P16T10: Timer 1 interrupt level (D[6:4]) / 16-bit timer 0/1 interrupt priority register (0x40266) P16T22—P16T20: Timer 2 interrupt level (D[2:0]) / 16-bit timer 2/3 interrupt priority register (0x40267) P16T32—P16T30: Timer 3 interrupt level (D[6:4]) / 16-bit timer 2/3 interrupt priority register (0x40267) P16T42—P16T40: Timer 4 interrupt level (D[2:0]) / 16-bit timer 4/5 interrupt priority register (0x40268) P16T52—P16T50: Timer 5 interrupt level (D[6:4]) / 16-bit timer 4/5 interrupt priority register (0x40268) P16T62—P16T60: Timer 6 interrupt level (D[2:0]) / 16-bit timer 6/7 interrupt priority register (0x402A4) P16T72—P16T70: Timer 7 interrupt level (D[6:4]) / 16-bit timer 6/7 interrupt priority register (0x402A4) P16T82—P16T80: Timer 8 interrupt level (D[2:0]) / 16-bit timer 8/9 interrupt priority register (0x402A5) P16T92—P16T90: Timer 9 interrupt level (D[6:4]) / 16-bit timer 8/9 interrupt priority register (0x402A5)
```

Sets the priority levels of 16-bit programmable timer interrupts.

The priority level can be set in the range of 0 to 7.

At initial reset, P16Tx becomes indeterminate.

```
E16TU0, E16TC0: Timer 0 interrupt enable (D2, D3) / 16-bit timer 0/1 interrupt enable register (0x40272) E16TU1, E16TC1: Timer 1 interrupt enable (D6, D7) / 16-bit timer 0/1 interrupt enable register (0x40272) E16TU2, E16TC2: Timer 2 interrupt enable (D2, D3) / 16-bit timer 2/3 interrupt enable register (0x40273) E16TU3, E16TC3: Timer 3 interrupt enable (D6, D7) / 16-bit timer 2/3 interrupt enable register (0x40273) E16TU4, E16TC4: Timer 4 interrupt enable (D2, D3) / 16-bit timer 4/5 interrupt enable register (0x40274) E16TU5, E16TC5: Timer 5 interrupt enable (D6, D7) / 16-bit timer 4/5 interrupt enable register (0x40274) E16TU6, E16TC6: Timer 6 interrupt enable (D2, D3) / 16-bit timer 6/7 interrupt enable register (0x402A7) E16TU7, E16TC7: Timer 7 interrupt enable (D6, D7) / 16-bit timer 6/7 interrupt enable register (0x402A7) E16TU8, E16TC8: Timer 8 interrupt enable (D2, D3) / 16-bit timer 8/9 interrupt enable register (0x402A8) E16TU9, E16TC9: Timer 9 interrupt enable (D6, D7) / 16-bit timer 8/9 interrupt enable register (0x402A8)
```

Enables or disables the generation of an interrupt to the CPU.

Write "1": Interrupt enabled Write "0": Interrupt disabled

Read: Valid

The E16TUx and E16TCx are provided for the comparison B and comparison A interrupt factors, respectively. The interrupt for which the bit is set to "1" is enabled, and the interrupt for which the bit is set to "0" is disabled. At initial reset, these bits are set to "0" (interrupt disabled).

```
F16TU0, F16TC0: Timer 0 interrupt factor flag (D2, D3) / 16-bit timer 0/1 interrupt factor flag register (0x40282)
F16TU1, F16TC1: Timer 1 interrupt factor flag (D6, D7) / 16-bit timer 0/1 interrupt factor flag register (0x40282)
F16TU2, F16TC2: Timer 2 interrupt factor flag (D2, D3) / 16-bit timer 2/3 interrupt factor flag register (0x40283)
F16TU3, F16TC3: Timer 3 interrupt factor flag (D6, D7) / 16-bit timer 2/3 interrupt factor flag register (0x40283)
F16TU4, F16TC4: Timer 4 interrupt factor flag (D2, D3) / 16-bit timer 4/5 interrupt factor flag register (0x40284)
F16TU5, F16TC5: Timer 5 interrupt factor flag (D6, D7) / 16-bit timer 4/5 interrupt factor flag register (0x40284)
F16TU6, F16TC6: Timer 6 interrupt factor flag (D2, D3) / 16-bit timer 6/7 interrupt factor flag register (0x402AA)
F16TU7, F16TC7: Timer 7 interrupt factor flag (D6, D7) / 16-bit timer 8/9 interrupt factor flag register (0x402AB)
F16TU9, F16TC9: Timer 9 interrupt factor flag (D6, D7) / 16-bit timer 8/9 interrupt factor flag register (0x402AB)
```

Indicates the status of 16-bit programmable timer interrupt generation.

When read

Read "1": Interrupt factor has occurred Read "0": No interrupt factor has occurred

When written using the reset-only method (default)

Write "1": Interrupt factor flag is reset

Write "0": Invalid

When written using the read/write method

Write "1": Interrupt flag is set Write "0": Interrupt flag is reset

F16TUx and F16TCx are the interrupt factor flags corresponding to the comparison B and comparison A interrupts, respectively. The flag is set to "1" when each interrupt factor occurs.

At this time, if the following conditions are met, an interrupt to the CPU is generated:

- 1. The corresponding interrupt enable register bit is set to "1".
- 2. No other interrupt request of a higher priority has been generated.
- 3. The PSR's IE bit is set to "1" (interrupts enabled).
- 4. The value set in the corresponding interrupt priority register is higher than the CPU's interrupt level (IL). When using the interrupt factor of the 16-bit programmable timer to request IDMA, note that even when the above conditions are met, no interrupt request to the CPU is generated for the interrupt factor that has occurred. If interrupts are enabled at the setting of IDMA, an interrupt is generated under the above conditions after the data transfer by IDMA is completed.

The interrupt factor flag is set to "1" whenever interrupt generation conditions are met, regardless of how the interrupt enable and interrupt priority registers are set.

III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS

If the next interrupt is to be accepted after an interrupt has occurred, it is necessary that the interrupt factor flag be reset, and that the PSR be set again (by setting the IE bit to "1" after setting the IL to a value lower than the level indicated by the interrupt priority register, or by executing the reti instruction).

The interrupt factor flag can be reset only by writing to it in the software. Note that if the PSR is set again to accept interrupts generated (or if the reti instruction is executed) without resetting the interrupt factor flag, the same interrupt occurs again. Note also that the value to be written to reset the flag is "1" when the reset-only method (RSTONLY = "1") is used, and "0" when the read/write method (RSTONLY = "0") is used.

At initial reset, all these flags become indeterminate, so be sure to reset them in the software.

```
R16TU0, R16TC0: Timer 0 IDMA request (D6, D7) /
Port input 0–3, HSDMA, 16-bit timer 0 IDMA request register (0x40290)
R16TU1, R16TC1: Timer 1 IDMA request (D0, D1) / 16-bit timer 1–4 IDMA request register (0x40291)
R16TU2, R16TC2: Timer 2 IDMA request (D2, D3) / 16-bit timer 1–4 IDMA request register (0x40291)
R16TU3, R16TC3: Timer 3 IDMA request (D4, D5) / 16-bit timer 1–4 IDMA request register (0x40291)
R16TU4, R16TC4: Timer 4 IDMA request (D6, D7) / 16-bit timer 1–4 IDMA request register (0x40291)
R16TU5, R16TC5: Timer 5 IDMA request (D0, D1) /
16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA request register (0x40292)
R16TU6, R16TC6: Timer 6 IDMA request (D0, D1) / 16-bit timer 6–9 IDMA request register (0x402AD)
R16TU7, R16TC7: Timer 7 IDMA request (D2, D3) / 16-bit timer 6–9 IDMA request register (0x402AD)
R16TU9, R16TC9: Timer 9 IDMA request (D6, D7) / 16-bit timer 6–9 IDMA request register (0x402AD)
```

Specifies whether to invoke IDMA when an interrupt factor occurs.

When using the set-only method (default)

Write "1": IDMA request Write "0": Not changed Read: Valid

When using the read/write method

Write "1": IDMA request
Write "0": Interrupt request

Read: Valid

R16TUx and R16TCx are IDMA request bits corresponding to the comparison B and comparison A interrupt factors, respectively. When the bit is set to "1", IDMA is invoked when the interrupt factor occurs, thereby performing programmed data transfers. When the register is set to "0", normal interrupt processing is performed and IDMA is not invoked. For details on IDMA, refer to "IDMA (Intelligent DMA)".

At initial reset, these bits are set to "0" (interrupt request).

B-III-4-32 EPSON S1C33T01 FUNCTION PART

DE16TU0, DE16TC0: Timer 0 IDMA enable (D6, D7) /

Port input 0-3, HSDMA, 16-bit timer 0 IDMA enable register (0x40294)

DE16TU1, DE16TC1: Timer 1 IDMA enable (D0, D1) / 16-bit timer 1–4 IDMA enable register (0x40295) DE16TU2, DE16TC2: Timer 2 IDMA enable (D2, D3) / 16-bit timer 1–4 IDMA enable register (0x40295) DE16TU3, DE16TC3: Timer 3 IDMA enable (D4, D5) / 16-bit timer 1–4 IDMA enable register (0x40295) DE16TU4, DE16TC4: Timer 4 IDMA enable (D6, D7) / 16-bit timer 1–4 IDMA enable register (0x40295)

DE16TU5, DE16TC5: Timer 5 IDMA enable (D0, D1) /

16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable register (0x40296)

DE16TU6, **DE16TC6**: Timer 6 IDMA enable (D0, D1) / 16-bit timer 6–9 IDMA enable register (0x402AF) **DE16TU7**, **DE16TC7**: Timer 7 IDMA enable (D2, D3) / 16-bit timer 6–9 IDMA enable register (0x402AF) **DE16TU8**, **DE16TC8**: Timer 8 IDMA enable (D4, D5) / 16-bit timer 6–9 IDMA enable register (0x402AF) **DE16TU9**, **DE16TC9**: Timer 9 IDMA enable (D6, D7) / 16-bit timer 6–9 IDMA enable register (0x402AF)

Enables IDMA transfer by means of an interrupt factor.

When using the set-only method (default)

Write "1": IDMA enabled Write "0": Not changed Read: Valid

When using the read/write method

Write "1": IDMA enabled Write "0": IDMA disabled Read: Valid

DE16TUx and DE16TCx are IDMA enable bits corresponding to the comparison B and comparison A interrupt factors, respectively. If the bit is set to "1", the IDMA request by the interrupt factor is enabled. If the bit is set to "0", the IDMA request is disabled.

After an initial reset, these bits are set to "0" (IDMA disabled).

Programming Notes

- (1) The 16-bit programmable timers clocked by the internal clock operate only when the prescaler is operating.
- (2) When setting the input clock or operation mode, make sure the 16-bit programmable timer is turned off.
- (3) If a same value is set to the comparison data A and B registers, a hazard may be generated in the output signal. Therefore, do not set the comparison registers as A = B. There is no problem when the interrupt function only is used.
- (4) When using the output clock, set the comparison data registers as $A \ge 0$ and $B \ge 1$. The minimum settings are A = 0 and B = 1. In this case, the timer output clock cycle is the input clock $\times 1/2$.
- (5) When the comparison data registers are set as A > B in normal mode, no comparison A interrupt is generated. In this case, the output signal is fixed at the off level.
 In fine mode, no comparison A interrupt is generated when the comparison data registers are set as A > 2×B+

 1.
- (6) After an initial reset, the interrupt factor flag becomes indeterminate. To prevent generation of an unwanted interrupt or IDMA request, be sure to reset this flag and register in the software.
- (7) To prevent another interrupt from being generated by the same factor after an interrupt has occurred, be sure to reset the interrupt factor flag before setting the PSR again or executing the reti instruction.
- (8) Be aware that unnecessary pulse may be generated according to the control of the clock output and port configuration when a 16-bit programmable timer is used to output the TMx clock. For example, when TMx is set as inverted output (OUTINVx = "1"), the output waveform falls with the comparison B signal and it rises with the comparison A signal. Furthermore, the output pin is fixed at high level when PTMx is set to "0" to stop the clock output. When switching the output pin to the I/O port pin and then setting the port to low after the TMx signal falls with the comparison A signal, a high level pulse will be generated if "0" is written to PTMx before setting the port to low. It can be prevented by writing "0" to PTMx after setting the port to low.

III-5 WATCHDOG TIMER

Configuration of Watchdog Timer

The Periheral Block incorporates a watchdog timer function to detect the CPU's crash.

This function is implemented through the use of the 16-bit programmable timer 0. When this function is enabled, an NMI (nonmaskable interrupt) is generated by the comparison B signal from the 16-bit programmable timer 0 (generating intervals can be set through the use of software). The 16-bit programmable timer 0 set in the software so as not to generate the NMI, making it possible to detect a program crash that may not pass through this processing routine.

Figure 5.1 shows the block diagram of the watchdog timer.




Figure 5.1 Watchdog Timer Block Diagram

Control of Watchdog Timer

Setting the operating clock and NMI generating interval

The watchdog timer is operated by the prescaler's output clock. Therefore, the watchdog timer function cannot be used when the prescaler is inactive.

The NMI is generated every time the 16-bit programmable timer 0 is reset by the comparison B setting. Therefore, this interval is determined by the prescaler's P16TS0[2:0] (D[2:0]) / 16-bit timer 0 clock control register (0x40147), and the comparison data B set in CR0B[15:0] (D[F:0]) / 16-bit timer 0 comparison register B (0x48182).

The NMI generating interval is calculated using the following equation:

NMI generating interval =
$$\frac{\text{CR0B} + 1}{\text{fPSCIN} \times \text{pdr}}$$
 [sec.]

fPSCIN: Prescaler input clock frequency [Hz]

pdr: Prescaler's division ratio set by the P16TS0 register (1/4096, 1/1024, 1/256, 1/64, 1/16, 1/4, 1/2, 1/1)

CR0B: Set value of the CR0B register (0 to 65,535)

For details on how to control the prescaler and the 16-bit programmable timer 0, refer to "Prescaler" and "16-Bit Programmable Timers".

Setting the watchdog timer function

To use the watchdog timer function, enable the NMI that is generated by the comparison B signal from the 16-bit programmable timer 0. For this purpose, use EWD (D1) / Watchdog timer enable register (0x40171). The NMI is enabled by writing "1" to EWD. At initial reset, EWD is set to "0", so generation of the NMI is disabled.

To prevent an unwanted NMI from being generated by erroneous writing to EWD, this register is normally write-protected. To write-enable EWD, write "1" to WRWD (D7)/Watchdog timer write-protect register (0x40170). Only one writing to EWD is enabled in this way by the WRWD bit. When data is written to EWD after it is write-enabled, the WRWD bit is reset back to "0", thus making EWD write-protected again.

For the 16-bit programmable timer 0, set an appropriate comparison B value to make it start operating.

If the watchdog timer function is not to be used, set EWD to "0" and do not change it.

Resetting the watchdog timer

When using the watchdog timer, prepare a routine to reset the 16-bit programmable timer 0 before an NMI is generated in a location where it will be periodically processed. Make sure this routine is processed within the NMI generation interval described above.

The 16-bit programmable timer 0 is reset by writing "1" to PRESET0 (D1) / 16-bit timer 0 control register (0x48186). At this point, the timer counter is set to 0, and the timer starts counting the NMI generation interval over again from that point.

If the watchdog timer is not reset within the set interval for any reason, the CPU is made to enter trap processing by an NMI and starts executing the processing routine indicated by the NMI vector.

The NMI trap vector address is set by default as follows:

0x0C0001C

The trap table base address can be changed using the TTBR registers (0x48134 to 0x48137).

Operation in Standby Modes

During HALT mode

In HALT mode (basic mode or HALT2 mode), the prescaler and watchdog timer are operating. Consequently, if HALT mode continues beyond the NMI generation interval, HALT mode is cleared by the NMI.

To disable the watchdog timer in HALT mode, set EWD to "0" before executing the halt instruction or turn off the 16-bit programmable timer 0.

If the NMI is disabled by EWD, the 16-bit programmable timer 0 continues counting even in HALT mode. To reenable the NMI after clearing HALT mode, reset the 16-bit programmable timer 0 in advance.

If HALT mode was entered after the 16-bit programmable timer 0 was turned off, reset the timer before restarting it.

During SLEEP mode

In SLEEP mode, the prescaler is turned off. Therefore, the watchdog timer also stops operating. To prevent generation of an unwanted NMI after clearing SLEEP mode, reset the 16-bit programmable timer 0 before executing the slp instruction. In addition, disable generation of the NMI by EWD as necessary.

I/O Memory of Watchdog Timer

Table 5.1 shows the control bits of the watchdog timer.

Table 5.1 Control Bits of Watchdog Timer

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Watchdog	0040170	D7	WRWD	EWD write protection	1 Write enabled 0 Write-protect	0	R/W	
timer write-	(B)	D6-0	-	_	_	-	-	0 when being read.
protect register								
Watchdog	0040171	D7-2	-	_	-	-	-	0 when being read.
timer enable	(B)	D1	EWD	Watchdog timer enable	1 NMI enabled 0 NMI disabled	0	R/W	
register		D0	-	_	-	-	-	0 when being read.

WRWD: EWD write protection (D7) / Watchdog timer write-protect register (0x40170)

Enables writing to the EWD register.

Write "1": Writing enabled Write "0": Write-protected

Read: Valid

The EWD bit is write-protected to prevent unwanted modifications. Writing to this bit is enabled for only one writing by setting WRWD to "1". WRWD is reset back to "0" by writing to EWD, so EWD is write-protected again.

If WRWD is reset to "0" when EWD is write-enabled (WRWD = "1"), EWD becomes write-protected again. At initial reset, WRWD is set to "0" (write-protected).

EWD: NMI enable (D1) / Watchdog timer enable register (0x40171)

Controls the generation of a nonmaskable interrupt (NMI) by the watchdog timer.

Write "1": NMI is enabled Write "0": NMI is disabled

Read: Valid

The watchdog timer's interrupt signal is masked by writing "0" to EWD, so a nonmaskable interrupt (NMI) to the CPU is not generated. If EWD is set to "1", an NMI is generated by the 16-bit programmable timer 0 comparison B signal.

Writing to EWD is valid only when WRWD = "1".

Even when EWD is set to "0", the 16-bit programmable timer 0 does not stop counting. Therefore, if the NMI has been temporarily disabled, be sure to reset the 16-bit programmable timer 0 before setting the EWD register back to "1".

At initial reset, EWD is set to "0" (NMI disabled).

Programming Notes

- (1) If the watchdog timer's NMI is enabled, the watchdog timer must be reset in the software before the 16-bit programmable timer 0 outputs the comparison B signal.
- (2) Even when EWD is set to "0", the 16-bit programmable timer 0 does not stop counting. Therefore, if the NMI has been temporarily disabled, be sure to reset the 16-bit programmable timer 0 before setting EWD back to "1".

THIS PAGE IS BLANK.

III-6 LOW-SPEED (OSC1) OSCILLATION CIRCUIT

Configuration of Low-Speed (OSC1) Oscillation Circuit

The Peripheral Block has a built-in low-speed (OSC1) oscillation circuit.

The low-speed (OSC1) oscillation circuit generates a 32.768-kHz (Typ.) subclock.

The OSC1 clock output by this circuit is delivered to the CLG (clock generator) in the Core Block and is used as the source clock for the clock timer. It can also be used as a sub-clock for the low-speed (low-power) operation of the CPU and peripheral circuits (switchable in a program).

Figure 6.1 shows the configuration of the clock system.




Figure 6.1 Configuration of Clock System

The CPU operating clock can be switched to the output (OSC1 clock) of the low-speed (OSC1) oscillation circuit in a program. Furthermore, the oscillation circuit can be stopped in a program.

If the OSC3 clock is unnecessary such as when performing clock processing only, set the OSC1 clock for operation of the CPU/peripheral circuits and turn off the high-speed (OSC3) oscillation circuit in order to reduce current consumption.

The low-speed (OSC1) oscillation circuit does not stop in SLEEP mode.

For the control method when using the OSC1 clock for the operating clock of the peripheral circuits, refer to "Prescaler".

I/O Pins of Low-Speed (OSC1) Oscillation Circuit

Table 6.1 lists the I/O pins of the low-speed (OSC1) oscillation circuit.

Table 6.1 I/O Pins of Low-Speed (OSC1) Oscillation Circuit

Pin name	1/0	Function
OSC1	ı	Low-speed (OSC1) oscillation input pin
		Crystal oscillation or external clock input
OSC2	0	Low-speed (OSC1) oscillation output pin
		Crystal oscillation (open when external clock is used)
P14/FOSC1/DCLK	I/O	I/O port / Low-speed (OSC1) oscillation clock output / DCLK signal output

Oscillator Types

In the low-speed (OSC1) oscillation circuit, either a crystal oscillation or an external clock input can be selected as the type of oscillation circuit.

Figure 6.2 shows the structure of the low-speed (OSC1) oscillation circuit.




Figure 6.2 Low-Speed (OSC1) Oscillation Circuit

When using a crystal oscillation for this circuit, connect a crystal resonator X'tal1 (32.768 kHz, Typ.) and feedback resistor (Rf) between the OSC1 and OSC2 pins, and two capacitors (CG1, CD1) between the OSC1 pin and Vss and the OSC2 pin and Vss, respectively.

When an external clock source is used, leave the OSC2 pin open and input a square-wave clock to the OSC1 pin. If the low-speed (OSC1) oscillation circuit is not used, connect the OSC1 pin to Vss and leave the OSC2 pin open.

The oscillation frequency is 32.768 kHz (Typ.). Use a crystal resonator or external clock that oscillates at this frequency. No other frequency can be used for clock applications.

For details on oscillation characteristics and the external clock input characteristics, refer to "Electrical Characteristics".

Controlling Oscillation

The low-speed (OSC1) oscillation circuit can be turned on or off using SOSC1 (D0) / Power control register (0x40180).

The oscillation circuit is turned off by writing "0" to SOSC1 and turned back on again by writing "1". SOSC1 is set to "1" at initial reset, so the oscillation circuit is turned on.

- Notes: When the low-speed (OSC1) oscillation circuit is used as the clock source for the CPU operating clock, it cannot be turned off. In this case, writing "0" to SOSC1 is ignored. Note also that writing to SOSC1 is allowed only when the power-control register protection flag is set to "0b10010110".
 - Immediately after the oscillation circuit is turned on, a certain period of time is required for oscillation to stabilize (3 sec max.). To prevent the device from operating erratically, do not use the clock until its oscillation has stabilized.

The low-speed (OSC1) oscillation circuit does not stop when the CPU is set in SLEEP mode.

Switching Over the CPU Operating Clock

After an initial reset, the CPU starts operating using the OSC3 clock.

In cases in which some peripheral circuits (e.g., programmable timer, serial interface, and A/D converter) that are clocked by the OSC3 clock do not need to be operate and the CPU can process its jobs at allow clock speed, the CPU operating clock can be switched to the OSC1 clock, thereby reducing current consumption. Use CLKCHG (D2) / Power control register (0x40180) to switch over the operating clock.

Procedure for switching over from the OSC3 clock to the OSC1 clock

- 1. Turn on the low-speed (OSC1) oscillation circuit (by writing "1" to SOSC1).
- 2. Wait until the OSC1 oscillation stabilizes (three seconds or more).
- 3. Change the CPU operating clock (by writing "0" to CLKCHG).
- 4. Turn off the high-speed (OSC3) oscillation circuit (by writing "0" to SOSC3).
 - * Steps 1 and 2 are required only when the low-speed (OSC1) oscillation circuit is inactive.
- **Notes:** Use separate instructions to switch from OSC3 to OSC1 and turn the OSC3 oscillation off. If these operations are processed simultaneously using one instruction, the CPU may operate erratically.
 - Make sure the operation of the peripheral circuits, such as the programmable timer, A/D
 converter, and serial interface, which are clocked by the OSC3 oscillation circuit, is terminated
 before the OSC3 oscillation is turned off in order to prevent them from operating erratically.

Procedure for switching over from the OSC1 clock to the OSC3 clock

- 1. Turn on the high-speed (OSC3) oscillation circuit (by writing "1" to SOSC3).
- 2. Wait until the OSC3 oscillation stabilizes (10 ms or more for a 3.3-V crystal resonator).
- 3. Switch over the CPU operating clock (by writing "1" to CLKCHG).

Note: The operating clock switchover by CLKCHG is effective only when both oscillation circuits are on and the power-control register protection flag is set to "0b10010110".

Power-Control Register Protection Flag

The power-control register (SOSC1, SOSC3, CLKCHG, CLKDT[1:0]) at address 0x40180, which is used to control the oscillation circuits and the CPU operating clock, is normally disabled against writing in order to prevent it from malfunctioning due to unnecessary writing.

To enable this register for writing, the power-control register protection flag CLGP[7:0] (D[7:0]) / Power-control protection register (0x4019E) must be set to "0b10010110". Note that this setting allows for the power-control register (0x40180) to be written to only once, so all bits of CLGP[7:0] are cleared to "0" when this address is written to. Therefore, CLGP[7:0] must be set to "0b10010110" each time the power-control register (0x40180) is written to. The flag CLGP[7:0] does not affect the readout from the power-control register (0x40180).

Operation in Standby Mode

In HALT mode, which is entered by executing the halt instruction, the low-speed (OSC1) oscillation circuits retains its status before HALT mode is entered. Under normal conditions, therefore, there is no need to control the oscillation circuit before entering or after exiting HALT mode.

The low-speed (OSC1) oscillation circuit does not stop operating in SLEEP mode set by executing the slp (sleep) instruction. Therefore, if the CPU was operating using the OSC1 clock before SLEEP mode was entered, the CPU keeps operating using the OSC1 clock in SLEEP mode.

OSC1 Clock Output to External Devices

The low-speed (OSC1) oscillation clock can be output from the FOSC1 (P14) pin to external devices.

Table 6.2 OSC1 Clock Output Pin

Pin name	I/O	Function	Function select bit
P14/FOSC1/	1/0	I/O port / Low-speed (OSC1) oscillation	CFP14(D4) / P1 function select register (0x402D4)
DCLK		clock output / DCLK signal output	CFEX0 (D0) / Port function extension register (0x402DF)

Setting the clock output pin

The pin used to output the OSC1 clock to external devices is shared with the P14 I/O port and the debug clock signal DCLK.

At cold start, it is set for the DCLK signal output (CFP14 = "0" and CFEX0 = "1"). When using the clock output function, write "1" to CFP14, "0" to CFEX0, and "1" to IOC14 (D4/0x402D6) (refer to "I/O Ports").

At hot start, the pin retains its pre-reset status.

Output control

To start clock output, write "1" to PF1ON (D0) / Clock option register (0x40190). The clock output is stopped by writing "0".

At initial reset, PF1ON is set to "0" (output disabled).



Figure 6.3 OSC1 Clock Output

I/O Memory of Clock Generator

Table 6.3 lists the control bits of clock generator.

Table 6.3 Control Bits of Clock Generator

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
Power control	0040180	D7	CLKDT1	System clock division ratio	С	LKDT[1:0]	Div	vision ratio	0	R/W	
register	(B)	D6	CLKDT0	selection	-	1 1		1/8	0		
	` ,					1 0		1/4			
						0 1		1/2			
					1	0 0		1/1			
		D5	PSCON	Prescaler On/Off control	1	On	0	Off	1	R/W	
		D4-3	-	reserved		-	-		0	-	Writing 1 not allowed.
		D2	CLKCHG	CPU operating clock switch	1	OSC3	0	OSC1	1	R/W	
		D1	SOSC3	High-speed (OSC3) oscillation On/Off	1	On	0	Off	1	R/W	
		D0	SOSC1	Low-speed (OSC1) oscillation On/Off	1	On	0	Off	1	R/W	
Clock option	0040190	D7-4	_	-		-	_		T -	_	0 when being read.
register	(B)	D3	HLT2OP	HALT clock option	1	On	0	Off	0	R/W	ŭ
Ĭ	, ,	D2	8T1ON	OSC3-stabilize waiting function	1	Off	0	On	1	R/W	
		D1	_	reserved			_		0	_	Do not write 1.
		D0	PF10N	OSC1 external output control	1	On	0	Off	0	R/W	
Power control	004019E	D7	CLGP7	Power control register protect flag	-				0	R/W	
protect register	(B)	D6	CLGP6	. S. S. Sommer regioner protect may	ı	noves the writ	,	,	0	"	
protect register	(5)	D5	CLGP5		ı	power contro			0		
		D4	CLGP4		ı	(40180) and th		-	0		
		D3	CLGP3		١,	gister(0x40190		olook option	0		
		D2	CLGP2		1 1	iting another		ie set the	0		
		D1	CLGP1		ı	ite protection.		.0 001 1110	0		
		D0	CLGP0			no protoction.			0		
P1 function	00402D4	D7	_	reserved	H		_		Ť		0 when being read.
select register	(B)	D6	CFP16	P16 function selection	1	EXCL5	_	P16	0	R/W	o when being read.
Sciect register	(5)	50	0.1.0	To function selection	ļ ·	#DMAEND1	ľ	10	"	10,44	
		D5	CFP15	P15 function selection	1		0	P15	0	R/W	
						#DMAEND0	-				
		D4	CFP14	P14 function selection	1	FOSC1	0	P14	0	R/W	Extended functions
											(0x402DF)
		D3	CFP13	P13 function selection	1	EXCL3	0	P13	0	R/W	
					_	T8UF3	_		L .		ļ
		D2	CFP12	P12 function selection	1	EXCL2	0	P12	0	R/W	
					Ļ.	T8UF2	Ļ	5			
		D1	CFP11	P11 function selection	1	EXCL1	0	P11	0	R/W	
		- Bo	05540	Brot ii l ii		T8UF1	_	D40	-	D 0.44	
		D0	CFP10	P10 function selection	1	EXCL0 T8UF0	0	P10	0	R/W	
					L				<u> </u>	L	
Port function	00402DF	D7	CFEX7	P07 port extended function	1	#DMAEND3	_	P07, etc.	0	R/W	
extension	(B)	D6	CFEX6	P06 port extended function	1	#DMAACK3	-	P06, etc.	0	R/W	
register		D5	CFEX5	P05 port extended function	1	#DMAEND2	_	P05, etc.	0	R/W	
		D4	CFEX4	P04 port extended function	1	#DMAACK2	-	P04, etc.	0	R/W	
		D3	CFEX3	P31 port extended function	1	#GARD	0	P31, etc.	0	R/W	
		D2	CFEX2	P21 port extended function	1	#GAAS	_	P21, etc.	0	R/W	
		D1	CFEX1	P10, P11, P13 port extended	1	DST0	0	P10, etc.	1	R/W	
				function		DST1		P11, etc.			
			05570	Dio Did.	Ļ	DPC0	_	P13, etc.	L.	Dati	
		D0	CFEX0	P12, P14 port extended function	1	DST2	0	P12, etc.	1	R/W	
						DCLK		P14, etc.			

III PERIPHERAL BLOCK: LOW-SPEED (OSC1) OSCILLATION CIRCUIT

SOSC1: Low-speed (OSC1) oscillation control (D0) / Power control register (0x40180)

Turns the low-speed (OSC1) oscillation on or off.

Write "1": OSC1 oscillation turned on Write "0": OSC1 oscillation turned off

Read: Valid

The oscillation of the low-speed (OSC1) oscillation circuit is stopped by writing "0" to SOSC1, and started again by writing "1".

Since a duration of maximum three seconds is required for oscillation to stabilize after the oscillation has been restarted, at least this length of time must pass before the OSC1 clock can be used.

Writing to SOSC1 is allowed only when CLGP[7:0] is set to "0b10010110". Note also that if the CPU is operating using the OSC1 clock, writing "0" to SOSC1 is ignored and the oscillation is not turned off.

At initial reset, SOSC1 is set to "1" (OSC1 oscillation turned on).

CLKCHG: CPU operating clock switch (D2) / Power control register (0x40180)

Selects the CPU operating clock.

Write "1": OSC3 clock Write "0": OSC1 clock Read: Valid

The OSC3 clock is selected as the CPU operating clock by writing "1" to CLKCHG, and OSC1 is selected by writing "0". The operating clock can be switched over in this way only when both the high-speed (OSC3) and low-speed (OSC1) oscillation circuits are on. In addition, writing to CLKCHG is effective only when CLGP[7:0] is set to "0b10010110". Immediately after the oscillation circuit has started oscillating, wait for the oscillation to stabilize before switching over the CPU operating clock.

At initial reset, CLKCHG is set to "1" (OSC3 clock).

For controlling the high-speed (OSC3) oscillation circuit, refer to "CLG (Clock Generator)" in the Core Block.

HLT2OP: HALT clock option (D3) / Clock option register (0x40190)

Select a HALT condition (basic mode or HALT2 mode).

Write "1": HALT2 mode Write "0": Basic mode Read: Valid

When "1" is written to HLT2OP, the CPU will enter HALT2 mode when the HALT instruction is executed. When "0" is written, the CPU will enter basic mode.

Writing to HLT2OP is allowed only when CLGP[7:0] is set to "0b10010110".

At initial reset, HLT2OP is set to "0" (basic mode).

The following shows the operating status in HALT mode (basic mode and HALT2 mode) and SLEEP mode.

Table 6.4 Operating Status in Standby Mode

Standby mode		Operating status	Reactivating factor
HALT mode	Basic mode	 The CPU clock is stopped. (CPU stop status) BCU clock is supplied. (BCU run status) DMA clock is not stopped. (DMA run status) Clocks for the peripheral circuits maintain the status before entering HALT mode. (run or stop) The high-speed oscillation circuit maintains the status before entering HALT mode. The low-speed oscillation circuit maintains the status before entering HALT mode. 	Reset, NMI Enabled (not masked) interrupt factors
	HALT2 mode	 The CPU clock is stopped. (CPU stop status) BCU clock is stopped. (BCU stop status) DMA clock is stopped. (DMA stop status) Clocks for the peripheral circuits maintain the status before entering HALT mode. (run or stop) The high-speed oscillation circuit maintains the status before entering HALT mode. The low-speed oscillation circuit maintains the status before entering HALT mode. 	In HALT2 mode, the A/D, SIO, and timers (8-bit and 16-bit) continue operating without stopping, but since the synchronization clock is stopped, these circuits cannot be restarted. A restart is possible only in the case of: Interrupt from input pin Interrupt from clock timer NMI Reset
SLEEP mode		 The CPU clock is stopped. (CPU stop status) BCU clock is stopped. (BCU stop status) Clocks for the peripheral circuits are stopped. The high-speed oscillation circuit is stopped. The low-speed oscillation circuit maintains the status before entering SLEEP mode. 	Clock timer interrupt when the

PF10N: OSC1 external output control (D0) / Clock option register (0x40190)

Turns the low-speed (OSC1) clock output to external devices on or off.

Write "1": On Write "0": Off Read: Valid

The low-speed (OSC1) clock is output from the FOSC1 pin to an external device by writing "1" to PF1ON. However, for this setting to be effective, the P14 pin must be set for the FOSC1 pin by CFP14 and CFEX0.

The clock output is disabled by writing "0".

Writing to PF1ON is allowed only when CLGP[7:0] is set to "0b10010110".

At initial reset, PF1ON is set to "0" (Off).

CLGP7-CLGP0: Power-control register protection flag ([D[7:0]) / Power control protection register (0x4019E)

These bits remove the protection against writing to addresses 0x40180 and 0x40190.

Write "0b10010110": Write protection removed Write other than the above: No operation (write-protected)

Read: Valid

Before writing to address 0x40180 or 0x40190, set CLGP[7:0] to "0b10010110" to remove the protection against writing to that address. This clearing of write protection is effective for only one writing, so the bits are cleared to "0b00000000" by one writing. Therefore, CLGP[7:0] must be set each time the protected address is written to. At initial reset, CLGP is set to "0b00000000" (write-protected).

CFP14: P14 function selection (D4) / P1 function select register (0x402D4)

Selects the pin function of the P14 I/O port.

Write "1": OSC1 clock output pin

Write "0": I/O port pin Read: Invalid

The P14 pin is set for OSC1 clock output (FOSC1) by writing "1" to CFP14.

When used as the FOSC1 output pin, also set IOC14 (D4) in the P1 I/O control register (0x402D6) to "1". At cold start, CFP14 is set to "0" (I/O port pin). At hot start, CFP14 retains its status from before the initial reset.

CFEX0: P12, P14 extended function (D0) / Port function extension register (0x402DF)

Sets whether the function of the P14 pin is to be extended.

Write "1": DCLK output pin
Write "0": P14/FOSC1 output pin

Read: Invalid

When CFEX0 is set to "1", the P14 pin functions as a debug clock DCLK output pin. When CFEX0 = "0", the CFP14 register becomes effective, so the settings of this register determine whether the P14 pin functions as an P14 I/O port or a FOSC1 output pin.

At cold start, CFEX0 is set to "1" (DCLK output pin). At hot start, CFEX0 retains its state from prior to the initial reset.

Programming Notes

- (1) Immediately after the low-speed (OSC1) oscillation circuit is turned on, a certain period of time is required for oscillation to stabilize (3 sec max.). To prevent the device from operating erratically, do not use the clock until its oscillation has stabilized.
- (2) The oscillation circuit used for the CPU operating clock cannot be turned off.
- (3) The CPU operating clock can only be switched over when both the OSC3 and OSC1 oscillation circuits are on. Furthermore, when turning off an oscillation circuit that has become unnecessary as a result of the CPU operating clock switchover, be sure to use separate instructions for switchover and oscillation turnoff. If these two operations are processed simultaneously using one instruction, the CPU may operate erratically.
- (4) If the low-speed (OSC1) oscillation circuit is turned off, all peripheral circuits operated using the OSC1 clock will be inactive.
- (5) If the OSC3 clock is unnecessary, use the OSC1 clock to operate the CPU and turn the high-speed (OSC3) oscillation circuit off. This helps reduce current consumption.
- (6) If the P14/FOSC1/DCLK pin is used as the FOSC1 pin, in addition to setting CFP14 (D4) in 0x402D4 and CFEX0 (D0) in 0x402DF, also set IOC14 (D4) in 0x402D6 to "1" (output).

III-7 CLOCK TIMER

Configuration of Clock Timer

The clock timer consists of an 8-bit binary counter that is clocked by a 256-Hz signal derived from the low-speed (OSC1) oscillation clock fOSC1, and second, minute, hour, and day counters, allowing all data (128 Hz to 1 Hz, seconds, minutes, hours, and day) to be read out in a software. It can also generate an interrupt using a 32-Hz, 8-Hz, 2-Hz, or 1-Hz (1-second) signal or when a one-minute, one-hour, or one-day count is up, in addition to generating an alarm at a specified time (minute or hour) or day.

The low-speed (OSC1) oscillation circuit and the clock timer can be kept operating even when the CPU and other internal peripheral circuits are placed in standby mode (HALT or SLEEP).

Normally, this clock timer should be used for a clock and various other clocking functions.

Figure 7.1 shows the structure of the clock timer.

Note: Since the clock timer is driven by a clock originating from the low-speed (OSC1) oscillation circuit, this timer cannot be used unless the low-speed (OSC1) oscillation circuit (32.768 kHz, Typ.) is used.




Figure 7.1 Structure of Clock Timer

Control and Operation of the Clock Timer

Initial setting

At initial reset, the clock timer's counter data, setup contents of alarms, and control bits including RUN/STOP, are not initialized. (This does not include the CPU core power on/off flag TCHVOF or OSC1 auto-off flag TCAOFF.)

Therefore, when using the clock timer, initialize it as follows:

- 1. Before you start setting up, stop the clock timer and disable the clock timer interrupt.
- 2. Reset the counters.
- 3. Preset the minute, hour, and day data (only when necessary).
- 4. Select an interrupt factor.
- 5. Select the alarm function.
- 6. Enable the interrupt.
- 7. Start the clock timer.

The following shows how to set and control each of the above. For details on interrupt control, refer to "Interrupt Function".

Resetting the counters

Each counter of the clock timer can only be reset to "0" in the software. Note that they are not reset by an initial reset or the auto-off function.

To reset the clock timer, write "1" to TCRST (D1) / Clock timer Run/Stop register (0x40151). Note, however, that this reset input is accepted only when the clock timer is inactive, and is ignored when the timer is operating.

- Notes: The clock timer reset bit TCRST and the clock timer RUN/STOP control bit TCRUN are located at the same address (0x40151). However, the clock timer cannot be reset at the same time it is set to RUN by writing "1" to both. In this case, the reset input is ignored and the timer starts counting up from the counter values then in effect. Always make sure TCRUN = "0" before resetting the timer.
 - When the counters are cleared as the clock timer is reset, an interrupt may be generated
 depending on the timer settings. Therefore, first disable the clock timer interrupt before resetting
 the clock timer, and after resetting the clock timer, reset the interrupt factor flag, interrupt factor
 generation flag, and alarm factor generation flag.

Presetting minute, hour, and day data

The clock timer's minute, hour, and day counters have a data preset function, enabling the desired time and day to be set.

	Table 7.1	Presetting the Counters
--	-----------	-------------------------

Counter	Data register						
Minute counter	TCHD[5:0] (D[5:0]) / Clock timer minute register (0x40155)	0 to 59					
Hour counter	TCDD[4:0] (D[4:0]) / Clock timer hour register (0x40156)	0 to 23					
Day counter	TCND[15:0](D[7:0]) / Clock timer day (high-order) register (0x40158)	0 to 65535					
-	(D[7:0]) / Clock timer day (low-order) register (0x40157)						

When using the clock timer as an RTC, be sure to set these counter values before starting operating of the clock timer. For the day counter, set a number of days starting from the reference day (e.g., January 1, 1990).

RUN/STOP the clock timer

The clock timer starts counting when "1" is written to TCRUN (D0) / Clock timer Run/Stop register (0x40151) and stops counting when "0" is written.

When the clock timer is made to RUN, the 256-Hz clock input is enabled at a falling edge of the low-speed (OSC1) oscillation clock pulse, and the 8-bit binary counter counts up at each falling edge of this 256-Hz clock. Figure 7.2 shows the operation of the 8-bit binary counter.




Figure 7.2 Timing Chart of 8-Bit Binary Counter

The 8-bit binary counter outputs a 1-Hz signal in its final stage.

The second counter counts the 1-Hz signal thus output. When it counts 60 seconds, the counter outputs a 60-second signal and is reset to 0 seconds.

Similarly, the minute and hour counters count 60 minutes and 24 hours, respectively, using the signals output by each preceding counter.

The day counter is a 16-bit binary counter and can count up to 65,536 days using the 24-hour signal output by the hour counter.

One of the following signals output by each counter can be selected to generate an interrupt:

32 Hz, 8 Hz, 2 Hz, 1 Hz (1 second), 1 minute, 1 hour, 1 day

If "0" is written to TCRUN, the clock timer is stopped at a rising edge of the low-speed (OSC1) oscillation clock to prevent device malfunction caused by the concurrent termination of counting (falling edge of the 256-Hz clock).

Even when the clock timer is stopped, each counter retains the data set at that point. When the timer is made to RUN again while in that state, each counter restarts counting from the retained value.

Reading out counter data

The data in each counter can be read out in a software as binary data.

	rabio riz reading out obdition bata
Counter	Counter data
1 Hz to 128 Hz	TCD[7:0] (D[7:0]) / Clock timer divider register (0x40153)
Second counter	TCMD[5:0] (D[5:0]) / Clock timer second counter (0x40154)
Minute counter	TCHD[5:0] (D[5:0]) / Clock timer minute counter (0x40155)
Hour counter	TCDD[4:0] (D[4:0]) / Clock timer hour counter (0x40156)
Day counter	TCND[15:0](D[7:0]) / Clock timer day (high-order) counter (0x40158)
	(D[7:0]) / Clock timer day (low-order) counter (0x40157)

Table 7.2 Reading Out Counter Data

Data is read directly from the counter during operation. For this reason, a counter can overflow while reading data from each counter, so the data thus read may not be exact. For example, if the 8-bit binary counter is read at 0xFF and then overflows before reading the next seconds counter, the value of the seconds counter is its count plus the one second that has elapsed since the 8-bit binary counter was read. To prevent this problem, try reading out each counter several times and make sure data has not been modified.

Setting alarm function

The clock timer has an alarm function, enabling an interrupt to be generated at a specified time and day. This specification can be made in minutes, hours, and days for each alarm or a combination of multiple alarms. Use TCASE[2:0] (D[4:2) / Clock timer interrupt control register (0x40152) for this specification.

Table 7.3 Alarm Factor Selection

TCASE2	TCASE1	TCASE0	Alarm factor
Х	Χ	1	Minutes alarm
Х	1	Χ	Hours alarm
1	Χ	Χ	Day alarm
0	0	0	None

For example, if TCASE is set to "001", only a minutes alarm is enabled and an alarm is generated at a specified minute every hour. If TCASE is set to "111", an alarm is generated on each specified day at each specified hour and minute. If alarms are not to be used, set TCASE to "000".

An interrupt can be generated every minute, every hour, and every day through the use of the counter's interrupt function instead of the alarm function.

To specify a day, hours, and minutes, use the registers shown below:

To specify minutes: TCCH[5:0] (D[5:0]) / Minute-comparison data register (90x40159) 0 to 59 minutes* To specify hours: <math display="block">TCCD[4:0] (D[4:0]) / Hour-comparison data register (0x4015A) 0 to 23 hours* TCCN4[4:0] (D[4:0]) / Day-comparison data register 0x4015B) 0 to 31 days after

* The minute-comparison data register (6 bits) and hour-comparison data register (5 bits) can be set for up to 63 minutes and 31 hours, respectively. Note that even when the data set in these registers exceeds 59 minutes or 23 hours, the data is not considered invalid.

The values set in these registers are compared with those of each counter, and when they match, the alarm factor generation flag TCAF (D0) / Clock timer interrupt control register (0x40152) is set to "1". If clock timer interrupts have been enabled using the interrupt controller, an interrupt is generated when the flag is set. The day-comparison data register is a 5-bit register, and its value is compared with the five low-order bits of the day counter. Therefore, an alarm can be generated for up to 31 days after the register is set.

Interrupt Function

Clock timer interrupt factors

The clock timer can generate an interrupt using a 32-Hz, 8-Hz, 2-Hz, 1-Hz (1-second), 1-minute, 1-hour, or 1-day signal. The interrupt factor to be used from among these signals can be selected using the interrupt factor selection bit TCISE[2:0] (D[7:5]) / Clock timer interrupt control register (0x40152).

Table 7.4 Selecting Interrupt Factor

TCISE2	TCISE1	TCISE0	Interrupt factor
1	1	1	None
1	1	0	1 day
1	0	1	1 hour
1	0	0	1 minute
0	1	1	1 Hz
0	1	0	2 Hz
0	0	1	8 Hz
0	0	0	32 Hz

An interrupt factor is generated at intervals of a selected signal (each falling edge of the signal).

If interrupts based on these signals are not to be used, set TCISE to "111".

When a selected interrupt factor is generated, the interrupt factor generation flag TCIF (D1) / Clock timer interrupt control register (0x40152) is set to "1". At the same time, the clock timer interrupt factor flag FCTM (D1) / Port input 4–7, clock timer, A/D interrupt factor flag register (0x40287) also is set to "1". At this time, if the interrupt conditions set by the interrupt control registers are met, an interrupt to the CPU is generated. An interrupt can be generated on a specified alarm day at a specified time as described in the preceding section.

Interrupts generated by a signal and those generated by an alarm can both be used. However, since the clock timer has only one interrupt factor flag, it is the same interrupt that is generated by the timer. Therefore, if both types of interrupts are used, when an interrupt occurs, read the interrupt factor generation flag TCIF and alarm factor generation flag TCAF to determine which factor has generated the interrupt.

Once the factor generation flag is set to "1", it remains set until it is reset by writing "1" in the software. After confirming that the flag is set, write "1" to reset it.

The interrupt factor generation flag TCIF and alarm factor generation flag TCAF should be reset after at least 4 ms have passed from generation of an interrupt or an alarm.

Note: To prevent generation of an unwanted interrupt, disable the clock timer interrupt before selecting the interrupt and alarm factors. Then, before reenabling the interrupt, reset each factor generation flag and the interrupt factor flag.

Control registers of the interrupt controller

The following lists the clock timer interrupt control registers:

Interrupt factor flag: FCTM (D1) / Port input 4–7, clock timer, A/D interrupt factor flag register (0x40287)

Interrupt enable: ECTM (D1) / Port input 4–7, clock timer, A/D interrupt enable register (0x40277)

Interrupt level: PCTM[2:0] (D[2:0]) / Clock timer interrupt priority register (0x4026B)

When an interrupt factor occurs, the clock timer sets the interrupt actor flag to "1" as described above. At this time, if the interrupt enable register bit is set to "1", an interrupt request is generated.

Interrupts can be disabled by leaving the interrupt enable register bit reset to "0". The interrupt factor flag is always set to "1" when an interrupt factor is generated, regardless of the setting of the interrupt enable register (even when it is set to "0").

The interrupt priority register sets the priority levels (0 to 7) of interrupts. An interrupt request to the CPU is accepted on the condition that no other interrupt request has been generated that is of a higher priority.

It is only when the PSR's IE bit = "1" (interrupts enabled) and the set value of the IL is smaller than the clock timer interrupt level set by the interrupt priority register that a clock timer interrupt request is actually accepted by the CPU.

For details on these interrupt control registers, as well as the device operation when an interrupt has occurred, refer to "ITC (Interrupt Controller)".

Note that the clock timer interrupt factor does not have a function to invoke an intelligent DMA.

Trap vectors

The trap vector addresses for the clock-timer interrupt by default are set as shown below: 0x0C00104

The trap table base address can be changed using the TTBR registers (0x48134 to 0x48137).

Examples of Use of Clock Timer

The following shows examples of use of the clock timer and how to control the timer in each case.

To use the clock timer as a timer/counter

Example in which while the CPU is inactive, the clock timer is kept operating in order to start again the CPU after a specified length of time has elapsed (e.g., three days):

- 1. Make sure the low-speed (OSC1) oscillation circuit is oscillating stably (SOSC1 = "1"). Wait for approximately three seconds after the oscillation starts for its oscillation to stabilize.
- 2. Disable the clock timer interrupt using the interrupt controller (ECTM = "0").
- 3. Stop the clock timer and set "3 days" in the day-comparison register (TCRUN = "0", TCCN = "3").
- 4. Choose a "day-specified alarm" using the alarm-factor select bit and set "none" in the interrupt-factor select bit (TCASE = "100", TCISE = "111").
- 5. Reset the interrupt factor and alarm factor generation flags (FCTM = "0", TCAF = "0").
- 6. Reenable the clock timer interrupt using the interrupt controller (ECTM = "1").
- 7. Switch the CPU operating clock to the low-speed (OSC1) clock (CLKCHG = "0").
- 8. Turn off the high-speed (OSC3) oscillation circuit (SOSC3 = "0").
- 9. Reset the clock timer (TCRST = "0").
- 10. Start the clock timer (TCRUN = "1").
- 11. Execute the halt instruction to stop the CPU.

Wait until an interrupt is generated by a day-specified alarm from the clock timer. When an interrupt occurs, the CPU starts up using the OSC1 clock.

12. If necessary, turn on the high-speed (OSC3) oscillation circuit and change the CPU operating clock back to the OSC3 clock.

In the above example, if the device is reset before a three-day period has elapsed, the device operates as follows:

- The CPU starts up using the OSC3 clock.
- The clock timer counters are not reset. They remain in the RUN state.

The time during which the CPU has been idle can be checked by reading out the clock timer counters.

For using the clock timer as RTC

Example in which the clock timer is kept operating and an alarm is generated at 10:00 A.M. every day:

- 1. Disable the clock timer interrupt using the interrupt controller (ECTM = "0").
- 2. Stop the clock timer (TCRUN = "0").
- 3. Reset the clock timer (TCRST = "1").
- 4. Set the current day and time in the minute (TCHD), hour (TCDD), and day (TCND) counters. For the day counter, set a number of days starting from the reference day (e.g., January 1, 1990). When the count is read, it is converted into the current date by the software.
- 5. Set "10:00" in the hour-compare register (TCCD = "0x0A").
- 6. Select an a "hour-specified alarm" using the alarm factor select bit, and set "none" in the interrupt factor select bit (TCASE = "010", TCISE = "111").
- 7. Reset the interrupt factor and alarm-factor generation flags (FCTM = "1", TCAF = "0").
- 8. Reenable the clock timer interrupt using the interrupt controller (ECTM = "1").
- 9. Start the clock timer (TCRUN = "1").

The clock timer is made to generate an interrupt at 10:00 every day by an hour-specified alarm.

In the above example, if any interrupt factor other than an alarm is selected, an interrupt is also generated by that interrupt factor. To determine which factor caused the interrupt generated, read the interrupt factor generation flag TCIF and alarm factor generation flag TCAF. If TCAF is set to 1, the interrupt has been caused by an alarm. If you select an interrupt factor (other than a 1-day factor) along with the hour-specified alarm, the selected interrupt factor occurs at the same time as the alarm factor.

B-III-7-6 EPSON S1C33T01 FUNCTION PART

I/O Memory of Clock Timer

Table 7.5 shows the control bits of the clock timer.

Table 7.5 Control Bits of Clock Timer

Register name	Address	Bit	Name	Function	T			Se	etting	1	Init.	R/W	Remarks
Clock timer	0040151	D7-2	_	reserved	t				_	,	_	-	0 when being read.
Run/Stop	(B)	D1	TCRST	Clock timer reset	1	Res	set		0	Invalid	Х	W	0 when being read.
register	(-)	D0	TCRUN	Clock timer Run/Stop control	1	_			0	Stop	X	R/W	o mion boing road.
Clock timer	0040152	D7	TCISE2	Clock timer interrupt factor	+	CISE		·01 [rrupt factor	Х	R/W	
interrupt	(B)	D6	TCISE1	selection	1		- -	1	mic	None	X		
control register	` ′	D5	TCISE0		1		- 1	0		Day	Х		
					1	0)	1		Hour			
					1	0)	0		Minute			
					0	1		1		1 Hz			
					0	1		0		2 Hz			
					0			1		8 Hz			
					0	_	_	0		32 Hz	.,		
		D4	TCASE2	Clock timer alarm factor selection	-	CASE	-		Ala	arm factor	X	R/W	
		D3 D2	TCASE1 TCASE0		1 X		- 1	X X		Day Hour	X		
		D2	TOAGLU		l^	- 1	- 1	1		Minute	^		
					0			0		None			
		D1	TCIF	Interrupt factor generation flag	1		_	ated	0	Not generated	Х	R/W	Reset by writing 1.
		D0	TCAF	Alarm factor generation flag	1	_		ated	_	Not generated	Х	R/W	Reset by writing 1.
Clock timer	0040153	D7	TCD7	Clock timer data 1 Hz	1	Hig			0	Low	Х	R	
divider register	(B)	D6	TCD6	Clock timer data 2 Hz	1	Hig			0	Low	Х	R	
		D5	TCD5	Clock timer data 4 Hz	1	Hig	h		0	Low	Х	R	
		D4	TCD4	Clock timer data 8 Hz	1	Hig	h		0	Low	Х	R	
		D3	TCD3	Clock timer data 16 Hz	1	Hig			0	Low	Х	R	
		D2	TCD2	Clock timer data 32 Hz	1	Hig			0	Low	X	R	
		D1	TCD1	Clock timer data 64 Hz	1	Hig			0	Low	X	R	
0	0040454	D0	TCD0	Clock timer data 128 Hz	1	Hig	n		0	Low	Х	R	
Clock timer second	0040154	D7–6 D5	TCMD5	reserved Clock timer second counter data	+-		0.4	to EC	_	onds	X	R	0 when being read.
register	(B)	D3	TCMD3	TCMD5 = MSB			U	10 58	3 500	ulius	X	K	
register		D3	TCMD3	TCMD0 = LSB							X		
		D2	TCMD2	1 0 11 20 2 20 2							X		
		D1	TCMD1								Х		
		D0	TCMD0								Х		
Clock timer	0040155	D7-6	-	reserved	T				_		_	-	0 when being read.
minute register	(B)	D5	TCHD5	Clock timer minute counter data			0	to 59	9 mir	utes	Х	R/W	
		D4	TCHD4	TCHD5 = MSB							Х		
		D3	TCHD3	TCHD0 = LSB							X		
		D2	TCHD2								X		
		D1 D0	TCHD1 TCHD0								X X		
Clask times	0040156	D7-5	TOTIDO	recented.	+						_		O when being read
Clock timer hour register	(B)	D7-5	TCDD4	reserved Clock timer hour counter data	+) to 2	23 hc	uirs	X	R/W	0 when being read.
	(-)	D3	TCDD3	TCDD4 = MSB			·		-0		X		
		D2	TCDD2	TCDD0 = LSB							Х		
		D1	TCDD1								Х		
		D0	TCDD0								Х		
Clock timer	0040157	D7	TCND7	Clock timer day counter data			0 t	to 65	5535	days	Х	R/W	
day (low-order)	(B)	D6	TCND6	(low-order 8 bits)		(low-order 8 bits)		B bits)	Х				
register		D5	TCND5	TCND0 = LSB							Х		
		D4	TCND4								X		
		D3 D2	TCND3								X X		
		D2 D1	TCND2 TCND1								X		
		D0	TCND1								x		
Clock timer	0040158	D7	TCND15	Clock timer day counter data	t		O t	to 65	5535	days	X	R/W	
day (high-	(B)	D6	TCND13	(high-order 8 bits)						B bits)	X	.,, ,,	
order) register	`´	D5	TCND13	TCND15 = MSB				- "		,	Х		
		D4	TCND12								Х		
		D3	TCND11								Х		
		D2	TCND10								Х		
		D1	TCND9								Х		
		D0	TCND8		1_						Х		

Table 7.5 Control Bits of Clock Timer (continue)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
Clock timer	0040159	D7-6	-	reserved		-	_		_	_	0 when being read.
minute	(B)	D5	TCCH5	Clock timer minute comparison		0 to 59	mir	utes	Х	R/W	
comparison		D4	тссн4	data	(N	lote) Can be :	set	within 0-63.	Х		
register		D3	тссн3	TCCH5 = MSB					Х		
		D2	TCCH2	TCCH0 = LSB					Х		
		D1	TCCH1						Х		
		D0	TCCH0						Х		
Clock timer	004015A	D7-5	-	reserved		-	_		-	-	0 when being read.
hour	(B)	D4	TCCD4	Clock timer hour comparison data		0 to 23	3 ho	ours	Χ	R/W	
comparison		D3	TCCD3	TCCD4 = MSB	(N	lote) Can be	set	within 0-31.	Х		
register		D2	TCCD2	TCCD0 = LSB					Х		
		D1	TCCD1						Х		
		D0	TCCD0						Х		
Clock timer	004015B	D7-5	-	reserved		-	_		-	-	0 when being read.
day	(B)	D4	TCCN4	Clock timer day comparison data		0 to 3	1 d	ays	Х	R/W	Compared with
comparison		D3	TCCN3	TCCN4 = MSB					Х		TCND[4:0].
register		D2	TCCN2	TCCN0 = LSB					Х		
		D1	TCCN1						Х		
		D0	TCCN0						Х		
Clock timer	004026B	D7-3	-	reserved		-	_		_	_	Writing 1 not allowed.
interrupt	(B)	D2	PCTM2	Clock timer interrupt level		0 t	o 7		Χ	R/W	
priority register		D1	PCTM1						Х		
		D0	PCTM0						Χ		
Port input 4-7,	0040277	D7-6	-	reserved		-	_		_	-	0 when being read.
clock timer,	(B)	D5	EP7	Port input 7	1	Enabled	0	Disabled	0	R/W	
A/D interrupt		D4	EP6	Port input 6	1				0	R/W	
enable register		D3	EP5	Port input 5	1				0	R/W	
		D2	EP4	Port input 4					0	R/W	
		D1	ECTM	Clock timer					0	R/W	
		D0	EADE	A/D converter					0	R/W	
Port input 4–7,	0040287	D7-6	-	reserved	_			-	_	0 when being read.	
clock timer, A/D	(B)	D5	FP7	Port input 7	1	Factor is	0	No factor is	Х	R/W	
interrupt factor		D4	FP6	Port input 6]	generated		generated	Х	R/W	
flag register		D3	FP5	Port input 5					Χ	R/W	
		D2	FP4	Port input 4					Χ	R/W	
		D1	FCTM	Clock timer					Χ	R/W	
		D0	FADE	A/D converter	L		L		Х	R/W	

TCRST: Clock timer reset (D1) / Clock timer Run/Stop register (0x40151)

Resets the clock timer.

Write "1": The clock timer is reset

Write "0": Invalid Read: Always "0"

The clock timer is reset by writing "1" to TCRST when the timer is inactive. All timer counters are cleared to "0". The clock timer cannot be reset when in the RUN state, nor can it be reset at the same time it is made to RUN through the execution of one write to address 0x40151. (The clock timer is started, but not reset.) In this case, first reset the clock timer and then use another instruction to RUN the clock timer. When the counters are cleared as the clock timer is reset, an interrupt may be generated, depending on the register settings. Therefore, before resetting the clock timer, first disable the clock timer interrupt, and after resetting the clock timer, reset the interrupt factor flag and the interrupt factor and alarm factor generation flags.

Writing "0" to TCRST results in No Operation. Since this TCRST is a write-only bit, its value when read is always "0".

The clock timer is not reset by an initial reset.

TCRUN: Clock timer RUN/STOP control (D0) / Clock timer Run/Stop register (0x40151)

Controls the RUN/STOP of the clock timer.

Write "1": RUN Write "0": STOP Read: Valid

The clock timer is made to start counting by writing "1" to the TCRUN register and made to stop by writing "0". The timer data is retained even in the STOP state. The timer can also be made to start counting from the retained data by changing its state from STOP to RUN.

The TCRUN register is not initialized at initial reset.

TCD7–TCD0: 1–128 Hz counter data (D[7:0]) / Clock timer divider register (0x40153)
TCMD5–TCMD0: Second counter data (D[5:0]) / Clock timer second register (0x40154)
TCHD5–TCHD0: Minute counter data (D[5:0]) / Clock timer minute register (0x40155)
TCDD4–TCDD0: Hour counter data (D[4:0]) / Clock timer hour register (0x40156)

TCND15-TCND0: Day counter data (D[7:0]) / Clock timer day (high-order) register (0x40158)

(D[7:0]) / Clock timer day (low-order) register (0x40157)

Data can be read out from each counter.

The minute, hour, and day counters allow data to be written to, in addition to being read out.

The 1–128 Hz counter and seconds counter are read-only, so writing to these registers is ignored.

The unused high-order bits at each address of the second, minute, and hour counter data are always "0" when read out.

The counter data is not initialized at initial reset.

TCCH5–TCCH0: Minute-comparison data (D[5:0]) / Clock timer minute-comparison register (0x40159) **TCCD4–TCCD0**: Hour-comparison data (D[4:0]) / Clock timer hour-comparison register (0x4015A) **TCCN4–TCCN0**: Day-comparison data (D[4:0]) / Clock timer day-comparison register (0x4015B)

Set a day on which and a time at which an alarm is to be generated.

The comparison data register corresponding to the alarm factor selected using the TCASE register is compared with the counter data, and when the data matches, an alarm interrupt request is generated.

The day-comparison data is compared with the 5 low-order bits of the day counter.

Each register can be read out.

These registers are not initialized at initial reset.

TCISE2-TCISE0: Interrupt factor selection (D[7:5]) / Clock timer interrupt control register (0x40152)

Selects the factor for which the clock timer interrupt is to be generated.

Table 7.6 Selecting Interrupt Factor

TOLOTO	TOICE4	TOICEA	
TCISE2	TCISE1	TCISE0	Interrupt factor
1	1	1	None
1	1	0	1 day
1	0	1	1 hour
1	0	0	1 minute
0	1	1	1 Hz
0	1	0	2 Hz
0	0	1	8 Hz
0	0	0	32 Hz

When the clock timer interrupt is enabled, an interrupt is generated cyclically at each falling edge of the selected signal. If you the interrupt caused by these factors is not be used set TCISE to "111".

TCISE is not initialized at initial reset.

TCASE2-TCASE0: Alarm factor select register (D[4:2]) / Clock timer interrupt control register (0x40152)

Selects the factor for which an alarm is to be generated.

Table 7.7 Selecting Alarm Factor

TCASE2	TCASE1	TCASE0	Alarm factor	
Х	Χ	1	Minute alarm	
X	1	Χ	Hour alarm	
1	Χ	Χ	Day alarm	
0	0 0		None	

Use the TCASE2, TCASE1, and TCASE0 bits to select a day, hour, and minute alarm, respectively. It is therefore possible to select multiple alarm factors. When one of these bits is set to "1", the contents of the comparison data register that corresponds to the selected alarm factor is compared with the counter. If the comparison data of all selected alarm factors matches the counter data, an alarm interrupt request is generated. The comparison data register from which the alarm factor is unselected by writing "0" is not compared with the counter data. TCASE is not initialized at initial reset.

TCIF: Interrupt factor generation flag (D1) / Clock timer interrupt control register (0x40152)

Indicates whether an interrupt factor has occurred.

Read "1": Interrupt factor has occurred Read "0": No interrupt factor has occurred

Write "1": Flag is reset Write "0": Invalid

TCIF is set to "1" when an interrupt factor selected using TCISE occurs. Since there is only one source for the clock timer interrupt, use this flag to differentiate it from interrupts caused by an alarm.

Once set to "1", TCIF remains set until it is reset by writing "1".

TCIF is not initialized at initial reset.

This bit does not affect generation of an interrupt even if it is set to "1" or "0".

TCAF: Alarm factor generation flag (D0) / Clock timer interrupt control register (0x40152)

Indicates whether an alarm factor has occurred.

Read "1": Alarm factor has occurred Read "0": No alarm factor has occurred

Write "1": Flag is reset Write "0": Invalid

TCAF is set to "1" when all alarm factors selected using the TCASE register occur. Since there is only one source for the clock timer interrupt, use this flag to differentiate it from interrupts due to other interrupt factors.

Once set to "1", TCAF remains set until it is reset by writing "1".

TCAF is not initialized at initial reset.

This bit does not affect generation of an alarm even if it is set to "1" or "0".

PCTM2-PCTM0: Clock timer interrupt level (D[2:0]) / Clock timer interrupt priority register (0x4026B)

Sets the priority level of the clock timer interrupt between 0 and 7.

At initial reset, PCTM becomes indeterminate.

ECTM: Clock timer interrupt enable (D1) / Port input 4-7, clock timer, A/D interrupt enable register (0x40277)

Enables or disables generation of an interrupt to the CPU.

Write "1": Interrupt enabled Write "0": Interrupt disabled

Read: Valid

This bit controls the clock timer interrupt. The interrupt is enabled by setting ECTM to "1" and is disabled by setting it to "0".

At initial reset, ECTM is set to "0" (interrupt disabled).

FCTM: Clock timer interrupt factor flag (D1) / Port input 4–7, clock timer, A/D interrupt factor flag register (0x40287)

Indicates whether the clock timer interrupt factor has occurred.

When read

Read "1": Interrupt factor has occurred Read "0": No interrupt factor has occurred

When written using the reset-only method (default)

Write "1": Interrupt factor flag is reset

Write "0": Invalid

When written using the read/write method

Write "1": Interrupt flag is set

Write "0": Interrupt flag is reset

FCTM is set to "1" when the selected interrupt factor or alarm factor occurs.

At this time, if the following conditions are met, an interrupt to the CPU is generated:

- 1. The corresponding interrupt enable register bit is set to "1".
- 2. No other interrupt request of a higher interrupt priority is generated.
- 3. The IE bit of the PSR is set to "1" (interrupt enabled).
- 4. The corresponding interrupt priority register is set to a value higher than the CPU interrupt level (IL).

The interrupt factor flag is always set to "1" when an interrupt factor occurs, no matter how the interrupt enable and interrupt priority registers are set.

For the next interrupt to be accepted after an interrupt has occurred, it is necessary that the interrupt factor flag be reset, and that the PSR be set again (by setting the IE bit to "1" after setting the IL to a value lower than the level indicated by the interrupt priority register, or by executing the reti instruction).

The interrupt factor flag can be reset only by writing to it in the software. Note that if the PSR is set again to accept generated interrupts (or if the reti instruction is executed) without the interrupt factor flag being reset, the same interrupt occurs again. Note also that the value to be written to reset the flag is "1" when the reset-only method (RSTONLY = "1") is used, and "0" when the read/write method (RSTONLY = "0") is used.

The FCTM flag becomes indeterminate at initial reset, so be sure to reset it in the software.

Programming Notes

- (1) The low-speed (OSC1) oscillation circuit, which is the clock source for the clock timer, requires a muxmum of three seconds for its oscillation to stabilize after it is started up. Therefore, immediately after power-on, wait until the oscillation stabilizes before starting the clock timer.
- (2) At initial reset, the clock timer counter data, the setup contents of alarms, and control bits, including RUN/STOP, are not initialized. Therefore, always initialize the clock timer in the software following poweron.
- (3) The clock timer reset bit TCRST and the clock timer RUN/STOP control bit TCRUN are located at the same address (0x40151). However, the clock timer cannot be reset at the same time it is set to RUN by writing "1" to both. In this case, the reset input is ignored and the timer starts counting up from the counter values then in effect. When resetting the timer, always make sure TCRUN = "0" (timer stopped).
- (4) When the counters are cleared as the clock timer is reset, an interrupt may be generated depending on the register settings. Therefore, before resetting the clock timer, first disable the clock timer interrupt and, after resetting the clock timer, reset the interrupt factor flag and the interrupt factor generation and alarm factor generation flags.
- (5) To prevent generation of an unwanted interrupt, disable the clock timer interrupt before selecting the interrupt and alarm factors. Then, before reenabling the interrupt, reset each factor generation flag and the interrupt factor flag.
- (6) The interrupt factor flag (FCTM) becomes indeterminate at initial reset. To prevent generation of an unwanted interrupt, be sure to reset the flag in a program.
- (7) To prevent regeneration of interrupts with the same factor after an interrupt has occurred, be sure to reset the interrupt factor flag (FCTM) before setting the PSR again or executing the reti instruction.

III-8 SERIAL INTERFACE

Configuration of Serial Interfaces

Features of Serial Interfaces

The Peripheral Block contains four channels (Ch.0, Ch.3) of serial interfaces, the features of which are described below. The functions of these four serial interfaces are the same.

• A clock-synchronized or asynchronous mode can be selected for the transfer method.

Clock-synchronized mode

Data length: 8 bits, fixed (No start, stop, and parity bits) Receive error: An overrun error can been detected.

Asynchronous mode

Data length: 7 or 8 bits, selectable

Receive error: Overrun, framing, or parity errors can been detected.

Start bit: 1 bit, fixed

Stop bit: 1 or 2 bits, selectable

Parity bit: Even, odd, or none; selectable

Since the transmit and receive units are independent, full-duplex communication is possible.

- Baud-rate setting: Any desired baud rate can be set by selecting the prescaler's division ratio, setting the 8-bit programmable timer, or using external clock input (asynchronous mode only).
- The receive and transmit units are constructed with a double-buffer structure, allowing for successive receive and transmit operations.
- Data transfers using IDMA or HSDMA are possible.
- Three types of interrupts (transmit data empty, receive data full, and receive error) can be generated.

Figure 8.1 shows the configuration of the serial interface (one channel).




Figure 8.1 Configuration of Serial Interface

Note: Ch.0 and Ch.1 have the same configuration and the same function. The signal and control bit names are suffixed by a 0 or a 1 to indicate the channel number, enabling discrimination between channels 0 and 1. In this manual, however, channel numbers 0 and 1 are replaced with "x" unless discrimination is necessary, because explanations are common to both channels.

I/O Pins of Serial Interface

Table 8.1 lists the I/O pins used by the serial interface.

Table 8.1 Serial-Interface Pin Configuration

Pin name I/O Function		Function	Function select bit			
P00/SIN0	I/O	I/O port / Serial IF Ch.0 data input	CFP00(D0)/P0 function select register(0x402D0)			
P01/SOUT0	I/O	I/O port / Serial IF Ch.0 data output	CFP01(D1)/P0 function select register(0x402D0)			
P02/#SCLK0	I/O	I/O port / Serial IF Ch.0 clock input/output	CFP02(D2)/P0 function select register(0x402D0)			
P03/#SRDY0	I/O	I/O port / Serial IF Ch.0 ready input/output	CFP03(D3)/P0 function select register(0x402D0)			
P04/SIN1/	I/O	I/O port / Serial IF Ch.1 data input	CFP04(D4)/P0 function select register(0x402D0)			
#DMAACK2			CFEX4(D4)/Port function extension register(0x402DF)			
P05/SOUT1/	I/O	I/O port / Serial IF Ch.1 data output	CFP05(D5)/P0 function select register(0x402D0)			
#DMAEND2			CFEX5(D5)/Port function extension register(0x402DF)			
P06/#SCLK1/	I/O	I/O port / Serial IF Ch.1 clock input/output	CFP06(D6)/P0 function select register(0x402D0)			
#DMAACK3			CFEX6(D6)/Port function extension register(0x402DF)			
P07/#SRDY1/	I/O	I/O port / Serial IF Ch.1 ready input/output	CFP07(D7)/P0 function select register(0x402D0)			
#DMAEND3			CFEX7(D7)/Port function extension register(0x402DF)			
P40/SIN2	I/O	I/O port / Serial IF Ch.2 data input	CFP40(D0)/P4 function select register(0x40300)			
P41/SOUT2	I/O	I/O port / Serial IF Ch.2 data output	CFP41(D1)/P4 function select register(0x40300)			
P42/#SCLK2	I/O	I/O port / Serial IF Ch.2 dock input/output	CFP42(D2)/P4 function select register(0x40300)			
P43/#SRDY2	I/O	I/O port / Serial IF Ch.2 ready input/output	CFP43(D3)/P4 function select register(0x40300)			
P44/SIN3	I/O	I/O port / Serial IF Ch.3 data input	CFP44(D4)/P4 function select register(0x40300)			
P45/SOUT2	I/O	I/O port / Serial IF Ch.3 data output	CFP45(D5)/P4 function select register(0x40300)			
P46/#SCLK3	I/O	I/O port / Serial IF Ch.3 data clock input/output	CFP46(D6)/P4 function select register(0x40300)			
P47/#SRDY3	I/O	I/O port / Serial IF Ch.3 data ready input/output	CFP47(D7)/P4 function select register(0x40300)			

SINx (serial-data input pin)

This pin is used to input serial data to the device, regardless of the transfer mode.

SOUTx (serial-data output pin)

This pin is used to output serial data from the device, regardless of the transfer mode.

#SCLKx (clock input/output pin)

This pin is used to input or output a clock.

In the clock-synchronized slave mode, it is used as a clock input pin; in the clock-synchronized master mode, it is used as a clock output pin.

In the asynchronous mode, this pin is used as clock input when an external clock is used. This pin is not used when the internal clock is used, so it can be used as an I/O port.

#SRDYx (ready-signal input/output pin)

This pin is used to input or output the ready signal that is used in the clock-synchronized mode.

In the clock-synchronized slave mode, it is used as a ready-signal output pin; in the clock-synchronized master mode, it is used as a ready-signal input pin.

This pin is not used in the asynchronous mode, so it can be used as an I/O port.

Method for setting the serial-interface input/output pins

All of the pins used in the serial interface are shared with I/O ports. At cold start, they are all set for I/O port pins P0x (function select bit CFP0x = "0"). When using the serial interface, write "1" to CFP0x for the pin to be used in accordance with the channel and transfer mode used.

Furthermore, the P04–P07 ports that are used for channel 1 may be used for channels 2 and 3 of HSDMA. When using the serial interface Ch.1, fix CFEX[7:4] at "0" (default).

At hot start, the pins retain their status from prior to the reset.

Setting Transfer Mode

The transfer mode of the serial interface can be set using SMDx[1:0] individually for each channel as shown in Table 8.2 below.

Table 8.2 Transfer Mode

SMDx1	SMDx0	Transfer mode			
1	1	8-bit asynchronous mode			
1	0	7-bit asynchronous mode			
0	1	Clock-synchronized slave mode			
0	0	Clock-synchronized master mode			

At initial reset, SMDx becomes indeterminate, so be sure to initialize it in the software.

When using the IrDA interface, set the transfer mode for the asynchronous 7-bit or asynchronous 8-bit mode. The input/output pins are configured differently, depending on the transfer mode. The pin configuration in each mode is shown in Table 8.3.

Table 8.3 Pin Configuration by Transfer Mode

Transfer mode	SINx (P00/P04/P40/P44)	SOUTx (P01/P05/P41/P45)	#SCLKx (P02/P06/P42/P46)	#SRDYx (P03/P07/P43/P47)	
8-bit asynchronous	Data input	Data output	Clock input/P port	P port	
7-bit asynchronous	Data input	Data output	Clock input/P port	P port	
Clock-synchronized slave	Data input	Data output	Clock input	Ready output	
Clock-synchronized master	Data input	Data output	Clock output	Ready input	

All four pins are used in the clock-synchronized mode.

In the asynchronous mode, since #SRDYx is unused, P03 (or P07, P43, P47) can be used as an I/O (P) port. In addition, when an external clock is not used, P02 (or P06, P42, P46) can also be used as an I/O port.

The I/O control and data registers for the I/O ports used in the serial interface can be used as general-purpose read/write registers.

Note: The serial interface IrDA registers (Ch. 0: 0x401E4, Ch. 1: 0x401E9, Ch. 2: 0x401F4, and Ch. 3: 0x401F9) are provided to set up the IrDA interface. Since these bits become indeterminate at initial reset, be sure to initialize them by writing "00" when using as the normal interface or "10" when using as the IrDA interface.

Clock-Synchronized Interface

Outline of Clock-Synchronized Interface

In the clock-synchronized transfer mode, 8 bits of data are synchronized to the common clock on both the transmit and receive sides when the data is transferred. Since the transmit and receive units both have a double-buffer structure, successive transmit and receive operations are possible. Since the clock line is shared between the transmit and receive units, the communication mode is half-duplex.

Master and slave modes

Either clock synchronous master mode or clock synchronous slave mode can be selected with the serial interface control registers (Ch. 0: 0x401E3, Ch. 1: 0x401E8, Ch. 2: 0x401F3, and Ch. 3: 0x401F8).

Clock-synchronized master mode (SMDx[1:0] = "00")

In this mode, clock-synchronized 8-bit serial transfers, in which the serial interface functions as the master, can be performed using the internal clock to synchronize the operation of the internal shift registers.

The synchronizing clock is output from the #SCLKx pin, enabling an external (slave side) serial input/output device to be controlled. The #SRDYx pin is also used to input a signal that indicates whether the external serial input/output device is ready to transmit or receive (when ready in a low level).

Clock-synchronized slave mode (SMDx[1:0] = "01")

In this mode, clock-synchronized 8-bit serial transfers, in which the serial interface functions as a slave, can be performed using the synchronizing clock that is supplied by an external (master side) serial input/output device. The synchronizing clock is input from the #SCLKx pin for use as the synchronizing clock of the serial interface. In addition, a #SRDYx signal indicating whether the serial interface is ready to transmit or receive (when ready in a low level) is output from the #SRDYx pin.

Figure 8.2 shows an example of how the input/output pins are connected in the clock-synchronized mode.




Figure 8.2 Example of Connection in Clock-Synchronized Mode

Clock-synchronized transfer data format

In clock-synchronized transfers, the data format is fixed as shown below.

Data length: 8 bits Start bit: None Stop bit: None Parity bit: None



Figure 8.3 Clock-Synchronized Transfer Data Format

Serial data is transmitted and received starting with the LSB.

Setting Clock-Synchronized Interface

When performing clock-synchronized transfers via the serial interface, the following settings must be made before data transfer is actually begun:

- 1. Setting input/output pins
- 2. Setting the interface mode
- 3. Setting the transfer mode
- 4. Setting the input clock
- 5. Setting interrupts and IDMA/HSDMA

The following explains the content of each setting. For details on interrupt/DMA settings, refer to "Serial Interface Interrupts and DMA".

Note: Always make sure the serial interface is inactive (TXENx and RXENx = "0") before these settings are made. A change of settings during operation may cause a malfunction.

Setting input/output pins

All four pins—SINx, SOUTx, #SCLKx, and #SRDYx—are used in the clock-synchronized mode. To use Ch. 0, write "1111" to CFP0[3:0] (D[3:0]) in the P0 function select register (0x402D0), and to use Ch. 1 write "1111" to CFP0[7:4] (D[7:4]). To use Ch. 2, write "1111" to CFP4[3:0] (D[3:0]) in the P4 function select register (0x40300), and to use Ch. 3 write "1111" to CFP4[7:4] (D[7:4]). Note that it is possible to use all 4 channels.

Setting the interface mode

Select normal interface operation by writing "00" to IrMDx[1:0] (D[1:0]) in the serial interface Ch. x IrDA register (Ch. 0: 0x401E4, Ch. 1: 0x401E9, Ch. 2: 0x401F4, and Ch. 3: 0x401F9). Note that this register sets the interface mode (normal interface or IrDA interface). Since IRMDx[1:0] becomes indeterminate at initial reset, it must be initialized.

Setting the transfer mode

Use SMDx to set the transfer mode of the serial interface as described earlier. When using the serial interface as the master for clock-synchronized transfer, set SMDx[1:0] to "00"; when using the serial interface as a slave, set SMDx[1:0] to "01".

Setting the input clock

Clock-synchronized master mode

This mode operates using an internally derived clock. The clock source for each channel is as follows:

Ch.0: A clock output by 8-bit programmable timer 2

Ch.1: A clock output by 8-bit programmable timer 3

Ch.2: A clock output by 8-bit programmable timer 4

Ch.3: A clock output by 8-bit programmable timer 5

Therefore, in order for the serial interface to be used in the clock-synchronized master mode, the following conditions must be met:

- 1. The prescaler is feeding a clock to 8-bit programmable timer 2 (3, 4, 5).
- 2. The 8-bit programmable timer 2 (3, 4, 5) is generating a clock.

Any desired clock frequency can be selected by setting the division ratio of the prescaler and the reload data of the 8-bit programmable timer as necessary. The relationship between the contents of these settings and the transfer rate is expressed by Eq. 1 below.

To ensure that the duty ratio of the clock to be fed to the serial interface is 50%, the 8-bit programmable timer further divides the underflow signal frequency by 2 internally. This 1/2 frequency division is factored into Eq. 1.

$$RLD = \frac{fPSCIN \times pdr}{2 \times bps} - 1$$
 (Eq. 1)

III PERIPHERAL BLOCK: SERIAL INTERFACE

RLD: Reload data register setup value of the 8-bit programmable timer

fPSCIN: Prescaler input clock frequency (Hz)

bps: Transfer rate (bits/second)pdr: Division ratio of the prescaler

Note: The division ratios selected by the prescaler differ between 8-bit programmable timers 2, 4 and 3, 5 so be careful when setting the ratio.

8-bit programmable timer 2, 4: 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/2048, 1/4096 8-bit programmable timer 3, 5: 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256

For details on how to control the prescaler and 8-bit programmable timers, refer to "Prescaler", and "8-Bit Programmable Timers".

The serial-interface control register contains an SSCKx bit to select the clock source used for the asynchronous mode. Although this bit does not affect the clock in the clock-synchronized mode, its content becomes indeterminate at initial reset. Therefore, be sure to initialize this bit by writing "0" (Internal clock), even when using the serial interface in the clock-synchronized master mode.

· Clock-synchronized slave mode

This mode operates using the clock that is output by the external master. This clock is input from the #SCLK pin.

Therefore, there is no need to control the prescaler or 8-bit programmable timer.

Initialize SSCKx by writing "1" (#SCLKx).

Control and Operation of Clock-Synchronized Transfer

Transmit control

(1) Enabling transmit operation

Use the transmit-enable bit TXENx for transmit control.

Ch.0 transmit-enable: TXEN0 (D7) / Serial I/F Ch.0 control register (0x401E3)

Ch.1 transmit-enable: TXEN1 (D7) / Serial I/F Ch.1 control register (0x401E8)

Ch.2 transmit-enable: TXEN2 (D7) / Serial I/F Ch.2 control register (0x401E3)

Ch.3 transmit-enable: TXEN3 (D7) / Serial I/F Ch.3 control register (0x401E8)

When transmit is enabled by writing "1" to this bit, the clock input to the shift register is enabled (ready for input), thus allowing for data to be transmitted. The synchronizing clock input/output of the #SCLKx pin is also enabled (ready for input/output).

Transmit is disabled by writing "0" to TXENx.

After the P0 function select register is set for the serial interface, the I/O direction of the #SRDY and #SCLK pins are changed at follows:

#SRDY: When slave mode is set, P03 (P07, P43, P47) enters output mode.

Otherwise, P03 (P07) stays in input mode.

#SCLK: When master mode is set, P02 (P06, P42, P46) enters output mode.

Otherwise, P02 (P06, P42, P46) stays in input mode.

Note: In clock-synchronized transfers, the clock line is shared between the transmit and receive units, so the communication mode is half-duplex. Therefore, TXENx and receive-enable bit RXENx cannot be enabled simultaneously. When transmitting data, fix RXENx at "0" and do not change it during a transmit operation.

In addition, make sure TXENx is not set to "0" during a transmit operation.

(2) Transmit procedure

The serial interface contains a transmit shift register and a transmit data register (transmit data buffer), which are provided independently of those used for a receive operation.

Ch.0 transmit data: TXD0[7:0] (D[7:0]) / Serial I/F Ch.0 transmit data register (0x401E0)

Ch.1 transmit data: TXD1[7:0] (D[7:0]) / Serial I/F Ch.1 transmit data register (0x401E5)

Ch.2 transmit data: TXD2[7:0] (D[7:0]) / Serial I/F Ch.2 transmit data register (0x401F0)

Ch.3 transmit data: TXD3[7:0] (D[7:0]) / Serial I/F Ch.3 transmit data register (0x401F5)

The serial interface contains a status bit to indicate the status of the transmit data register.

Ch.0 transmit data buffer empty: TDBE0(D1) / Serial I/F Ch.0 status register (0x401E2)

Ch.1 transmit data buffer empty: TDBE1(D1) / Serial I/F Ch.1 status register (0x401E7)

Ch.2 transmit data buffer empty: TDBE2(D1) / Serial I/F Ch.2 status register (0x401F2)

Ch.3 transmit data buffer empty: TDBE3(D1) / Serial I/F Ch.3 status register (0x401F7)

This bit is reset to "0" by writing data to the transmit-data register, and set to "1" again (buffer empty) when the data is transferred to the shift register.

The serial interface starts transmitting when data is written to the transmit data register.

The transfer status can be checked using the transmit-completion flag (TENDx).

Ch.0 transmit-completion flag: TEND0 (D5) / Serial I/F Ch.0 status register (0x401E2)

Ch.1 transmit-completion flag: TEND1 (D5) / Serial I/F Ch.1 status register (0x401E7)

Ch.2 transmit-completion flag: TEND2 (D5) / Serial I/F Ch.2 status register (0x401F2)

Ch.3 transmit-completion flag: TEND3 (D5) / Serial I/F Ch.3 status register (0x401F7)

This bit goes "1" when data is being transmitted and goes "0" when the transmission has completed.

When data is transmitted successively in clock-synchronized master mode, TENDx maintains "1" until all data is transmitted (Figure 8.4). In slave mode, TENDx goes "0" every time 1-byte data is transmitted (Figure 8.5).

Following explains transmit operation in both the master and slave modes.

· Clock-synchronized master mode

The timing at which the device starts transmitting in the master mode is as follows:

When #SRDY is on a low level while TDBEx = "0" (the transmit-data register contains data written to it) or when TDBEx is set to "0" (data has been written to the transmit-data register) while #SRDY is on a low level. Figure 8.4 shows a transmit timing chart in the clock-synchronized master mode.





Figure 8.4 Transmit Timing Chart in Clock-Synchronized Master Mode

- 1. If the #SRDYx signal from the slave is on a high level, the master waits until it is on a low level (ready to receive).
- 2. If #SRDYx is on a low level, the synchronizing clock input to the serial interface begins. The synchronizing clock is also output from the #SCLKx pin to the slave device.
- 3. The content of the data register is transferred to the shift register synchronously with the first falling edge of the clock. At the same time, the LSB of the data transferred to the shift register is output from the SOUTx pin.
- 4. The data in the shift register is shifted 1 bit by the next falling edge of the clock, and the bit following the LSB is output from SOUTx. This operation is repeated until all 8 bits of data are transmitted.

The slave device must take in each bit synchronously with the rising edges of the synchronizing clock.

Clock-synchronized slave mode

Figure 8.5 shows a transmit timing chart in the clock-synchronized slave mode.



- A First data is written.
- B Next data is written.

Figure 8.5 Transmit Timing Chart in Clock-Synchronized Slave Mode

- 1. After setting the #SRDYx signal to a low level (ready to transmit), the slave waits for clock input from the
- 2. When the synchronizing clock is input from the #SCLKx pin, the content of the data register is transferred to the shift register synchronously with the first falling edge of the clock. At the same time, the LSB of the data transferred to the shift register is output from the SOUTx pin.

The #SRDYx signal is returned to a high level at this point.

- 3. The data in the shift register is shifted 1 bit by the next falling edge of the clock, and the bit following the LSB is output from SOUTx. This operation is repeated until all 8 bits of data are transmitted.
- 4. The #SRDYx signal is set to a low level when the last bit (8th bit) is output from the SOUTx pin.

The master device must take in each bit synchronously with the rising edges of the synchronizing clock.

· Successive transmit operations

When the data in the transmit data register is transferred to the shift register, TDBEx is reset to "1" (buffer empty). Once this occurs, the next transmit data can be written to the transmit data register, even during data transmission.

This allows data to be transmitted successively. The transmit procedure is described above.

When TDBEx is set to "1", a transmit-data empty interrupt factor occurs. Since an interrupt can be generated as set by the interrupt controller, the next piece of transmit data can be written using an interrupt processing routine. In addition, since this interrupt factor can be used to invoke DMA, the data prepared in memory can be transmitted successively to the transmit-data register through DMA transfers.

For details on how to control interrupts and DMA requests, refer to "Serial Interface Interrupts and DMA".

(3) Terminating transmit operation

Upon completion of data transmission, write "0" to the transmit-enable bit TXENx to disable transmit operation.

Receive control

(1) Enabling receive operation

Use the receive-enable bit RXENx for receive control.

Ch.0 receive-enable: RXEN0 (D6) / Serial I/F Ch.0 receive-enable register (0x401E3)

Ch.1 receive-enable: RXEN1 (D6) / Serial I/F Ch.1 receive-enable register (0x401E8)

Ch.2 receive-enable: RXEN2 (D6) / Serial I/F Ch.2 receive-enable register (0x401F3)

Ch.3 receive-enable: RXEN3 (D6) / Serial I/F Ch.3 receive-enable register (0x401F8)

When receive operations are enabled by writing "1" to this bit, clock input to the shift register is enabled (ready for input), thereby starting a data-receive operation. The synchronizing clock input/output on the #SCLKx pin also is enabled (ready for input/output). Receive operations are disabled by writing "0" to RXENx.

After the P0 function select register is set for the serial interface, the I/O direction of the #SRDY and #SCLK pins are changed at follows:

#SRDY: When slave mode is set, P03 (P07) enters output mode.

Otherwise, P03 (P07, P43, P47) stays in input mode.

#SCLK: When master mode is set, P02 (P06, P42, P46) enters output mode.

Otherwise, P02 (P06, P42, P46) stays in input mode.

Note: In clock-synchronized transfers, the clock line is shared between the transmit and receive units, so the communication mode is half-duplex. Therefore, RXENx and transmit-enable bit TXENx cannot be enabled simultaneously. When receiving data, fix TXENx at "0" and do not change it during a receive operation. In addition, make sure RXENx is not set to "0" during a receive operation.

(2) Receive procedure

This serial interface has a receive shift register and a receive data register (receive data buffer) that are provided independently of those used for transmit operations.

Ch.0 receive data: RXD0[7:0] (D[7:0]) / Serial I/F Ch.0 receive data register (0x401E1)

Ch.1 receive data: RXD1[7:0] (D[7:0]) / Serial I/F Ch.1 receive data register (0x401E6)

Ch.2 receive data: RXD2[7:0] (D[7:0]) / Serial I/F Ch.2 receive data register (0x401F1)

Ch.3 receive data: RXD3[7:0] (D[7:0]) / Serial I/F Ch.3 receive data register (0x401F6)

The receive data can be read out from this register.

A status bit is also provided that indicates the status of the receive data register.

Ch.0 receive data buffer full: RDBF0 (D0) / Serial I/F Ch.0 status register (0x401E2)

Ch.1 receive data buffer full: RDBF1 (D0) / Serial I/F Ch.1 status register (0x401E7)

Ch.2 receive data buffer full: RDBF2 (D0) / Serial I/F Ch.2 status register (0x401F2)

Ch.3 receive data buffer full: RDBF3 (D0) / Serial I/F Ch.3 status register (0x401F7)

This bit is set to "1" (buffer full) when the MSB of serial data is received and the data in the shift register is transferred to the receive data register, indicating that the received data can be read out. When the data is read out, the bit is reset to "0".

The following describes a receive operation in the master and slave modes.

· Clock-synchronized master mode

Figure 8.6 shows a receive timing chart in the clock-synchronized master mode.





Figure 8.6 Receive Timing Chart in Clock-Synchronized Master Mode

- 1. If the #SRDYx signal from the slave is on a high level, the master waits until it turns to a low level (ready to receive).
- 2. If #SRDYx is on a low level, synchronizing clock input to the serial interface begins. The synchronizing clock is also output from the #SCLKx pin to the slave device.
- 3. The slave device outputs each bit of data synchronously with the falling edges of the clock. The LSB is output first
- 4. This serial interface takes the SIN input into the shift register at the rising edges of the clock. The data in the shift register is sequentially shifted as bits are taken in. This operation is repeated until the MSB of data is received.
- 5. When the MSB is taken in, the data in the shift register is transferred to the receive data register, enabling the data to be read out.

· Clock-synchronized slave mode

Figure 8.7 shows a receive timing chart in the clock-synchronized slave mode.



A First data is read. C An overrun error occurs because the receive operation has completed when RDBFx = "1". B 3rd data is read. D Send the busy signal to the master device to stop the clock.

Figure 8.7 Receive Timing Chart in Clock-Synchronized Slave Mode

- 1. After setting the #SRDYx signal to a low level (ready to receive), the slave waits for clock input from the master.
- 2. The master device outputs each bit of data synchronously with the falling edges of the clock. The LSB is output first.
- 3. This serial interface takes the SIN input into the shift register at the rising edges of the clock that is input from #SCLKx. The data in the shift register is sequentially shifted as bits are taken in. This operation is repeated until the MSB of data is received.
- 4. When the MSB is taken in, the data in the shift register is transferred to the receive data register, enabling the data to be read out.

Successive receive operations

When the data received in the shift register is transferred to the receive data register, RDBFx is set to "1" (buffer full), indicating that the received data can be read out.

Since the receive data register can be read out while receiving the next data, data can be received successively. The procedure for receiving is described above.

When RDBFx is set to "1", a receive-data full interrupt factor occurs. Since an interrupt can be generated as set by the interrupt controller, the received data can be read by an interrupt processing routine. In addition, since this interrupt factor can be used to invoke DMA, the received data can be received successively in locations prepared in memory through DMA transfers.

For details on how to control interrupts/DMA, refer to "Serial Interface Interrupts and DMA".

(3) Overrun error

If, during successive receive operation, a receive operation for the next data is completed before the receive data register is read out, the receive data register is overwritten with the new data. Therefore, the receive data register must always be read out before a receive operation for the next data is completed.

When the receive data register is overwritten, an overrun error is generated and the overrun error flag is set to "1".

Ch.0 overrun error flag: OER0 (D2) / Serial I/F Ch.0 status register (0x401E2)

Ch.1 overrun error flag: OER1 (D2) / Serial I/F Ch.1 status register (0x401E7)

Ch.2 overrun error flag: OER2 (D2) / Serial I/F Ch.2 status register (0x401F2)

Ch.3 overrun error flag: OER3 (D2) / Serial I/F Ch.3 status register (0x401F7)

Once the overrun error flag is set to "1", it remains set until it is reset by writing "0" to it in the software. The overrun error is one of the receive-error interrupt factors in the serial interface. An interrupt can be generated for this error by setting the interrupt controller as necessary, so that the error can be processed by an interrupt processing routine.

(4) #SRDYx in slave mode

When receive operations are enabled by writing "1" to RXENx, the #SRDYx signal is turned to a low level, thereby indicating to the master device that the slave is ready to receive. When the LSB of serial data is received, #SRDYx is turned to a high level; when the MSB is received, #SRDYx is returned to a low level, in preparation for the next receive operation.

If an overrun error occurs, #SRDYx is turned to a high level (unable to receive) at that point, with receive operations for the following data thus suspended. In this case, #SRDYx is returned to a low by reading out the data overwritten in the receive data register, and if any receive data follows, the slave restarts receiving data.

(5) Terminating receive operation

Upon completion of a data receive operation, write "0" to the receive-enable bit RXENx to disable receive operations.

Asynchronous Interface

Outline of Asynchronous Interface

Asynchronous transfers are performed by adding a start bit and a stop bit to the start and end points of each serial-converted data. With this method, there is no need to use a clock that is fully synchronized on the transmit and receive sides; instead, transfer operations are timed by the start and stop bits added to the start and end points of each data.

In the 8-bit asynchronous mode (SMDx[1:0] = "11"), 8 bits of data can be transferred; in the 7-bit asynchronous mode (SMDx[1:0] = "10"), 7 bits of data can be transferred.

In either mode, it is possible to select the stop-bit length, add a parity bit, and choose between even and odd parity. The start bit is fixed at "1".

The operating clock can be selected between an internal clock generated by an 8-bit programmable timer or an external clock that is input from the #SCLKx pin.

Since the transmit and receive units are both constructed with a double-buffer structure, successive transmit and receive operations are possible. Furthermore, since the transmit and receive units are independent, full-duplex communication in which transmit and receive operations are performed simultaneously is also possible.

Figure 8.8 shows an example of how input/output pins are connected for transfers in the asynchronous mode.




Figure 8.8 Example of Connection in Asynchronous Mode

When the asynchronous mode is selected, it is possible to use the IrDA interface function.

Asynchronous-transfer data format

The data format for asynchronous transfer is shown below.

Data length: 7 or 8 bits (determined by the selected transfer mode)

Start bit: 1 bit, fixed Stop bit: 1 or 2 bits

Parity bit: Even or odd parity, or none




Figure 8.9 Data Format for Asynchronous Transfer

Serial data is transmitted and received, starting with the LSB.

Setting Asynchronous Interface

When performing asynchronous transfer via the serial interface, the following must be done before data transfer can be started:

- 1. Setting input/output pins
- 2. Setting the interface mode
- 3. Setting the transfer mode
- 4. Setting the input clock
- 5. Setting the data format
- 6. Setting interrupt/IDMA/HSDMA

The following describes how to set each of the above. For details on interrupt/DMA settings, refer to "Serial Interface Interrupts and DMA".

Note: Always make sure the serial interface is inactive (TXENx and RXENx = "0") before making these settings. A change in settings during operation may result in a malfunction.

Setting input/output pins

In the asynchronous mode, two pins–SINx and SOUTx–are used. When external clock input is used, one more pin, #SCLKx, is also used.

Set CFP0[7:0] (D[7:0]) / P0 function select register (0x402D0) according to the pins used. (Both channels can be used, if necessary.) Since the #SRDYx pins are not used, P03, CFP4[7:0] (D[7:0]) in the P4 function select register (0x40300), P07, P43, and P47 can be used as shared function I/O ports. When operated from an internal clock, P03, P06, P43, and P46 can also be used as shared function I/O ports.

Setting the interface mode

The IRMDx[1:0] (D[1:0]) field in the serial interface IrDA registers (Ch. 0: 0x401E4, Ch. 1: 0x401E9, Ch. 2: 0x401F4, and Ch. 3: 0x401F9) are provided to set up the IrDA interface. Since IRMDx[1:0] becomes indeterminate at initial reset, initialize it by writing "00" when using the serial interface as a normalinterface, or "10" when using the serial interface as an IrDA interface. This setting must be made before a transfer mode is set.

Setting the transfer mode

Use SMDx to set the transfer mode of the serial interface as described earlier. When using the serial interface in the 8-bit asynchronous mode, set SMDx[1:0] to "11", when using the serial interface in the 7-bit asynchronous mode, set SMDx[1:0] to "10".

Setting the input clock

In the asynchronous mode, the operating clock can be selected between the internal clock and an external clock.

Ch.0 input clock selection: SSCK0 (D2) / Serial I/F Ch.0 control register (0x401E3)

Ch.1 input clock selection: SSCK1 (D2) / Serial I/F Ch.1 control register (0x401E8)

Ch.2 input clock selection: SSCK2 (D2) / Serial I/F Ch.2 control register (0x401F3)

Ch.3 input clock selection: SSCK3 (D2) / Serial I/F Ch.3 control register (0x401F8)

The external clock is selected (input from the #SCLKx pin) by writing "1" to SSCKx, and an internal clock is selected by writing "0".

Note: SSCKx becomes indeterminate at initial reset, so be sure to reset it in the software.

Internal clock

When the internal clock is selected, the serial interface is clocked by a clock generated using an 8-bit programmable timer. The clock source for each channel is as follows:

Ch.0: Clock output by 8-bit programmable timer 2

Ch.1: Clock output by 8-bit programmable timer 3

Ch.2: Clock output by 8-bit programmable timer 4

Ch.3: Clock output by 8-bit programmable timer 5

Therefore, before the internal clock can be used, the following conditions must be met:

- 1. The prescaler is outputting a clock to the 8-bit programmable timer 2 (or 3, 4, 5).
- 2. The 8-bit programmable timer 2 (or 3, 4, 5) is outputting a clock.

Any desired clock frequency can be obtained by setting the prescaler division ratio and the reload data of the 8-bit programmable timer as necessary. The relationship between the contents of these setting and the transfer rate is expressed by Eq. 2.

The 8-bit programmable timer has its underflow signal further divided by 2 internally, in order to ensure that the duty ratio of the clock supplied to the serial interface is 50%.

Furthermore, the clock output by the 8-bit programmable timer is divided by 16 or 8 internally in the serial interface, in order to create a sampling clock (refer to "Sampling clock"). This division ratio must also be considered when setting the transfer rate.

These division ratios are taken into account in Eq. 2.

$$RLD = \frac{fPSCIN \times pdr \times sdr}{2 \times bps} - 1$$
 (Eq. 2)

RLD: Set value of the 8-bit programmable timer's reload data register

fpscin: Prescaler input clock frequency (Hz)

bps: Transfer rate (bits/second)pdr: Division ratio of the prescaler

sdr: Internal division ratio of the serial interface (1/16 or 1/8)

Note: The division ratio selected using the prescaler differs between 8-bit programmable timers 2 and 3, 4,

5. Take this into account when setting a division ratio.

8-bit programmable timer 2, 4: 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/2048, 1/4096

8-bit programmable timer 3, 5: 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256

Table 8.4 shows examples of prescaler division ratios and the reload data settings of the programmable timer, in cases in which the internal division ratio of the serial interface is set to 1/16.

Table 8.4 Example of Transfer Rate Settings

Transfer rate	nsfer rate fpscin = 20 MHz			fpscin = 25 MHz		fpscin = 33 MHz			
(bps)	RLD	pdr	Error (%)	RLD	pdr	Error (%)	RLD	pdr	Error (%)
300	129	1/16	0.16025	162	1/16	-0.14698	216	1/16	0.00640
1200	129	1/4	0.16025	162	1/4	-0.14698	216	1/4	0.00640
2400	129	1/2	0.16025	162	1/2	-0.14698	216	1/2	0.00640
4800	64	1/2	0.16025	80	1/2	-0.46939	108	1/2	-0.45234
9600	32	1/2	-1.35732	40	1/2	-0.75584	53	1/2	0.46939
14400	21	1/2	-1.35732	13	1/4	-3.11880	35	1/2	0.46939
28800	10	1/2	-1.35732	13	1/2	-3.11880	17	1/2	0.46939

Make sure the error is within 1%. Calculate the error using the following equation:

Error = {
$$\frac{\text{fPSCIN} \times \text{pdr}}{(\text{RLD} + 1) \times 32 \times \text{bps}}$$
 -1 } \times 100 [%]

For details on how to control the prescaler and 8-bit programmable timers, refer to "Prescaler" and "8-Bit Programmable Timers".

External clock

When an external clock is selected, the serial interface is clocked by a clock input from the #SCLKx pin. Therefore, there is no need to control the prescaler and 8-bit programmable timers.

Any desired clock frequency can be set. The clock input from the #SCLKx pin is internally divided by 16 or 8 in the serial interface, in order to create a sampling clock (refer to "Sampling clock"). This division ratio must also be considered when setting the transfer rate.

Sampling clock

In the asynchronous mode, TCLK (the clock output by the 8-bit programmable timer or input from the #SCLKx pin) is internally divided in the serial interface, in order to create a sampling clock.

A 1/16 division ratio is selected by writing "1" to DIVMDx, and a 1/8 ratio is selected by writing "0".

Ch.0 clock division ratio selection: DIVMD0 (D4) / Serial I/F Ch.0 IrDA register (0x401E4)

Ch.1 clock division ratio selection: DIVMD1 (D4) / Serial I/F Ch.1 IrDA register (0x401E9)

Ch.2 clock division ratio selection: DIVMD2 (D4) / Serial I/F Ch.2 IrDA register (0x401F4)

Ch.3 clock division ratio selection: DIVMD3 (D4) / Serial I/F Ch.3 IrDA register (0x401F9)

Note: The DIVMDx bit becomes indeterminate at initial reset, so be sure to reset it in the software. Settings of this bit are valid only in the asynchronous mode (and when using the IrDA interface).




Figure 8.10 Sampling Clock for Asynchronous Receive Operation (when 1/16 division is selected)

As shown in Figure 8.10, the sampling clock is created by dividing TCLK by 16 (or 8). Its duty ratio (low: high ratio) is 6:10 (or 2:6 when divided by 8), and not 50%. Since the receive data is sampled in the middle point of each bit, the sampling clock recognizes the start bit first, and then changes the level from high to low at the second falling edge of TCLK. And at the 8th (4th for 1/8) falling edge of TCLK, it changes the level from low to high. This change in levels is repeated for the following bits of data:

Each bit of data is sampled at each rising edge of this sampling clock. When the stop bit is sampled, the sampling clock is fixed at high level until the next start bit is sampled.

If the SINx pin is returned to high level at the second falling edge of TCLK when it recognize the start bit, the data is assumed to be noise, and generation of the sampling clock is stopped.

If the SINx pin is not on a low level when the start bit is sampled at the 8th (4th for 1/8) clock, such as when the baud rate is not matched between the transmit and receive units, the serial interface stops sampling the following data and returns to a start-bit detection mode. In this case, no error is generated.




Figure 8.11 Sampling Clock for Asynchronous Transmit Operation (when 1/16 division is selected)

When transmitting data, a sampling clock of a 50% duty cycle is generated from TCLK by dividing it by 16 (or 8), and each bit of data is output synchronously with this clock.

Setting the data format

Parity enable

In the asynchronous mode, the data length is 7 or 8 bits as determined by the transfer mode set. The start bit is fixed at 1.

The stop and parity bits can be set as shown in the Table 8.5 using the following control bits:

Stop-bit selection Ch.0: STPB0 (D3) / Serial I/F Ch.0 control register (0x401E3)

Ch.1: STPB1 (D3) / Serial I/F Ch.1 control register (0x401E8)

Ch.2: STPB2 (D3) / Serial I/F Ch.2 control register (0x401F3)

Ch.3: STPB3 (D3) / Serial I/F Ch.3 control register (0x401F8)

Ch.0: EPR0 (D5) / Serial I/F Ch.0 control register (0x401E3)

Ch.1: EPR1 (D5) / Serial I/F Ch.1 control register (0x401E8)

Ch.2: EPR2 (D5) / Serial I/F Ch.2 control register (0x401F3) Ch.3: EPR3 (D5) / Serial I/F Ch.3 control register (0x401F8)

Ch.0: PMD0 (D4) / Serial I/F Ch.0 control register (0x401E3)

Parity-mode selection Ch.1: PMD1 (D4) / Serial I/F Ch.1 control register (0x401E8)

Ch.2: PMD2 (D4) / Serial I/F Ch.2 control register (0x401F3)

Ch.3: PMD3 (D4) / Serial I/F Ch.3 control register (0x401F8)

Table 8.5 Stop Bit and Parity Bit Settings

STPBx	EPRx	PMDx	Stop bit	Parity bit
1	1	1	2 bits	Odd
		0	2 bits	Even
	0	*	2 bits	None
0	1	1	1 bit	Odd
		0	1 bit	Even
	0	*	1 bit	Non

^{*} Setting PMDx is invalid when EPRx = "0".

Note: These bits become indeterminate at initial reset, so be sure to initialize them in the software.

Control and Operation of Asynchronous Transfer

Transmit control

(1) Enabling transmit operation

Use the transmit-enable bit TXENx for transmit control.

Ch.0 transmit-enable: TXEN0 (D7) / Serial I/F Ch.0 control register (0x401E3)

Ch.1 transmit-enable: TXEN1 (D7) / Serial I/F Ch.1 control register (0x401E8)

Ch.2 transmit-enable: TXEN2 (D7) / Serial I/F Ch.2 control register (0x401E3) Ch.3 transmit-enable: TXEN3 (D7) / Serial I/F Ch.3 control register (0x401E8)

When transmit is analysed by writing "1" to this hit the glocal input to the chift register

When transmit is enabled by writing "1" to this bit, the clock input to the shift register is enabled (ready for input), thus allowing data to be transmitted.

Transmit is disabled by writing "0" to TXENx.

Note: Do not set TXENx to "0" during a transmit operation.

(2) Transmit procedure

The serial interface has a transmit shift register and a transmit data register (transmit data buffer) that are provided independently of those used for receive operations.

Ch.0 transmit data: TXD0[7:0] (D[7:0]) / Serial I/F Ch.0 transmit data register (0x401E0)

Ch.1 transmit data: TXD1[7:0] (D[7:0]) / Serial I/F Ch.1 transmit data register (0x401E5)

Ch.2 transmit data: TXD2[7:0] (D[7:0]) / Serial I/F Ch.2 transmit data register (0x401F0)

Ch.3 transmit data: TXD3[7:0] (D[7:0]) / Serial I/F Ch.3 transmit data register (0x401F5)

The serial interface starts a transmit operation by writing data to this register. In the 7-bit asynchronous mode, bit 7 (MSB) in each register is ignored.

The serial interface also contains a status bit to indicate the status of the transmit data register.

Ch.0 transmit data buffer empty: TDBE0 (D1) / Serial I/F Ch.0 status register (0x401E2)

Ch.1 transmit data buffer empty: TDBE1 (D1) / Serial I/F Ch.1 status register (0x401E7)

Ch.2 transmit data buffer empty: TDBE2 (D1) / Serial I/F Ch.2 status register (0x401F2)

Ch.3 transmit data buffer empty: TDBE3 (D1) / Serial I/F Ch.3 status register (0x401F7)

This bit is reset to "0" by writing data to the transmit data register, and set back to "1" (buffer empty) when the data is transferred to the shift register. The transfer begins when the serial interface starts sending the start bit.

The transfer status can be checked using the transmit-completion flag (TENDx).

Ch.0 transmit-completion flag: TEND0 (D5) / Serial I/F Ch.0 status register (0x401E2)

Ch.1 transmit-completion flag: TEND1 (D5) / Serial I/F Ch.1 status register (0x401E7)

Ch.2 transmit-completion flag: TEND2 (D5) / Serial I/F Ch.2 status register (0x401F2)

Ch.3 transmit-completion flag: TEND3 (D5) / Serial I/F Ch.3 status register (0x401F7)

This bit goes "1" when data is being transmitted and goes "0" when the transmission has completed.

When data is transmitted successively in asynchronous mode, TENDx maintains "1" until all data is transmitted.

Figure 8.12 shows a transmit timing chart in the asynchronous mode.

Example: Data length 8 bits
Stop bit 1 bit
Parity bit Included




Figure 8.12 Transmit Timing Chart in Asynchronous Mode

- 1. The contents of the data register are transferred to the shift register synchronously with the first falling edge of the sampling clock. At the same time, the SOUTx pin is setting to a low level to send the start bit.
- 2. Each bit of data in the shift register is transmitted beginning with the LSB at each falling edge of the subsequent sampling clock. This operation is repeated until all 8 (or 7) bits of data are transmitted.
- 3. After sending the MSB, the parity bit (if EPRx = "1") and the stop bit are transmitted insuccession.

· Successive transmit operation

When the data in the transmit data register is transferred to the shift register, TDBEx is reset to "1" (buffer empty). Once this occurs, the next transmit data can be written to the transmit data register, even during data transmission.

This allows data to be transmitted successively. The transmit procedure is described above.

When TDBEx is set to "1", a transmit-data empty interrupt factor simultaneously occurs. Since an interrupt can be generated as set by the interrupt controller, the next transmit data can be written using an interrupt processing routine. In addition, since this interrupt factor can be used to invoke IDMA, the data prepared in memory can be transmitted successively to the transmit data register through DMA transfers.

For details on how to control interrupts and IDMA requests, refer to "Serial Interface Interrupts and DMA".

(3) Terminating transmit operations

When data transmission is completed, write "0" to the transmit-enable bit TXENx to disable transmit operations.

Receive control

(1) Enabling receive operations

Use the receive-enable bit RXENx for receive control.

Ch.0 receive-enable: RXEN0 (D6) / Serial I/F Ch.0 control register (0x401E3)

Ch.1 receive-enable: RXEN1 (D6) / Serial I/F Ch.1 control register (0x401E8)

Ch.2 receive-enable: RXEN2 (D6) / Serial I/F Ch.2 control register (0x401F3)

Ch.3 receive-enable: RXEN3 (D6) / Serial I/F Ch.3 control register (0x401F8)

When receiving enabled by writing "1" to this bit, clock input to the shift register is enabled (ready for input), meaning that it is ready to receive data.

Receive operations are disabled by writing "0" to RXENx.

Note: Do not set RXENx to "0" during a receive operation.

1st data

(2) Receive procedure

This serial interface has a receive shift register and a receive data register (receive data buffer) that are provided independently of those used for transmit operations.

Ch.0 receive data: RXD0[7:0] (D[7:0]) / Serial I/F Ch.0 receive data register (0x401E1)

Ch.1 receive data: RXD1[7:0] (D[7:0]) / Serial I/F Ch.1 receive data register (0x401E6)

Ch.2 receive data: RXD2[7:0] (D[7:0]) / Serial I/F Ch.2 receive data register (0x401F1)

Ch.3 receive data: RXD3[7:0] (D[7:0]) / Serial I/F Ch.3 receive data register (0x401F6)

Receive data can be read out from this register.

Example: Data length 8 bits

RXDx

A status bit is also provided to indicate the status of the receive data register.

Ch.0 receive data buffer full: RDBF0 (D0) / Serial I/F Ch.0 status register (0x401E2)

Ch.1 receive data buffer full: RDBF1 (D0) / Serial I/F Ch.1 status register (0x401E7)

Ch.2 receive data buffer full: RDBF2 (D0) / Serial I/F Ch.2 status register (0x401F2)

Ch.3 receive data buffer full: RDBF3 (D0) / Serial I/F Ch.3 status register (0x401F7)

This bit is set to "1" (buffer full) when data is transferred from the shift register to the receive data register after the stop bit is sampled (the second bit if two stop bits are used), indicating that the received data can be read out. When the data is read out, the bit is reset to "0".

Figure 8.13 shows a receive timing chart in the asynchronous mode.

Stop bit 1 bit
Parity bit Included

Sampling clock

SOUTx S1 D0 D1 D2 D3 D4 D5 D6 D7 P S2 S1 D0 D1

RDBFx

S1 Start bit P Parity bit Receive-buffer full S2 Stop bit A First data is read.

Figure 8.13 Receive Timing Chart in Asynchronous Mode

- 1. The serial interface starts sampling when the start bit is input (SINx = low).
- When the start bit is sampled at the first rising edge of the sampling clock, each bit of receive data is taken into the shift register, beginning with the LSB at each rising edge of the subsequent clock. This operation is repeated until the MSB of data is received.
- 3. When the MSB is taken in, the parity bit that follows is also taken in (if EPRx = "1").
- 4. When the stop bit is sampled, the data in the shift register is transferred to the receive data register, enabling the data to be read out.

The parity is checked when data is transferred to the receive data register (if EPRx = "1").

Note: The receive operation is terminated when the first stop bit is sampled even if the stop bit is configured with two bits.

· Successive receive operations

When the data received in the shift register is transferred to the receive data register, RDBFx is set to "1" (buffer full), indicating that the received data can be read out. Thereafter, data can be received successively because the receive data register can be read out while the next data is received. The procedure for receiving is described above.

When RDBFx is set to "1", a receive-data full interrupt factor occurs. Since an interrupt can be generated as set by the interrupt controller, the received data can be read using an interrupt processing routine. In addition, since this interrupt factor can be used to invoke IDMA, the received data can be received successively in locations prepared in memory through DMA transfers.

For details on how to control interrupts and IDMA requests, refer to "Serial Interface Interrupts and DMA".

(3) Receive errors

Three types of receive errors can be detected when receiving data in the asynchronous mode.

Since an interrupt can be generated by setting the interrupt controller, the error can be processed using an interrupt processing routine. For details on receive error interrupts, refer to "Serial Interface Interrupts and DMA".

· Parity error

If EPRx is set to "1" (parity added), the parity is checked when data is received.

This parity check is performed when the data received in the shift register is transferred to the receive data register in order to check conformity with PMDx settings (odd or even parity). If any nonconformity is found in this check, a parity error is assumed and the parity error flag is set to "1".

Ch.0 parity error flag: PER0 (D3) / Serial I/F Ch.0 status register (0x401E2)

Ch.1 parity error flag: PER1 (D3) / Serial I/F Ch.1 status register (0x401E7)

Ch.2 parity error flag: PER2 (D3) / Serial I/F Ch.2 status register (0x401F2)

Ch.3 parity error flag: PER3 (D3) / Serial I/F Ch.3 status register (0x401F7)

Even when this error occurs, the received data in error is transferred to the receive data register and the receive operation is continued. However, the content of the received data for which a parity error is flagged cannot be guaranteed.

The PERx flag is reset to "0" by writing "0".

· Framing error

If data with a stop bit = "0" is received, the serial interface assumes that the data is out of synchronization and generates a framing error.

If two stop bits are used, only the first stop bit is checked.

When this error occurs, the framing-error flag is set to "1".

Ch.0 framing-error flag: FER0 (D4) / Serial I/F Ch.0 status register (0x401E2)

Ch.1 framing-error flag: FER1 (D4) / Serial I/F Ch.1 status register (0x401E7)

Ch.2 framing-error flag: FER2 (D4) / Serial I/F Ch.2 status register (0x401F2)

Ch.3 framing-error flag: FER3 (D4) / Serial I/F Ch.3 status register (0x401F7)

Even when this error occurs, the received data in error is transferred to the receive data register and the receive operation is continued. However, the content of the received data for which a framing error is flagged cannot be guaranteed, even if no framing error is found in the following data received.

The FERx flag is reset to "0" by writing "0".

Overrun error

If during successive receive operations, a receive operation for the next data is completed before the receive data register is read out, the receive data register is overwritten with the new data. Therefore, the receive data register must always be read out before a receive operation for the next data is completed.

When the receive data register is overwritten, an overrun error is generated and the overrun-error flag is set to "1".

Ch.0 overrun-error flag: OER0 (D2) / Serial I/F Ch.0 status register (0x401E2)

Ch.1 overrun-error flag: OER1 (D2)/Serial I/F Ch.1 status register (0x401E7)

Ch.2 overrun-error flag: OER2 (D2) / Serial I/F Ch.2 status register (0x401F2)

Ch.3 overrun-error flag: OER3 (D2) / Serial I/F Ch.3 status register (0x401F7)

Even when this error occurs, the received data in error is transferred to the receive data register and the receive operation is continued.

The OERx flag is reset to "0" by writing "0".

(4) Terminating receive operation

When a data receive operation is completed, write "0" to the receive-enable bit RXENx to disable receive operations.

IrDA Interface

Outline of IrDA Interface

Each channel of the serial interface contains a PPM modulator circuit, allowing an infrared-ray communication circuit to be configured based on IrDA 1.0 simply by adding a simple external circuit.




Figure 8.14 Configuration Example of IrDA Interface

This IrDA interface function can be used only when the selected transfer mode is an asynchronous mode. Since the contents of the asynchronous mode are applied directly for the serial-interface functions other than the IrDA interface unit, refer to "Asynchronous Interface", for details on how to set and control the data formats and data transfers.

Setting IrDA Interface

When performing infrared-ray communication, the following settings must be made before communication can be started:

- 1. Setting input/output pins
- 2. Selecting the interface mode (IrDA interface function)
- 3. Setting the transfer mode
- 4. Setting the input clock
- 5. Setting the data format
- 6. Setting the interrupt/IDMA
- 7. Setting the input/output logic

The contents for items 1 through 5 have been explained in connection with the asynchronous interface. For details, refer to "Asynchronous Interface". For details on item 6, refer to "Serial Interface Interrupts and DMA".

Note: Before making these settings, always make sure the serial interface is inactive (TXENx and RXENx are both set to "0"), as a change in settings during operation could cause a malfunction. In addition, be sure to set the transfer mode in (3) and the following items before selecting the IrDA interface function in (2).

Selecting the IrDA interface function

To use the IrDA interface function, select it using the control bits shown below and then set the 8-bit (or 7-bit) asynchronous mode as the transfer mode.

Ch.0 IrDA interface-function selection: IRMD0[1:0] (D[1:0]) / Serial I/F Ch.0 IrDA register (0x401E4)

Ch.1 IrDA interface-function selection: IRMD1[1:0] (D[1:0]) / Serial I/F Ch.1 IrDA register (0x401E9)

Ch.2 IrDA interface-function selection: IRMD2[1:0] (D[1:0]) / Serial I/F Ch.2 IrDA register (0x401F4)

Ch.3 IrDA interface-function selection: IRMD3[1:0] (D[1:0]) / Serial I/F Ch.3 IrDA register (0x401F9)

Table 8.6	Settina of	IrDA	Interface
-----------	------------	------	-----------

IRMDx1	IRMDx0	Interface mode						
1	1	Do not set. (reserved)						
1	0	IrDA 1.0 interface						
0	1	Do not set. (reserved)						
0	0	Normal interface						

Note: The IRMDx bit becomes indeterminate when initially reset, so be sure to initialize it in the software.

Setting the input/output logic

When using the IrDA interface, the logic of the input/output signals of the PPM modulator circuit can be changed in accordance with the infrared-ray communication module or the circuit connected externally to the chip. The logic of the internal serial interface is "active-low". If the input/output signals are active-high, the logic of these signals must be inverted before they can be used. The input SINx and output SOUTx logic can be set individually through the use of the IRRLx and IRTLx bits, respectively.

IrDA input logic inversion Ch.0: IRRL0 (D2) / Serial I/F Ch.0 IrDA register (0x401E4)

Ch.1: IRRL1 (D2) / Serial I/F Ch.1 IrDA register (0x401E9)

Ch.2: IRRL2 (D2) / Serial I/F Ch.2 IrDA register (0x401F4)

Ch.3: IRRL3 (D2) / Serial I/F Ch.3 IrDA register (0x401F9)

IrDA output logic inversion Ch.0: IRTL0 (D3) / Serial I/F Ch.0 IrDA register (0x401E4)

Ch.1: IRTL1 (D3) / Serial I/F Ch.1 IrDA register (0x401E9)

Ch.2: IRTL2 (D3) / Serial I/F Ch.2 IrDA register (0x401F4)

Ch.3: IRTL3 (D3) / Serial I/F Ch.3 IrDA register (0x401F9)

The logic of the input/output signal is inverted by writing "1" to each corresponding bit. Logic is not inverted if the bit is set to "0".



PPM modulator input (I/F output)

(1) IRTLx = "0"



When receiving

(1) IRRLx = "0"



(2) IRRLx = "1"



Figure 8.15 IRRLx and IRTLx Settings

Note: The IRRLx and IRTLx bits become indeterminate at initial reset, so be sure to initialize them in the software.

Control and Operation of IrDA Interface

The transmit/receive procedures have been explained in the section on the asynchronous interface, so refer to "Control and Operation of Asynchronous Transfer".

The following describes the data modulation and demodulation performed using the PPM modulator circuit:

When transmitting

During data transmission, the pulse width of the serial interface output signal is set to 3/16 before the signal is output from the SOUTx pin.




Figure 8.16 Data Modulation by PPM Circuit

When receiving

During data reception, the pulse width of the input signal from SINx is set to 16/3 before the signal is transferred to the serial interface.




Figure 8.17 Demodulation by PPM Circuit

Note: When using the IrDA interface, set the internal division ratio of the serial interface 1/16 (DIVMDx = "1"), rather than 1/8 (DIVMDx = "0").

Serial Interface Interrupts and DMA

The serial interface can generate the following three types of interrupts in each channel:

- Transmit-buffer empty interrupt
- Receive-buffer full interrupt
- Receive-error interrupt

Transmit-buffer empty interrupt factor

This interrupt factor occurs when the transmit data set in the transmit data register is transferred to the shift register, in which case the interrupt factor flag FSTXx is set to "1". At this time, if the interrupt conditions set using the interrupt control register are met, an interrupt to the CPU is generated.

Occurrence of this interrupt factor indicates that the next transmit data can be written to the transmit data register.

This interrupt factor can also be used to invoke IDMA, enabling transmit data to be written to the register by means of a DMA transfer.

Receive-completion interrupt

This interrupt factor occurs when a receive operation is completed and the receive data taken into the shift register is transferred to the receive data register, in which case the interrupt factor flag FSRXx is set to "1". At this time, if the interrupt conditions set using the interrupt control register are met, an interrupt to the CPU is generated. Occurrence of this interrupt factor indicates that the received data can be read out. This interrupt factor can also be used to invoke IDMA, enabling the received data to be written into specified

Receive-error interrupt

This interrupt factor occurs when a parity, framing, or overrun error is detected during data reception, in which case the interrupt factor flag FSERRx is set to "1". At this time, if the interrupt conditions set using the interrupt control register are met, an interrupt to the CPU is generated.

Since all three types of errors generate the same interrupt factor, check the error flags PERx (parity error), OERx (overrun error), and FERx (framing error) to identify the type of error that has occurred. In the clock-synchronized mode, parity and framing errors do not occur.

Note: If a receive error (parity or framing error) occurs, the receive-error interrupt and receive-buffer full interrupt factors occur simultaneously. However, since the receive-error interrupt has priority over the receive-buffer full interrupt, the receive-error interrupt is processed first. It is therefore necessary for the receive-buffer full interrupt factor flag be cleared through the use of the receive-error interrupt processing routine.

Control registers of the interrupt controller

memory locations by means of a DMA transfer.

Table 8.7 shows the interrupt controller's control registers provided for each interrupt source (channel).

Table 8.7 Control Register of Interrupt Controller

Channel Interrupt factor Interrupt factor flag Interrupt enable register Interrupt priority register Ch.0 Receive-error interrupt FSERR0(D0/0x40286) ESERR0(D0/0x40276) PSIO0[2:0](D[6:4]/0x40269) Receive-buffer full FSRX0(D1/0x40286) ESRX0(D1/0x40276) FSTX0(D2/0x40286) Transmit-buffer empty ESTX0(D2/0x40276) Ch.1 PSIO1[2:0](D[2:0]/0x4026A) Receive-error interrupt FSERR1(D3/0x40286) ESERR1(D3/0x40276) Receive-buffer full FSRX1(D4/0x40286) ESRX1(D4/0x40276) Transmit-buffer empty FSTX1(D5/0x40286) ESTX1(D5/0x40276) Ch.2 Receive-error interrupt FSERR2(D0/0x40289) ESERR2(D0/0x40279) PSIO2[2:0](D[2:0]/0x4026E) Receive-buffer full FSRX2(D1/0x40289) ESRX2(D1/0x40279) Transmit-buffer empty FSTX2(D2/0x40289) ESTX2(D2/0x40279) Ch.3 PSIO3[2:0](D[6:4]/0x4026E) Receive-error interrupt FSERR3(D3/0x40289) ESERR3(D3/0x40279) Receive-buffer full FSRX3(D4/0x40289) ESRX3(D4/0x40279) Transmit-buffer empty FSTX3(D5/0x40289) ESTX3(D5/0x40279)

B-III-8-24 EPSON S1C33T01 FUNCTION PART

When the interrupt factor described above occurs, the corresponding interrupt factor flag is set to "1". If the interrupt enable register bit for that interrupt factor has been set to "1", an interrupt request is generated. Interrupts caused by an interrupt factor can be disabled by leaving the interrupt enable register bit for that factor set to "0". The interrupt factor flag is set to "1" whenever interrupt conditions are met, regardless of the setting of the interrupt enable register (even if it is set to "0").

The interrupt priority register sets the interrupt priority level of each interrupt source in a range between 0 and 7. An interrupt request to the CPU is accepted only when no other interrupt request of a higher priority has been generated.

In addition, only when the PSR's IE bit = "1" (interrupts enabled) and the set value of the IL is smaller than the input interrupt level set by the interrupt priority register, will the input interrupt request actually be accepted by the CPU.

For details on these interrupt control registers, as well as the device operation when an interrupt has occurred, refer to "ITC (Interrupt Controller)".

Intelligent DMA

The receive-buffer full interrupt and transmit-buffer empty interrupt factors can be used to invoke intelligent DMA (IDMA). This enables successive transmit/receive operations between memory and the transmit/receive-buffer to be performed by means of a DAM transfer.

The following shows the IDMA channel numbers set for each interrupt factor:

IDMA Ch.

Ch.0 receive-buffer full interrupt:	0x17
Ch.0 transmit-buffer empty interrupt:	0x18
Ch.1 receive-buffer full interrupt:	0x19
Ch.1 transmit-buffer empty interrupt:	0x1A
Ch.2 receive-buffer full interrupt:	0x22
Ch.2 transmit-buffer empty interrupt:	0x23
Ch.3 receive-buffer full interrupt:	0x24
Ch.3 transmit-buffer empty interrupt:	0x25

The IDMA request and enable bits shown in Table 8.8 must be set to "1" for IDMA to be invoked. Transfer conditions, etc. on the IDMA side must also be set in advance.

	Table 8.8 Control Bits for IDIVIA Transfer											
Channel	Interrupt factor	IDMA request bit	IDMA enable bit									
Ch.0	Receive-buffer full	RSRX0(D6/0x40292)	DESRX0(D6/0x40296)									
	Transmit-buffer empty	RSTX0(D7/0x40292)	DESTX0(D7/0x40296)									
Ch.1	Receive-buffer full	RSRX1(D0/0x40293)	DESRX1(D0/0x40297)									
	Transmit-buffer empty	RSTX1(D1/0x40293)	DESTX1(D1/0x40297)									
Ch.2	Receive-buffer full	RSRX2(D2/0x4029B)	DESRX2(D2/0x4029C)									
	Transmit-buffer empty	RSTX2(D3/0x4029B)	DESTX2(D3/0x4029C)									
Ch.3	Receive-buffer full	RSRX3(D4/0x4029B)	DESRX3(D4/0x4029C)									
	Transmit-buffer empty	RSTX3(D5/0x4029B)	DESTX3(D5/0x4029C)									

Table 8.8 Control Rits for IDMA Transfer

If an interrupt factor occurs when the IDMA request and enable bits are set to "1", IDMA is invoked. No interrupt request is generated at that point. An interrupt request is generated upon completion of the DMA transfer. The bits can also be set so as not to generate an interrupt, with only a DAM transfer performed. For details on DMA transfer and how to control interrupts upon completion of DMA transfer, refer to "IDMA (Intelligent DMA)".

High-speed DMA

The serial interface Ch.0 and Ch. 1 transmit buffer empty and receive buffer full interrupt factors can be used to start high-speed DMS (HSDMA) operations.

The following shows the HSDMA channel number and trigger set-up bit corresponding to each channel:

Table 8.9 HSDMA Trigger Set-up Bits

SIF Ch.	HSDMA Ch. Trigger set-up bits							
0	0	HSD0S[3:0] (D[3:0]) / HSDMA Ch.0/1 trigger set-up register (0x40298)						
1	1	HSD1S[3:0] (D[7:4]) / HSDMA Ch.0/1 trigger set-up register (0x40298)						
0	2	HSD2S[3:0] (D[3:0]) / HSDMA Ch.2/3 trigger set-up register (0x40299)						
1	3	HSD3S[3:0] (D[7:4]) / HSDMA Ch.2/3 trigger set-up register (0x40299)						

For HSDMA to be invoked by the receive-buffer full interrupt factor, the trigger set-up bits should be set to "1010". For HSDMA to be invoked by the transmit-buffer empty interrupt factor, the trigger set-up bits should be set to "1011". Transfer conditions, etc. must also be set on the HSDMA side.

The HSDMA channel is invoked through generation of the interrupt factor.

For details on HSDMA transfer, refer to "HSDMA (High-Speed DMA)".

Trap vectors

The trap-vector address of each default interrupt factor is set as follows:

Ch.0 receive-error interrupt: 0x0C000E0 Ch.0 receive-buffer full interrupt: 0x0C000E4 Ch.0 transmit-buffer empty interrupt: 0x0C000E8 Ch.1 receive-error interrupt: 0x0C000EC Ch.1 receive-buffer full interrupt: 0x0C000F0 Ch.1 transmit-buffer empty interrupt: 0x0C000F4 Ch.2 receive-error interrupt: 0x0C00130 Ch.2 receive-buffer full interrupt: 0x0C00134 Ch.2 transmit-buffer empty interrupt: 0x0C00138 Ch.3 receive-error interrupt: 0x0C00140 Ch.3 receive-buffer full interrupt: 0x0C00144 Ch.3 transmit-buffer empty interrupt: 0x0C00148

The base address of the trap table can be changed using the TTBR register (0x48134 to 0x48137).

I/O Memory of Serial Interface

Table 8.10 shows the control bits of the serial interface.

For details on the I/O memory of the prescaler that is used to set clocks, as well of that of 8-bit programmable timers, refer to "Prescaler" and "8-Bit Programmable Timers", respectively.

Table 8.10 Control Bits of Serial Interface

Register name	Address	Bit	Name	Function			Setting]	Init.	R/W	Remarks
Serial I/F Ch.0	00401E0	D7	TXD07	Serial I/F Ch.0 transmit data		0x0 to	0xFF	(0x7F)	Х	R/W	7-bit asynchronous
transmit data	(B)	D6	TXD06	TXD07(06) = MSB					Х		mode does not use
register		D5	TXD05	TXD00 = LSB					Х		TXD07.
		D4	TXD04						Х		
		D3	TXD03					Х			
		D2	TXD02					Х			
		D1	TXD01						Х		
		D0	TXD00						Х		
Serial I/F Ch.0	00401E1	D7	RXD07	Serial I/F Ch.0 receive data		0x0 to	0xFF	(0x7F)	Х	R	7-bit asynchronous
receive data	(B)	D6	RXD06	RXD07(06) = MSB					Х		mode does not use
register		D5	RXD05	RXD00 = LSB					Х		RXD07 (fixed at 0).
		D4	RXD04						Х		
		D3	RXD03						X		
		D2	RXD02						X		
		D1	RXD01						X		
		D0	RXD00						Х		
Serial I/F Ch.0	00401E2	D7-6	-	<u>-</u>			_ 		-	-	0 when being read.
status register	(B)	D5	TEND0	Ch.0 transmit-completion flag	_	ansmitti	_	End	0	R	Danat harranitia a 2
		D4	FER0	Ch.0 flaming error flag	-	ror	0	Normal	0	R/W	Reset by writing 0.
		D3 D2	PER0 OER0	Ch.0 parity error flag Ch.0 overrun error flag	-	ror	0	Normal Normal	0	R/W R/W	Reset by writing 0. Reset by writing 0.
		D1	TDBE0	Ch.0 transmit data buffer empty	-	npty	0	Buffer full	1	R	Reset by writing 0.
		D0	RDBF0	Ch.0 receive data buffer full		uffer ful	_	Empty	0	R	
Coriol I/F Ch O	0040453					nabled	===				
Serial I/F Ch.0 control register	00401E3	D7 D6	TXEN0 RXEN0	Ch.0 transmit enable Ch.0 receive enable	-	nabled	0	Disabled Disabled	0	R/W R/W	
control register	(B)	D6	EPR0	Ch.0 parity enable	-	ith pari		No parity	X	R/W	Valid only in
		D3	PMD0	Ch.0 parity mode selection	1 00	_	0	Even	X	R/W	asynchronous mode.
		D3	STPB0	Ch.0 stop bit selection	-	bits	0	1 bit	X	R/W	asyncinonous mode.
		D2	SSCK0	Ch.0 input clock selection	_	SCLK0	0	Internal clock	X	R/W	
		D1	SMD01	Ch.0 transfer mode selection		0[1:0]		nsfer mode	X	R/W	
		D0	SMD00		1	1	-	asynchronous	Х		
					1	0	1	asynchronous			
					0	1	Cloc	k sync. Slave			
					0	0	Clock	sync. Master			
Serial I/F Ch.0	00401E4	D7-5	-	_			-		_	-	0 when being read.
IrDA register	(B)	D4	DIVMD0	Ch.0 async. clock division ratio	1 1/8	8	0	1/16	Х	R/W	
		D3	IRTL0	Ch.0 IrDA I/F output logic inversion	1 Inv	verted	0	Direct	Х	R/W	Valid only in
		D2	IRRL0	Ch.0 IrDA I/F input logic inversion	1 Inv	verted	0	Direct	Х	R/W	asynchronous mode.
		D1	IRMD01	Ch.0 interface mode selection		00[1:0]	I,	/F mode	Х	R/W	
		D0	IRMD00		1	1	1	eserved	Х		
					1	0		rDA 1.0			
					0	1	1	eserved			
			<u> </u>		0	0	_	eneral I/F			
Serial I/F Ch.1	00401E5	D7	TXD17	Serial I/F Ch.1 transmit data		0x0 to	0xFF	(Ux7F)	X	R/W	7-bit asynchronous
transmit data	(B)	D6	TXD16	TXD17(16) = MSB					X		mode does not use
register		D5	TXD15	TXD10 = LSB					X		TXD17.
		D4	TXD14						X		
		D3 D2	TXD13 TXD12						X		
		D2	TXD12						×		
		D0	TXD10						X		
Serial I/F Ch.1	00401E6	D7	RXD17	Serial I/F Ch.1 receive data		0x0 to	OvEE	'0×7F)	X	R	7-bit asynchronous
receive data	(B)	D6	RXD16	RXD17(16) = MSB		000 10	UNFF	OATT)	X	^	mode does not use
register	(3)	D5	RXD15	RXD17(16) = W3B					X		RXD17 (fixed at 0).
. 5910101		D3	RXD14	10 - 200					X		D IT (IIAGG at O).
		D3	RXD13						X		
		D2	RXD12						X		
		D1	RXD11						X		
		D0	RXD10						X		
				l .					<u> </u>		

Table 8.10 Control Bits of Serial Interface (continue)

Register name	Address	Bit	Name	Function	Setting				1	Init.	R/W	Remarks
	00401E7	D7-6	Hame	runction	H	_		ctting	1		10,00	
Serial I/F Ch.1	(B)	D7-6	TEND1	Ch.1 transmit-completion flag	1	Tre	ansmittin	_ 	End	0	R	0 when being read.
status register	(6)	D3	FER1	Ch.1 flaming error flag	1	-	ror	0	Normal	0	R/W	Reset by writing 0.
		D3	PER1	Ch.1 parity error flag	1	-	ror	0	Normal	0	R/W	Reset by writing 0.
		D3	OER1	Ch.1 overrun error flag	1	-	ror	0	Normal	0	R/W	Reset by writing 0.
		D1	TDBE1	Ch.1 transmit data buffer empty	1	_	npty	0	Buffer full	1	R	Reset by writing 0.
		D0	RDBF1	Ch.1 receive data buffer full	1	_	uffer full	0	Empty	0	R	
Serial I/F Ch.1	00401E8	D7	TXEN1	Ch.1 transmit enable	1	1	nabled		Disabled	0	R/W	
control register	(B)	D6	RXEN1	Ch.1 receive enable	1	-	nabled	0		0	R/W	
control register	(D)	D5	EPR1	Ch.1 parity enable	1	-	ith parit	_	No parity	X	R/W	Valid only in
		D4	PMD1	Ch.1 parity mode selection	1	00		0		X	R/W	asynchronous mode.
		D3	STPB1	Ch.1 stop bit selection	1	_	bits	0	1 bit	X	R/W	asynchionous mode.
		D2	SSCK1	Ch.1 input clock selection	1	_	SCLK1	0	Internal clock	X	R/W	
		D1	SMD11	Ch.1 transfer mode selection	_	_	1[1:0]		nsfer mode	X	R/W	
		D0	SMD10	Citi a di loca i inodo concessi.	-	1			asynchronous	X		
						1	0		asynchronous			
						0	1		k sync. Slave			
						0	0		sync. Master			
Serial I/F Ch.1	00401E9	D7-5	_	_	H			_	<u>,</u>	_	-	0 when being read.
IrDA register	(B)	D7-3	DIVMD1	Ch.1 async. clock division ratio	1	1/8	8	0	1/16	X	R/W	5 .Thom boiling read.
JA Togistei	(5)	D3	IRTL1	Ch.1 IrDA I/F output logic inversion	1	-	verted	0	Direct	X	R/W	Valid only in
		D2	IRRL1	Ch.1 IrDA I/F input logic inversion	1	_	verted	_	Direct	X	R/W	asynchronous mode.
		D1	IRMD11	Ch.1 interface mode selection	ı.		01[1:0]		/F mode	X	R/W	acynemicae meac
		D0	IRMD10		-	1	1		eserved	Х		
						1	0		rDA 1.0			
						0	1	r	eserved			
					(0	0	G	eneral I/F			
Serial I/F Ch.2	00401F0	D7	TXD27	Serial I/F Ch.2 transmit data	Ī		0x0 to	0xFF	(0x7F)	Х	R/W	7-bit asynchronous
transmit data	(B)	D6	TXD26	TXD27(26) = MSB					(- /	X		mode does not use
register	` ,	D5	TXD25	TXD20 = LSB				Х		TXD27.		
		D4	TXD24					Х				
		D3	TXD23							Х		
		D2	TXD22							Х		
		D1	TXD21				Х					
		D0	TXD20							Х		
Serial I/F Ch.2	00401F1	D7	RXD27	Serial I/F Ch.2 receive data			0x0 to	0xFF	(0x7F)	Х	R	7-bit asynchronous
receive data	(B)	D6	RXD26	RXD27(26) = MSB						Х		mode does not use
register		D5	RXD25	RXD20 = LSB						Х		RXD27 (fixed at 0).
		D4	RXD24							Х		
		D3	RXD23							Х		
		D2	RXD22							Х		
		D1	RXD21							Х		
		D0	RXD20		L					Х		
Serial I/F Ch.2	00401F2	D7-6	-	reserved						-		0 when being read.
status register	(B)	D5	TEND2	Ch.2 transmit-completion flag	1	-	ansmittin	<u> </u>	End	0	R	
		D4	FER2	Ch.2 flaming error flag	1	_	ror	0		0	R/W	Reset by writing 0.
		D3	PER2	Ch.2 parity error flag	1	-	ror	0	Normal	0	R/W	Reset by writing 0.
		D2	OER2	Ch.2 overrun error flag	1	-	ror		Normal	0		Reset by writing 0.
		D1	TDBE2	Ch.2 transmit data buffer empty	-		npty	_	Buffer full	1	R	
		D0	RDBF2	Ch.2 receive data buffer full	1	-	ıffer full	_	Empty	0	R	
Serial I/F Ch.2	00401F3	D7	TXEN2	Ch.2 transmit enable	1	_	nabled	_	Disabled	0	R/W	
control register	(B)	D6	RXEN2	Ch.2 receive enable	1	-	nabled	0	Disabled	0	R/W	
		D5	EPR2	Ch.2 parity enable	1		ith parit	_	. ,	Х	R/W	Valid only in
		D4	PMD2	Ch.2 parity mode selection	1	00		_	Even	X	R/W	asynchronous mode.
		D3	STPB2	Ch.2 stop bit selection	1	-	bits		1 bit	X	R/W	
		D2	SSCK2	Ch.2 input clock selection	1	_	CLK2		Internal clock	X	R/W	
		D1	SMD21	Ch.2 transfer mode selection	-		2[1:0]		nsfer mode	X	R/W	
		D0	SMD20			1			asynchronous	Х		
						1			asynchronous			
						0	1		k sync. Slave			
			L		'	0	0	CIOCK	sync. Master		L	

Table 8.10 Control Bits of Serial Interface (continue)

Register name	Address	Bit	Name	Function	Setting			g	Init.	R/W	Remarks	
Serial I/F Ch.2	00401F4	D7-5	_	reserved				_		_	_	0 when being read.
IrDA register	(B)	D4	DIVMD2	Ch.2 async. clock division ratio	1	1/8	3	(1/16	Х	R/W	
		D3	IRTL2	Ch.2 IrDA I/F output logic inversion	1	Inv	erted	(Direct	Χ	R/W	Valid only in
		D2	IRRL2	Ch.2 IrDA I/F input logic inversion	_		erted			Х	R/W	asynchronous mode.
		D1	IRMD21	Ch.2 interface mode selection	_		2[1:0]		I/F mode	X	R/W	
		D0	IRMD20		1 1	1	1		reserved IrDA 1.0	Х		
							0		reserved			
							0		Seneral I/F			
Serial I/F Ch.3	00401F5	D7	TXD37	Serial I/F Ch.3 transmit data	H			_	(0x7F)	Х	R/W	7-bit asynchronous
transmit data	(B)	D6	TXD36	TXD37(36) = MSB			0,10 10	٠,	(0/)	X		mode does not use
register	()	D5	TXD35	TXD30 = LSB						Х		TXD37.
		D4	TXD34							Х		
		D3	TXD33							Х		
		D2	TXD32							Х		
		D1	TXD31							X		
		D0	TXD30							X		
Serial I/F Ch.3	00401F6	D7	RXD37	Serial I/F Ch.3 receive data			0x0 to	0xFI	(0x7F)	X	R	7-bit asynchronous
receive data register	(B)	D6 D5	RXD36 RXD35	RXD37(36) = MSB RXD30 = LSB						X		mode does not use RXD37 (fixed at 0).
rogistei		D3	RXD33	1000 - 200						X		(iixeu at u).
		D3	RXD33							X		
		D2	RXD32							X		
		D1	RXD31							Х		
		D0	RXD30		_					Х		
Serial I/F Ch.3	00401F7	D7-6	-	reserved		-		_ 	Ie .	_	-	0 when being read.
status register	(B)	D5 D4	TEND3 FER3	Ch.3 transmit-completion flag	1	Err	ansmitti	ng C		0	R/W	Poort by writing 0
		D3	PER3	Ch.3 flaming error flag Ch.3 parity error flag	1	Err				0	R/W	Reset by writing 0. Reset by writing 0.
		D2	OER3	Ch.3 overrun error flag	1	Err				0	R/W	Reset by writing 0.
		D1	TDBE3	Ch.3 transmit data buffer empty	1	Em	npty		Buffer full	1	R	, ,
		D0	RDBF3	Ch.3 receive data buffer full	1	Bu	ffer ful	I C	Empty	0	R	
Serial I/F Ch.3	00401F8	D7	TXEN3	Ch.3 transmit enable	1	En	abled	(Disabled	0	R/W	
control register	(B)	D6	RXEN3	Ch.3 receive enable	-	_	abled	(_	0	R/W	
		D5	EPR3	Ch.3 parity enable	1		th pari	_	. ,	X	R/W	Valid only in
		D4 D3	PMD3 STPB3	Ch.3 parity mode selection Ch.3 stop bit selection	1	Od 2 b		0		X	R/W R/W	asynchronous mode.
		D2	SSCK3	Ch.3 input clock selection	$\overline{}$		CLK3			X	R/W	
		D1	SMD31	Ch.3 transfer mode selection			3[1:0]		ansfer mode	Х	R/W	
		D0	SMD30		1	1	1	8-bit	asynchronous	Х		
					1	1	0		asynchronous			
					0		1	1	ck sync. Slave			
					()	0	Cloc	k sync. Master			
Serial I/F Ch.3	00401F9	D7-5	DIVMD3	Ch 2 source alock division ratio	1	1/8	,	_ To	1/16	-	- DAM	0 when being read.
IrDA register	(B)	D4 D3	IRTL3	Ch.3 async. clock division ratio Ch.3 IrDA I/F output logic inversion	-		erted			X	R/W R/W	Valid only in
		D2	IRRL3	Ch.3 IrDA I/F input logic inversion	-	_	erted			X	R/W	asynchronous mode.
		D1	IRMD31	Ch.3 interface mode selection	IR	MD	3[1:0]	Γ	I/F mode	Х	R/W	,
		D0	IRMD30		1	1	1		reserved	Х		
						1	0		IrDA 1.0			
)	0	Ι,	reserved Seneral I/F			
8-bit timer,	0040269	D7	_	reserved					JOHELAI I/F	_	_	0 when being read.
serial I/F Ch.0	(B)	D6	PSIO02	Serial interface Ch.0				0 to	7	X	R/W	o when being read.
interrupt	\ \-'	D5	PSIO01	interrupt level						X		
priority register		D4	PSIO00		L					Х		
		D3	-	reserved		-			_	_	0 when being read.	
		D2	P8TM2	8-bit timer 0–3 interrupt level	0 to 7		Х	R/W				
		D1 D0	P8TM1 P8TM0				X					
Serial I/F Ch.1,	004026A	D7	- O I IVIU	reserved	\vdash							O when heing road
A/D interrupt	(B)	D/ D6	PAD2	reserved A/D converter interrupt level				0 to	7	X	R/W	0 when being read.
priority register	(5)	D5	PAD1					J 10	•	X	1.7 **	
		D4	PAD0							X		
		D3	-	reserved				_		_	-	0 when being read.
		D2	PSIO12	Serial interface Ch.1		_	_	0 to	7	Х	R/W	
		D1	PSIO11	interrupt level						X		
		D0	PSIO10							Х		

Table 8.10 Control Bits of Serial Interface (continue)

			i abie	1	1 11					I	
Register name	Address	Bit	Name	Function	Ļ	Set	ting	9	Init.	R/W	Remarks
Serial I/F	004026E	D7	-	reserved			_		_	_	0 when being read.
Ch.2/3	(B)	D6	PSIO32	Serial interface Ch.3		0 t	o 7		Х	R/W	
interrupt		D5	PSIO31	interrupt level					Χ		
priority register	1	D4	PSIO30		\perp				Χ		
		D3	-	reserved		-			ı	-	0 when being read.
		D2	PSIO22	Serial interface Ch.2		0 t	o 7		Χ	R/W	
		D1	PSIO21	interrupt level					Х		
		D0	PSIO20						Χ		
Serial I/F Ch.0/1	0040276	D7-6	-	reserved	П		_		_	_	0 when being read.
interrupt	(B)	D5	ESTX1	SIF Ch.1 transmit buffer empty	1	Enabled	0	Disabled	0	R/W	
enable register	` ′	D4	ESRX1	SIF Ch.1 receive buffer full	1				0	R/W	
		D3	ESERR1	SIF Ch.1 receive error	1				0	R/W	
		D2	ESTX0	SIF Ch.0 transmit buffer empty	1				0	R/W	
		D1	ESRX0	SIF Ch.0 receive buffer full	1				0	R/W	
		D0	ESERR0	SIF Ch.0 receive error	1				0	R/W	
Serial I/F	0040279	D7-6	-	reserved	T		_		_	-	0 when being read.
Ch.2/3	(B)	D5	ESTX3	SIF Ch.3 transmit buffer empty	1	Enabled	0	Disabled	0	R/W	
interrupt	(-)	D4	ESRX3	SIF Ch.3 receive buffer full	1 .	Linabioa	ľ	Dioabioa	0	R/W	
enable register		D3	ESERR3	SIF Ch.3 receive error	1				0	R/W	
chable register		D2	ESTX2	SIF Ch.2 transmit buffer empty	1				0	R/W	
		D1	ESRX2	SIF Ch.2 receive buffer full	1				0	R/W	
		D0	ESERR2	SIF Ch.2 receive error	1				0	R/W	
Carial I/E OF C/1	0040000	D7-6	_		⊨	L	<u> </u>		_	17/77	O when he'r '
Serial I/F Ch.0/1	0040286			reserved	-		_	NI- 44:-		- DAM	0 when being read.
interrupt factor	(B)	D5	FSTX1	SIF Ch.1 transmit buffer empty	1	Factor is	0		X	R/W	
flag register		D4 D3	FSRX1 FSERR1	SIF Ch.1 receive buffer full SIF Ch.1 receive error	1	generated		generated	X	R/W R/W	
			_		-					_	
		D2	FSTX0	SIF Ch.0 transmit buffer empty	-				X	R/W	
		D1	FSRX0	SIF Ch.0 receive buffer full	-				X	R/W	
		D0	FSERR0	SIF Ch.0 receive error	⊢				Х	R/W	
Serial I/F	0040289	D7-6	-	reserved	_				_	-	0 when being read.
Ch.2/3	(B)	D5	FSTX3	SIF Ch.3 transmit buffer empty	1	Factor is	0	No factor is	Х	R/W	
interrupt factor		D4	FSRX3	SIF Ch.3 receive buffer full	_	generated		generated	Х	R/W	
flag register		D3	FSERR3	SIF Ch.3 receive error	4				Х	R/W	
		D2	FSTX2	SIF Ch.2 transmit buffer empty	1				Х	R/W	
		D1	FSRX2	SIF Ch.2 receive buffer full	1				Х	R/W	
		D0	FSERR2	SIF Ch.2 receive error	L		L		Х	R/W	
16-bit timer 5,	0040292	D7	RSTX0	SIF Ch.0 transmit buffer empty	1	IDMA	0	Interrupt	0	R/W	
8-bit timer,	(B)	D6	RSRX0	SIF Ch.0 receive buffer full	1	request		request	0	R/W	
serial I/F Ch.0		D5	R8TU3	8-bit timer 3 underflow					0	R/W	
IDMA request		D4	R8TU2	8-bit timer 2 underflow	1				0	R/W	
register		D3	R8TU1	8-bit timer 1 underflow	1				0	R/W	
		D2	R8TU0	8-bit timer 0 underflow	1				0	R/W	
		D1	R16TC5	16-bit timer 5 comparison A	1				0	R/W	
		D0	R16TU5	16-bit timer 5 comparison B	L		L		0	R/W	
Serial I/F Ch.1,	0040293	D7	RP7	Port input 7	1	IDMA	0	Interrupt	0	R/W	
A/D,	(B)	D6	RP6	Port input 6	1	request		request	0	R/W	
port input 4–7		D5	RP5	Port input 5	-				0	R/W	
IDMA request		D4	RP4	Port input 4	\vdash				0	R/W	
register		D3	-	reserved	ļ.	libra:	- T -		_	-	0 when being read.
		D2	RADE	A/D converter	1	IDMA	0		0	R/W	
		D1	RSTX1	SIF Ch.1 transmit buffer empty	-	request		request	0	R/W	
		D0	RSRX1	SIF Ch.1 receive buffer full	⊢		\vdash		0	R/W	
16-bit timer 5,	0040296	D7	DESTX0	SIF Ch.0 transmit buffer empty	1	IDMA	0	IDMA	0	R/W	
8-bit timer,	(B)	D6	DESRX0	SIF Ch.0 receive buffer full	1	enabled		disabled	0	R/W	
serial I/F Ch.0		D5	DE8TU3	8-bit timer 3 underflow	1				0	R/W	
IDMA enable		D4	DE8TU2	8-bit timer 2 underflow	1		1		0	R/W	
register		D3	DE8TU1	8-bit timer 1 underflow	-		1		0	R/W	
		D2	DE8TU0	8-bit timer 0 underflow	1				0	R/W	
		D1	DE16TC5	16-bit timer 5 comparison A	-				0	R/W	
		D0	DE16TU5	16-bit timer 5 comparison B	\perp		L		0	R/W	
Serial I/F Ch.1,	0040297	D7	DEP7	Port input 7	1	IDMA	0	IDMA	0	R/W	
	(B)	D6	DEP6	Port input 6		enabled		disabled	0	R/W	
A/D,			DEP5	Port input 5		l			0	R/W	
port input 4-7	. ,	D5		·	-						
port input 4–7 IDMA enable		D4	DEP4	Port input 4	L				0	R/W	
port input 4-7			DEP4	Port input 4 reserved					-	-	0 when being read.
port input 4–7 IDMA enable		D4 D3 D2	DEP4 - DEADE	Port input 4 reserved A/D converter	1	IDMA	0		_ 0	- R/W	0 when being read.
port input 4–7 IDMA enable		D4 D3	DEP4 - DEADE DESTX1	Port input 4 reserved A/D converter SIF Ch.1 transmit buffer empty	1	IDMA enabled	0	IDMA disabled	_ 0 0	R/W	0 when being read.
port input 4–7 IDMA enable		D4 D3 D2	DEP4 - DEADE	Port input 4 reserved A/D converter	1		0		_ 0	- R/W	0 when being read.

Table 8.1 Serial-Interface Pin Configuration (continue)

Register name	Address	Bit	Name	Function		Set	ting	3	Init.	R/W	Remarks
8-bit timer 4-5	004029B	D7-6	_	reserved		-			_	_	0 when being read.
serial I/F Ch.2/3	(B)	D5	RSTX3	SIF Ch.3 transmit buffer empty	1	IDMA	0	Interrupt	0	R/W	,
IDMA request		D4	RSRX3	SIF Ch.3 receive buffer full	1	request		request	0	R/W	
register		D3	RSTX2	SIF Ch.2 transmit buffer empty	1				0	R/W	
		D2	RSRX2	SIF Ch.2 receive buffer full	1				0	R/W	
		D1	R8TU5	8-bit timer 5 underflow	1				0	R/W	
		D0	R8TU4	8-bit timer 4 underflow					0	R/W	
8-bit timer 4-5	004029C	D7-6	-	reserved		-	-		-	-	0 when being read.
serial I/F Ch.2/3	(B)	D5	DESTX3	SIF Ch.3 transmit buffer empty	1	IDMA	0	IDMA	0	R/W	
IDMA enable		D4	DESRX3	SIF Ch.3 receive buffer full		enabled		disabled	0	R/W	
register		D3	DESTX2	SIF Ch.2 transmit buffer empty					0	R/W	
		D2	DESRX2	SIF Ch.2 receive buffer full					0	R/W	
		D1	DE8TU5	8-bit timer 5 underflow					0	R/W	
		D0	DE8TU4	8-bit timer 4 underflow					0	R/W	
P0 function	00402D0	D7	CFP07	P07 function selection	1	#SRDY1	0	P07	0	R/W	Extended functions
select register	(B)	D6	CFP06	P06 function selection	1	#SCLK1	0	P06	0	R/W	(0x402DF)
		D5	CFP05	P05 function selection	1	SOUT1	0	P05	0	R/W	
		D4	CFP04	P04 function selection	1	SIN1	0	P04	0	R/W	
		D3	CFP03	P03 function selection	1	#SRDY0	0	P03	0	R/W	
		D2	CFP02	P02 function selection	1	#SCLK0	0	P02	0	R/W	
		D1	CFP01	P01 function selection	1	SOUT0	0	P01	0	R/W	
		D0	CFP00	P00 function selection	1	SIN0	0	P00	0	R/W	
Port function	00402DF	D7	CFEX7	P07 port extended function	1	#DMAEND3	0	P07, etc.	0	R/W	
extension	(B)	D6	CFEX6	P06 port extended function	1	#DMAACK3	0	P06, etc.	0	R/W	
register		D5	CFEX5	P05 port extended function	1	#DMAEND2	0	P05, etc.	0	R/W	
		D4	CFEX4	P04 port extended function	1	#DMAACK2	-	P04, etc.	0	R/W	
		D3	CFEX3	P31 port extended function	1	#GARD	_	P31, etc.	0	R/W	
		D2	CFEX2	P21 port extended function	1	#GAAS	_	P21, etc.	0	R/W	
		D1	CFEX1	P10, P11, P13 port extended	1	DST0	0	P10, etc.	1	R/W	
				function		DST1		P11, etc.			
						DPC0		P13, etc.			
		D0	CFEX0	P12, P14 port extended function	1	DST2	0	P12, etc.	1	R/W	
						DCLK		P14, etc.			
P4 function	0040300	D7	CFP47	P47 function selection	1	#SRDY3	_	P47	0	R/W	
select register	(B)	D6	CFP46	P46 function selection	1	#SCLK3	0	P46	0	R/W	
		D5	CFP45	P45 function selection	1	SOUT3	0	P45	0	R/W	
		D4	CFP44	P44 function selection	1	SIN3	0	P44	0	R/W	
		D3	CFP43	P43 function selection	1	#SRDY2	0	P43	0	R/W	
		D2	CFP42	P42 function selection	1	#SCLK2	0	P42	0	R/W	
		D1	CFP41	P41 function selection	1	SOUT2	0	P41	0	R/W	
		D0	CFP40	P40 function selection	1	SIN2	0	P40	0	R/W	

CFP07–CFP00: P0[7:0] pin function selection (D[7:0]) / P0 function select register (0x402D0) **CFP47–CFP40**: P4[7:0] pin function selection (D[7:0]) / P0 function select register (0x40300)

Selects the pins used for the serial interface.

Write "1": Serial-interface input/output pin

Write "0": I/O port pin Read: Valid

The pins used for the serial interface are selected from P00 to P07 and P40 to P47 by writing "1" to CFP00 to CFP07 and CFP40 to CFP47. Pins P00 to P03 (SIN0, SOUT0, #SCLK0, and #SRDY0) are used for Ch. 0 and Pins P04 to P07 (SIN1, SOUT1, #SCLK1, and #SRDY1) are used for Ch. 1. Pins P40 to P43 (SIN2, SOUT2, #SCLK2, and #SRDY2) are used for Ch. 2 and Pins P44 to P47 (SIN3, SOUT3, #SCLK3, and #SRDY3) are used for Ch. 3. If "0" is written, the corresponding pin functions as a shared function I/O port pin.

The necessary input/output pins differ depending on the transfer mode set (see Table 8.3).

At cold start, CFP is set to "0" (I/O port). At hot start, CFP retains its state from prior to the initial reset.

CFEX7-CFEX4: P0[7:4] pin function selection (D[7:4]) / Port function extension register (0x402DF)

Selects the extended function of pins P07–P04.

Write "1": Function-extended pin Write "0": I/O-port/serial I/O pin

Read: Valid

When CFEX[7:4] is set to "1", the P07–P04 ports function as DMA signal output ports. When CFEX[7:4] = "0", the CFP0[7:4] bit becomes effective, so the settings of these bits determine whether the P07–P04 ports function as I/O port s or serial interface Ch.1 signal output ports.

At cold start, CFEX[7:4] is set to "0" (I/O-port/serial I/O pin). At hot start, CFEX[7:4] retains its state from prior to the initial reset.

TXD07–TXD00: Ch.0 transmit data (D[7:0]) / Serial I/F Ch.0 transmit data register (0x401E0)
TXD17–TXD10: Ch.1 transmit data (D[7:0]) / Serial I/F Ch.1 transmit data register (0x401E5)
TXD27–TXD20: Ch.2 transmit data (D[7:0]) / Serial I/F Ch.2 transmit data register (0x401F0)
TXD37–TXD30: Ch.3 transmit data (D[7:0]) / Serial I/F Ch.3 transmit data register (0x401F5)

Sets transmit data.

When data is written to this register (transmit buffer) after "1" is written to TXENx, a transmit operation is begun. TDBEx is set to "1" (transmit-buffer empty) when the data is transferred to the shift register. A transmit-buffer empty interrupt factor is simultaneously generated. The next transmit data can be written to the buffer at any time thereafter, even when the serial interface is sending data.

In the 7-bit asynchronous mode, TXDx7 (MSB) is ignored.

The serial-converted data is output from the SOUT pin beginning with the LSB, in which the bits set to "1" are output as high-level signals and those set to "0" output as low-level signals.

This register can be read as well as written.

At initial reset, the content of TXDx becomes indeterminate.

RXD07–RXD00: Ch.0 receive data (D[7:0]) / Serial I/F Ch.0 receive data register (0x401E1) RXD17–RXD10: Ch.1 receive data (D[7:0]) / Serial I/F Ch.1 receive data register (0x401E6) RXD27–RXD20: Ch.2 receive data (D[7:0]) / Serial I/F Ch.2 receive data register (0x401F1) RXD37–RXD30: Ch.3 receive data (D[7:0]) / Serial I/F Ch.3 receive data register (0x401F6)

Stores received data.

When a receive operation is completed and the data received in the shift register is transferred to this register (receive buffer), RDBFx is set to "1" (receive buffer full). At the same time, a receive-buffer full interrupt factor is generated. Thereafter, the data can be read out at any time before a receive operation for the next data is completed. If the next data receive operation is completed before this register is read out, the data in it is overwritten with the newly received data, causing an overrun error to occur.

In the 7-bit asynchronous mode, "0" is stored in RXDx7.

The serial data input from the SINx pin is converted into parallel data beginning with the LSB, with the high-level signals changed to "1"s and the low-level signals changed to "0"s. The resulting data is stored in this buffer. This register is a read-only register, so no data can be written to it.

At initial reset, the content of RXDx becomes indeterminate.

TEND0: Ch.0 transmit-completion flag (D5) / Serial I/F Ch.0 status register (0x401E2)
TEND1: Ch.1 transmit-completion flag (D5) / Serial I/F Ch.1 status register (0x401E7)
TEND2: Ch.2 transmit-completion flag (D5) / Serial I/F Ch.2 status register (0x401F2)
TEND3: Ch.3 transmit-completion flag (D5) / Serial I/F Ch.3 status register (0x401F7)

Indicates the transmission status.

Read "1": During transmitting Read "0": End of transmission

Write: Invalid

TENDx goes "1" when data is being transmitted and goes "0" when the transmission has completed.

When data is transmitted successively in clock-synchronized master mode or asynchronous mode, TENDx maintains "1" until all data is transmitted (see Figure 8.4 and Figure 8.12). In clock-synchronized slave mode, TENDx goes "0" every time 1-byte data is transmitted (see Figure 8.5).

At initial reset, TENDx is set to "0" (End of transmission).

```
FER0: Ch.0 framing-error flag (D4) / Serial I/F Ch.0 status register (0x401E2)
FER1: Ch.1 framing-error flag (D4) / Serial I/F Ch.1 status register (0x401E7)
FER2: Ch.2 framing-error flag (D4) / Serial I/F Ch.2 status register (0x401F2)
FER3: Ch.3 framing-error flag (D4) / Serial I/F Ch.3 status register (0x401F7)
```

Indicates whether a framing error occurred.

Read "1": An error occurred Read "0": No error occurred Write "1": Invalid Write "0": Reset to "0"

The FERx flag is an error flag indicating whether a framing error occurred. When an error has occurred, it is set to "1". A framing error occurs when data with a stop bit = "0" is received in the asynchronous mode.

The FERx flag is reset by writing "0".

At initial reset, as well as when RXENx and TXENx both are set to "0", the FERx flag is set to "0" (no error).

```
PER0: Ch.0 parity-error flag (D3) / Serial I/F Ch.0 status register (0x401E2)
PER1: Ch.1 parity-error flag (D3) / Serial I/F Ch.1 status register (0x401E7)
PER2: Ch.2 parity-error flag (D3) / Serial I/F Ch.2 status register (0x401F2)
PER3: Ch.3 parity-error flag (D3) / Serial I/F Ch.3 status register (0x401F7)
```

Indicates whether a parity error occurred.

Read "1": An error occurred Read "0": No error occurred Write "1": Invalid

Write "1": Invalid
Write "0": Reset to "0"

The PERx flag is an error flag indicating whether a parity error occurred. When an error has occurred, it is set to "1". Parity checks are valid only in the asynchronous mode with EPRx set to "1" (parity added). This check is performed when the received data is transferred from the shift register to the receive data register.

The PERx flag is reset by writing "0".

At initial reset, as well as when RXENx and TXENx both are set to "0", PERx is set to "0" (no error).

```
OER0: Ch.0 overrun-error flag (D2) / Serial I/F Ch.0 status register (0x401E2)
OER1: Ch.1 overrun-error flag (D2) / Serial I/F Ch.1 status register (0x401E7)
OER2: Ch.2 overrun-error flag (D2) / Serial I/F Ch.2 status register (0x401F2)
OER3: Ch.3 overrun-error flag (D2) / Serial I/F Ch.3 status register (0x401F7)
```

Indicates whether an overrun error occurred.

Read "1": An error occurred Read "0": No error occurred Write "1": Invalid

Write "0": Reset to "0"

The OERx flag is an error flag indicating whether an overrun error occurred. When an error has occurred, it is set to "1". An overrun error occurs when the next receive operation is completed before the receive data register is read out, resulting in the receive data register being overwritten.

The OERx flag is reset by writing "0".

At initial reset, as well as when RXENx and TXENx both are set to "0", OERx is set to "0" (no error).

```
TDBE0: Ch.0 transmit data buffer empty (D1) / Serial I/F Ch.0 status register (0x401E2) TDBE1: Ch.1 transmit data buffer empty (D1) / Serial I/F Ch.1 status register (0x401E7)
```

TDDE: Oh 2 transpirt data buffer analy (D1) / Said I/C (b. 2 at the resident (0x404.51)

TDBE2: Ch.2 transmit data buffer empty (D1) / Serial I/F Ch.2 status register (0x401F2)

TDBE3: Ch.3 transmit data buffer empty (D1) / Serial I/F Ch.3 status register (0x401F7)

Indicates the status of the transmit data register (buffer).

Read "1": Buffer empty Read "0": Buffer full Write: Invalid

TDBEx is set to "0" when transmit data is written to the transmit data register, and is set to "1" when this data is transferred to the shift register (transmit operation started).

Transmit data is written to the transmit data register when this bit = "1".

At initial reset, TDBEx is set to "1" (buffer empty).

```
RDBF0: Ch.0 receive data buffer full (D0) / Serial I/F Ch.0 status register (0x401E2)
```

RDBF1: Ch.1 receive data buffer full (D0) / Serial I/F Ch.1 status register (0x401E7)

RDBF2: Ch.2 receive data buffer full (D0) / Serial I/F Ch.2 status register (0x401F2)

RDBF3: Ch.3 receive data buffer full (D0) / Serial I/F Ch.3 status register (0x401F7)

Indicates the status of the receive data register (buffer).

Read "1": Buffer full Read "0": Buffer empty Write: Invalid

RDBFx is set to "1" when the data received in the shift register is transferred to the receive data register (receive operation completed), indicating that the received data can be read out. This bit is reset to "0" when the data is read out.

At initial reset, RDBFx is set to "0" (buffer empty).

```
TXEN0: Ch.0 transmit enable (D7) / Serial I/F Ch.0 control register (0x401E3)
```

TXEN1: Ch.1 transmit enable (D7) / Serial I/F Ch.1 control register (0x401E8)

TXEN2: Ch.2 transmit enable (D7) / Serial I/F Ch.2 control register (0x401F3)

TXEN3: Ch.3 transmit enable (D7) / Serial I/F Ch.3 control register (0x401F8)

Enables each channel for transmit operations.

Write "1": Transmit enabled Write "0": Transmit disabled

Read: Valid

When TXENx for a channel is set to "1", the channel is enabled for transmit operations. When TXENx is set to "0", the channel is disabled for transmit operations.

Always make sure the TXENx = "0" before setting the transfer mode and other conditions.

At initial reset, TXENx is set to "0" (transmit disabled).

```
RXEN0: Ch.0 receive enable (D6) / Serial I/F Ch.0 control register (0x401E3)
```

RXEN1: Ch.1 receive enable (D6) / Serial I/F Ch.1 control register (0x401E8)

RXEN2: Ch.2 receive enable (D6) / Serial I/F Ch.2 control register (0x401F3)

RXEN3: Ch.3 receive enable (D6) / Serial I/F Ch.3 control register (0x401F8)

Enables each channel for receive operations.

Write "1": Receive enabled Write "0": Receive disabled

Read: Valid

When RXENx for a channel is set to "1", the channel is enabled for receive operations. When RXENx is set to "0", the channel is disabled for receive operations.

Always make sure the RXENx = "0" before setting the transfer mode and other conditions.

At initial reset, RXENx is set to "0" (receive disabled).

```
EPR0: Ch.0 parity enable (D5) / Serial I/F Ch.0 control register (0x401E3)
EPR1: Ch.1 parity enable (D5) / Serial I/F Ch.1 control register (0x401E8)
EPR2: Ch.2 parity enable (D5) / Serial I/F Ch.2 control register (0x401F3)
EPR3: Ch.3 parity enable (D5) / Serial I/F Ch.3 control register (0x401F8)
```

Selects a parity function.

Write "1": Parity added Write "0": No parity added

Read: Valid

EPRx is used to select whether receive data is to be checked for parity, and whether a parity bit is to be added to transmit data. When EPRx is set to "1", the receive data is checked for parity. A parity bit is automatically added to the transmit data. When EPRx is set to "0", parity is not checked and no parity bit is added.

The parity function is only valid in the asynchronous mode. Settings of EPRx have no effect in the clock-synchronized mode.

At initial reset, EPRx becomes indeterminate.

```
PMD0: Ch.0 parity mode selection (D4) / Serial I/F Ch.0 control register (0x401E3)
PMD1: Ch.1 parity mode selection (D4) / Serial I/F Ch.1 control register (0x401E8)
PMD2: Ch.2 parity mode selection (D4) / Serial I/F Ch.2 control register (0x401F3)
PMD3: Ch.3 parity mode selection (D4) / Serial I/F Ch.3 control register (0x401F8)
```

Selects an odd or even parity.

Write "1": Odd parity Write "0": Even parity Read: Valid

Odd parity is selected by writing "1" to PMDx, and even parity is selected by writing "0". Parity check and the addition of a parity bit are only effective in asynchronous transfers in which EPRx is set to "1". If EPRx = "0", settings of PMDx do not have any effect.

At initial reset, PMDx becomes indeterminate.

```
STPB0: Ch.0 stop bit selection (D3) / Serial I/F Ch.0 control register (0x401E3)
STPB1: Ch.1 stop bit selection (D3) / Serial I/F Ch.1 control register (0x401E8)
STPB2: Ch.2 stop bit selection (D3) / Serial I/F Ch.2 control register (0x401F3)
STPB3: Ch.3 stop bit selection (D3) / Serial I/F Ch.3 control register (0x401F8)
```

Selects a stop-bit length during the performance of an asynchronous transfer.

Write "1": 2 bits
Write "0": 1 bit
Read: Valid

STPBx is only valid in an asynchronous transfer. Two stop bits are selected by writing "1" to STPBx, and one stop bit is selected by writing "0". The start bit is fixed at 1 bit.

Settings of STPBx are ignored during the performance of a clock-synchronized transfer.

At initial reset, STPBx becomes indeterminate.

```
SSCK0: Ch.0 input clock selection (D2) / Serial I/F Ch.0 control register (0x401E3)
SSCK1: Ch.1 input clock selection (D2) / Serial I/F Ch.1 control register (0x401E8)
SSCK2: Ch.2 input clock selection (D2) / Serial I/F Ch.2 control register (0x401F3)
SSCK3: Ch.3 input clock selection (D2) / Serial I/F Ch.3 control register (0x401F8)
```

Selects the clock source for an asynchronous transfer.

III PERIPHERAL BLOCK: SERIAL INTERFACE

Write "1": #SCLK (external clock)

Write "0": Internal clock

Read: Valid

During operation in the asynchronous mode, this bit is used to select the clock source between an internal clock (output by an 8-bit programmable timer) and an external clock (input from the #SCLKx pin). An external clock is selected by writing "1" to this bit, and an internal clock is selected by writing "0".

At initial reset, SSCKx becomes indeterminate.

SMD01-SMD00: Ch.0 transfer mode selection (D[1:0]) / Serial I/F Ch.0 control register (0x401E3) SMD11-SMD10: Ch.1 transfer mode selection (D[1:0]) / Serial I/F Ch.1 control register (0x401E8) SMD21-SMD20: Ch.2 transfer mode selection (D[1:0]) / Serial I/F Ch.2 control register (0x401F3) SMD31-SMD30: Ch.3 transfer mode selection (D[1:0]) / Serial I/F Ch.3 control register (0x401F8)

Sets the transfer mode of the serial interface as shown in Table 8.11 below.

Table 8.11 Setting of Transfer Mode

SMDx1	SMDx0	Transfer mode
1	1	8-bit asynchronous mode
1	0	7-bit asynchronous mode
0	1	Clock-synchronized slave mode
0	0	Clock-synchronized master mode

The SMDx bit can be read as well as written.

When using the IrDA interface, always be sure to set an asynchronous mode for the transfer mode.

At initial reset, SMDx becomes indeterminate.

DIVMD0: Sampling clock division ratio (D4) / Serial I/F Ch.0 IrDA register (0x401E4) **DIVMD1**: Sampling clock division ratio (D4) / Serial I/F Ch.1 IrDA register (0x401E9) **DIVMD2**: Sampling clock division ratio (D4) / Serial I/F Ch.2 IrDA register (0x401F4) **DIVMD3**: Sampling clock division ratio (D4) / Serial I/F Ch.3 IrDA register (0x401F9)

Selects the division ratio of the sampling clock.

Write "1": 1/8
Write "0": 1/16
Read: Valid

Select the division ratio necessary to generate the sampling clock for asynchronous transfers. When DIVMDx is set to "1", the sampling clock is generated from the input clock of the serial interface (output by an 8-bit programmable timer or input from #SCLKx) by dividing it by 8. When DIVMDx is set to "0", the input clock is divided by 16. At initial reset, DIVMDx becomes indeterminate.

IRTL0: Ch.0 IrDA output logic inversion (D3) / Serial I/F Ch.0 IrDA register (0x401E4)
IRTL1: Ch.1 IrDA output logic inversion (D3) / Serial I/F Ch.1 IrDA register (0x401E9)
IRTL2: Ch.2 IrDA output logic inversion (D3) / Serial I/F Ch.2 IrDA register (0x401F4)
IRTL3: Ch.3 IrDA output logic inversion (D3) / Serial I/F Ch.3 IrDA register (0x401F9)

Inverts the logic of the IrDA output signal.

Write "1": Inverted
Write "0": Not inverted
Read: Valid

When using the IrDA interface, set the logic of the SOUTx output signal to suit the infrared-ray communication circuit that is connected external to the chip. If IRTLx is set to "1", a high pulse is output when the output data = "0" (held low-level when the output data = "1"). If IRTLx is set to "0", a low pulse is output when the output data = "0" (held high-level when the output data = "1").

At initial reset, IRTLx becomes indeterminate.

IRRL0: Ch.0 IrDA input logic inversion (D2) / Serial I/F Ch.0 IrDA register (0x401E4)

IRRL1: Ch.1 IrDA input logic inversion (D2) / Serial I/F Ch.1 IrDA register (0x401E9)

IRRL2: Ch.2 IrDA input logic inversion (D2) / Serial I/F Ch.2 IrDA register (0x401F4)

IRRL3: Ch.3 IrDA input logic inversion (D2) / Serial I/F Ch.3 IrDA register (0x401F9)

Inverts the logic of the IrDA input signal.

Write "1": Inverted
Write "0": Not inverted
Read: Valid

When using the IrDA interface, set the logic of the signal that is input from an external infrared-ray communication circuit to the chip to suit the serial interface. If IRRLx is set to "1", a high pulse is input as a logic "0". If IRRLx is set to "0", a low pulse is input as a logic "0".

At initial reset, IRRLx becomes indeterminate.

IRMD01-IRMD00: Ch.0 IrDA interface mode selection (D[1:0]) / Serial I/F Ch.0 IrDA register (0x401E4) IRMD11-IRMD10: Ch.1 IrDA interface mode selection (D[1:0]) / Serial I/F Ch.1 IrDA register (0x401E9) IRM21-IRM20: Ch.2 IrDA interface mode selection (D[1:0]) / Serial I/F Ch.2 IrDA register (0x401F4) IRM31-IRM30: Ch.3 IrDA interface mode selection (D[1:0]) / Serial I/F Ch.3 IrDA register (0x401F9)

Selects the IrDA interface function.

Table 8.12 IrDA Interface Setting

IRMDx1	IRMDx0	0x0 Interface mode					
1	1 1 Do not set. (reserved)						
1	0	IrDA 1.0 interface					
0	0 1 Do not set. (reserved)						
0	0 0 Normal interface						

When using the IrDA interface function, write "10" to IRMDx while setting to an asynchronous mode for the transfer mode. If the IrDA interface function is not to be used, write "00" to IRMDx.

At initial reset, IRMDx becomes indeterminate.

Note: This selection must always be performed before the transfer mode and other conditions are set.

PSIO02-PSIO00: Ch.0 interrupt level (D[6:4]) / 8-bit timer, serial I/F Ch.0 interrupt priority register (0x40269)

PSIO12-PSIO10: Ch.1 interrupt level (D[2:0]) / Serial I/F Ch.1 A/D interrupt priority register (0x4026A)

PSIO22-PSIO20: Ch.2 interrupt level (D[2:0]) / 8-bit timer, serial I/F Ch.2/3 interrupt priority register (0x4026E)

PSIO32-PSIO30: Ch.3 interrupt level (D[6:4]) / Serial I/F Ch.2/3 A/D interrupt priority register (0x4026E)

Sets the priority level of the serial-interface interrupt.

The interrupt priority level can be set for each channel in the range of 0 to 7.

At initial reset, PSIOx becomes indeterminate.

ESERR0, ESRX0, ESTX0: Ch.0 interrupt enable (D0,D1,D2) / Serial I/F Ch.0/1 interrupt enable register (0x40276) ESERR1, ESRX1, ESTX1: Ch.1 interrupt enable (D3,D4,D5) / Serial I/F Ch.0/1 interrupt enable register (0x40276) ESERR2, ESRX2, ESTX2: Ch.2 interrupt enable (D0,D1,D2) / Serial I/F Ch.0/1 interrupt enable register (0x40279) ESERR3, ESRX3, ESTX3: Ch.3 interrupt enable (D3,D4,D5) / Serial I/F Ch.0/1 interrupt enable register (0x40279)

Enable or disable interrupt generation to the CPU.

Write "1": Interrupt enabled Write "0": Interrupt disabled

Read: Valid

The ESERRx, ESRXx, and ESTXx bits are interrupt enable bits corresponding to receive-error, receive-buffer full, and transmit-buffer empty interrupt factors, respectively, in each channel. The interrupts for which this bit is set to "1" are enabled, and the interrupts for which this bit is set to "0" are disabled.

At initial reset, all these bits are set to "0" (interrupts disabled).

FSERR0, FSRX0, FSTX0: Ch.0 interrupt factor flags (D0,D1,D2) / Serial I/F Ch.2/3 interrupt factor flag register

(0x40286)

FSERR1, FSRX1, FSTX1: Ch.1 interrupt factor flags (D3,D4,D5) / Serial I/F Ch.2/3 interrupt factor flag register

(0x40286)

FSERR2, FSRX2, FSTX2: Ch.2 interrupt factor flags (D0,D1,D2) / Serial I/F Ch.2/3 interrupt factor flag register

(0x40289)

FSERR3, FSRX3, FSTX3: Ch.3 interrupt factor flags (D3,D4,D5) / Serial I/F Ch.2/3 interrupt factor flag register

(0x40289)

Indicate the status of serial-interface interrupt generation.

When read

Read "1": An interrupt factor occurred Read "0": No interrupt factor occurred

When written using the reset-only method (default)

Write "1": Flag is reset Write "0": Invalid

When written using the read/write method

Write "1": Flag is set Write "0": Flag is reset

The FSERRx, FSRXx, and FSTXx flags are interrupt factor flags corresponding to receive-error, receive-buffer full, and transmit-buffer empty interrupts, respectively, in each channel. The flag is set to "1" when each interrupt factor occurs.

A transmit-buffer empty interrupt factor occurs when transmit data is transferred from the transmit data register to the shift register.

A receive-buffer full interrupt factor occurs when receive data is transferred from the shift register to the receive data register.

A receive-error interrupt factor occurs when a parity, framing, or overrun error is detected during reception of data. At this time, if the following conditions are met, an interrupt to the CPU is generated:

- 1. The corresponding interrupt enable register bit is set to "1".
- 2. No other interrupt request of a higher priority has been generated.
- 3. The PSR's IE bit is set to "1" (interrupts enabled).
- 4. The set value of the corresponding interrupt priority register is higher than the CPU interrupt level (IL).

When using the receive-buffer full or transmit-buffer empty interrupt factor as an IDMA request, the fact that the above conditions are met does not necessarily mean that an interrupt request to the CPU has been output simultaneously when an interrupt factor occurs. An interrupt is generated under the above conditions upon completion of the data transfer by IDMA, provided that interrupts are enabled by settings on the IDMA side. The interrupt factor flag is set to "1" whenever an interrupt factor occurs, regardless of the settings of the interruptenable and interrupt priority registers.

If the next interrupt is to be accepted following the occurrence of an interrupt, it is necessary that the interrupt factor flag be reset, and that the PSR be set up again (by setting the IE bit to "1" after setting the IL to a value lower than the level indicated by the interrupt priority register, or by executing the reti instruction).

The interrupt factor flag can only be reset by writing to it in the software. Note that if the PSR is set up again to accept interrupts generated (or if the reti instruction is executed) without resetting the interrupt factor flag, the same interrupt occurs again. Note also that the value to be written to reset the flag is "1" when the reset-only method (RSTONLY = "1") is used, and "0" when the read/write method (RSTONLY = "0") is used.

At initial reset, all of these flags become indeterminate, so be sure to reset them in the software.

RSRX0, RSTX0: Ch.0 IDMA request (D6, D7) / 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA request register (0x40292)

RSRX1, RSTX1: Ch.1 IDMA request (D0, D1) / Serial I/F Ch.1, A/D IDMA request register (0x40293)

RSRX2, RSTX2: Ch.2 IDMA request (D2, D3) / 8-bit timer 4-5, serial I/F Ch.2/3 IDMA request register (0x4029B) RSRX3, RSTX3: Ch.3 IDMA request (D4, D5) / 8-bit timer 4-5, serial I/F Ch.2/3 IDMA request register (0x4029B)

Specifies whether to invoke IDMA when an interrupt factor occurs.

When using the set-only method (default)

Write "1": IDMA request Write "0": Not changed Read: Valid

When using the read/write method

Write "1": IDMA request Write "0": Interrupt request

Read: Valid

The RSRXx and RSTXx bits are IDMA request bits corresponding to receive-buffer full and transmit-buffer empty interrupt factors, respectively. If the bit is set to "1", IDMA is invoked when an interrupt factor occurs, thus performing a programmed data transfer. If this bit is set to "0", normal interrupt processing is performed, without invoking IDMA.

For details on IDMA, refer to "IDMA (Intelligent DMA)".

At initial reset, these bits are set to "0" (interrupt request).

DESRX0, DESTX0: Ch.0 IDMA enable (D6, D7) / 16-bit timer 5, 8-bit timer, serial I/F Ch.0 IDMA enable register (0x40296)

DESRX1, DESTX1: Ch.1 IDMA enable (D0, D1) / Serial I/F Ch.1, A/D IDMA enable register (0x40297)

DESRX2, DESTX2: Ch.2 IDMA enable (D2, D3) / 8-bit timer 4-5, serial I/F Ch.2/3 IDMA enable register (0x4029C) **DESRX3, DESTX3**: Ch.3 IDMA enable (D4, D5) / 8-bit timer 4-5, serial I/F Ch.2/3 IDMA enable register (0x4029C)

Enables IDMA transfer by means of an interrupt factor.

When using the set-only method (default)

Write "1": IDMA enabled Write "0": Not changed Read: Valid

When using the read/write method

Write "1": IDMA enabled Write "0": IDMA disabled

Read: Valid

The DESRXx and DESTXx bits are IDMA enable bits corresponding to receive-buffer full and transmit-buffer empty interrupt factors, respectively. If the bit is set to "1", the IDMA request by the interrupt factor is enabled. If the bit is set to "0", the IDMA request is disabled.

At initial reset, these bits are set to "0" (IDMA disabled).

Programming Notes

- (1) Before setting various serial-interface parameters, make sure the transmit and receive operations are disabled (TXENx = RXENx = "0").
- (2) When the serial interface is transmitting or receiving data, do not set TXENx or RXENx to "0", and do not execute the slp instruction.
- (3) In clock-synchronized transfers, the mode of communication is half-duplex, in which the clock line is shared between the transmit and receive units. Therefore, RXENx and TXENx cannot be enabled simultaneously.
- (4) After an initial reset, the interrupt factor flag becomes indeterminate. To prevent generation of an unwanted interrupt or IDMA request, reset this flag in the program.
- (5) If a receive error occurs, the receive-error interrupt and receive-buffer full interrupt factors occur simultaneously. However, since the receive-error interrupt has priority over the receive-buffer full interrupt, the receive-error interrupt is processed first. Therefore, it is necessary to reset the receive-buffer full interrupt factor flag through the use of the receive-error interrupt processing routine
- (6) To prevent the regeneration of interrupts due to the same factor following the occurrence of an interrupt, always be sure to reset the interrupt factor flag before setting the PSR again or executing the reti instruction.
- (7) Follow the procedure described below to initialize the serial interface.




Figure 8.18 Serial Interface Initialize Procedure

- (8) When transmitting data in the clock-synchronized master mode, transmit data is written to the transmit data register after the initial setting is performed following the flow in item (7). However, the clock generated by the 8-bit timer must be supplied to the serial interface (at least one underflow has had to have occurred in the 8-bit tier) before this writing. Otherwise, 0xFF will be transmitted prior to the written data.
- (9) The maximum transfer rate of the serial interface is limited to 1 Mbps.
- (10) If the receive circuit is stopped during reception, set both transmission and reception to the disabled status.

III-9 SINGLE MASTER I²C-BUS

Configuration of Single-Master I²C-Bus

Features of the Single-Master I² C-Bus

The Peripheral Block includes a single-master (I2CSMST) I²C-bus controller with two channels (Ch. 0 and Ch. 1). This controller supports data transfers in conformance with the Philips I²C-bus data transfer format. It supports two transfer rates: fast mode (up to 400 kbps) and standard mode (up to 100 kbps). This circuit achieves improved cost-performance by limiting its functionality to single-master operation.

Since this controller also includes a DMA interface, large quantities of data can be transferred without incurring additional CPU overhead.

This single-master I²C-bus controller provides the following features.

- I²C-bus
 - Supports transfer rates from 3 kHz to 6 MHz (with a 50 MHz master clock).
 - Provides a spike noise suppression function with characteristics appropriate for the bus to reduce line noise. It
 also supports full swing specifications.
 - Provides the following I²C-bus error management functions.

Function for detecting mismatches between the transfer data and the transfer clock

Data transmit/receive mode start/stop condition detection function

Transmit mode NACK detection function

- Function for independently issuing start/stop conditions to support a wide variety of formats
- Function for specifying the ACK/NACK responses during data reception
- · Clock wait function for connection to a low-speed slave
- CPU interface
 - · Interrupt generation function
- DMA interface
 - Two DMA channels each for transmit and receive operations, corresponding to each of the I2CSMST channels (Ch. 0 and Ch. 1).
- Other features
 - One-shot pulse generation function used when errors occur.

Figure 9.1 shows the structure of one channel of the single-master I²C-bus core.




Figure 9.1 Structure of Single Master I²C-Bus

Note: The two channels (Ch. 0 and Ch. 1) have identical structures and provide identical functions. The channels are differentiated by appending a "0" or a "1" to the signal and control bit names. However, since the channels are identical, the "0" and "1" identifier has been replaced with an "x" in this documentation unless specifying the channel is required.

Single-Master I²C-Bus Input and Output Pins

Table 9.1 lists the pins used by the single-master I²C-bus core.

Table 9.1 Single-Master I²C-Bus Core Pins

Pin name	I/O	Function	Function selection bit
P70/SCL0	I/O	I/O port/single-master I ² C-bus Ch. 0 clock I/O	CFP70 (D0) / P7 function select register (0x4030A)
P71/SDA0	I/O	I/O port/single-master I ² C-bus Ch. 0 data I/O	
P72/SCL1	I/O	I/O port/single-master I ² C-bus Ch. 1 clock I/O	CFP71 (D1) / P7 function select register (0x4030A)
P73/SDA1	I/O	I/O port/single-master I ² C-bus Ch. 1 data I/O	

SCLx (single-master I²C-bus clock I/O pin)

SDAx (single-master I²C-bus data I/O pin)

During data transfers, the SDAx (data) pin may change between high and low only during periods when the SCLx (clock) pin is low. That is, the state of the SDAx pin must remain fixed during the high period of the SCLx pin during data transfers. Figure 9.2 shows the details of the data bits transferred on the I²C-bus.




Figure 9.2 Bit Transfers over the I²C-Bus

Method for setting the single-master I²C-bus input/output pins

All of the pins used by the single-master I^2C -bus are shared with I/O ports. At cold start, they are all set up to function as I/O port pins P7x. (That is, the function selection bits CFP7x are set to "0".) To use a single-master I^2C -bus I/O pin, set the function selection bit CFP7x for the channel to be used to "1".

At hot start, the value prior to the reset is retained.

Transfer start and transfer stop

In data communication over an I²C-bus, the start and stop of data transfers is controlled by the start conditions and the stop conditions.

When the SCLx pin is high, if the SDAx pin switches from high to low, that transition is seen as a start condition and the bus goes to the busy state.

When the SCLx pin is high, if the SDAx pin switches from low to high, that transition is seen as a stop condition and the bus goes to the free state (released state).

This single-master I^2C -bus core always controls transmit and reception over the I^2C -bus itself. The communication control sequence of start condition generation/detection \rightarrow data transfer \rightarrow stop condition generation/detection is controlled by writing the stipulated commands into the single-master I^2C -bus control register, TRNSx[2:0].




Figure 9.3 Start and Stop Conditions

Data Transfer Formats

The smallest unit of data output from the SDAx pin is the byte (8 bits). There is no limit on the number of bytes that can be transferred in a single transfer operation. Data is sent and received MSB first. (See Figure 9.4.)

An acknowledge bit is required after every byte. The acknowledge clock is generated by the single-master I^2C -bus core. During the acknowledge clock period, the transmitter releases the SDAx pin. The receiver must set the SDAx pin low to match the acknowledge pulse so that the SDAx pin goes to the low state and is stable during the period when the acknowledge clock is high. (See Figure 9.5.)




Figure 9.4 Data Transfer Format over an I²C-Bus




Figure 9.5 Acknowledge over an I²C-Bus

Single-Master I²C-Bus Settings

The following settings are required prior to the actual data transfer to transfer data using the single-master I²C-bus core.

- 1. I/O pin setup
- 2. Input clock setup
- 3. DMA transfer mode settings
- 4. Interrupt/IDMA/HSDMA settings

The remainder of this section describes this setup in detail. See the section "Single-master I²C-bus master interrupts and DMA" for details on setting up the interrupts and DMA.

Note: This setup must be performed with the single-master I²C-bus in the stopped state (RUNx = "0": command wait state). Changing these settings while the circuit is operating will lead to incorrect operation. Normally, applications should only perform the initial settings after executing a software reset (by setting the single-master I²C-bus control register I2CSR to "1".)

I/O pin setup

The single-master I²C-bus uses two pins: SDAx and SCLx. Set CFP7x[1:0] (D[1:0]) in the P7 function select register (0x4030A) according to the pins used. (Note that both channels can be used at the same time.) The SDAx and SCLx pins are set either to low/high-impedance output or to low/high output (for noise suppression) by the SDAPx and SCLPx bits in the single-master I²C-bus I/O select register.

Input clock setup

The single-master I²C-bus includes prescalers both for noise filter clock (NCLKx) generation and for SCLx clock generation. The divisors provided by these prescalers are set by the registers listed in Table 9.2.

Table 9.2 Noise Filter Clock (NCLKx) Divisor Register and SCLx Clock Divisor Register

Channel	Bit	Register						
Ch. 0	NIS_P0[3:0]	(D[3:0]) / Single-master I ² C-bus Ch. 0 noise filter clock NCLK0 divisor register (0x40326)						
Ch. 1	NIS_P1[3:0]	(D[3:0]) / Single-master I ² C-bus Ch. 1 noise filter clock NCLK1 divisor register (0x40326)						
Ch. 0	SCL_P0[2:0]	(D[2:0]) / Single-master I ² C-bus Ch. 0 I ² C-bus clock (SCL0) divisor register (0x40327)						
Ch. 1	SCL_P1[2:0]	(D[2:0]) / Single-master I ² C-bus Ch. 1 I ² C-bus clock (SCL1) divisor register (0x40327)						

The frequency of the noise filter clock NCLKx is expressed as follows.

 $f_{NCLKx} = f_{PSCIN}/(4 \times NIS_Px[3:0])$ [Hz] $(f_{NCLKx} = f_{PSCIN}/2 \text{ when NIS}_Px=0)$

f_{PSCIN}: The prescaler input clock frequency (Hz)

The frequency of SCLx is expressed as follows.

$$\begin{split} f_{SCLx} = & f_{NCLKx}/(2^n \times 4) = f_{PSCIN}/((4 \times NIS_Px[3:0]) \times (2^n \times 4)) \text{ [Hz]} \\ & (f_{SCLx} = f_{PSCIN}/(2 \times (2^n \times 4)) \text{ when SCL_Px=0)} \\ & n = SCL_Px[2:0] \end{split}$$

See the "Programming Notes" item for detailed information.

DMA transfer mode settings

Either (1) dual address transfers using HSDMA (with EOP), (2) dual address transfers using DMA (no EOP), or (3) CPU transfer can be selected by setting the single-master I²C-bus DMA mode register. However, the only DMA transfer mode that can be used is single transfer mode, which transfers one byte for each transfer request. The read DMA request interrupt factor and the write DMA request interrupt factor are used as the start events. Note that when IDMA transfers are used the single-master I²C-bus internal IDMA byte counter is used. This allows the stipulated number of bytes to be sent or received without incurring CPU overhead.

I²C-Bus Control and Operation

Transfer commands

Transmit/receive operations are executed by writing transfer commands to the TRNSx[2:0] bits in the control register.

Ch. 0 operation commands: TRNS0[2:0] (D[2:0]) / Single-master I²C-bus Ch. 0 control register (0x40322) Ch. 1 operation commands: TRNS1[2:0] (D[2:0]) / Single-master I²C-bus Ch. 1 control register (0x40332)

Table 9.3 Transfer Commands

TRNSx[2:0]	Operation				
001	Generate start condition				
010	Generate stop condition				
011	Receive data				
100	Transfer data				
101	Dummy DMA send mode				
110	Dummy DMA receive mode				
Any other value	Clear the error status register error flags.				

Note that when generating an interrupt at transfer command completion, it is necessary to enable the command complete interrupt by setting to "1" both IC_CMPx in the interrupt control/status register in the single-master I²C-bus core and the EI2CIx interrupt enable bit in the Ch. 0/1 interrupt enable register in the single-master I²C-bus core in the interrupt controller. (See the "Single-Master I²C-Bus Interrupts and DMA" item for detailed information on interrupts.)

Transmit procedure

The single-master I²C-bus core includes both a transmit shift register and a transmit data register (used as a transmit data buffer).

Ch. 0 transmit data: I2CTD0[7:0] (D[7:0]) / Single-master I^2 C-bus Ch. 0 transmit data register (0x40320) Ch. 1 transmit data: I2CTD1[7:0] (D[7:0]) / Single-master I^2 C-bus Ch. 1 transmit data register (0x40330) After writing data to this register and setting the bus to the busy state by writing "001" (generate start condition) to the TRNSx[2:0] control register, one byte of data can be transmitted (MSB first) by writing "100" to TRNSx[2:0] to execute the data transmit command. The acknowledge (ACK) from the slave will be reflected in the error status register RACK flag. Data can be transmitted continuously be repeating the sequence of first writing the next data to be sent and setting TRNSx[2:0] to "100" (data transmit command). After the stipulated number of bytes have been transmitted, return the bus to the free state by writing "010" to TRNSx[2:0] to execute the generate stop condition command.

Receive procedure

The single-master I²C-bus core includes both a receive shift register and a receive data register (used as a receive data buffer).

Ch. 0 receive data: I2CRD0[7:0] (D[7:0]) / Single-master I^2C -bus Ch. 0 receive data register (0x40321) Ch. 1 receive data: I2CRD1[7:0] (D[7:0]) / Single-master I^2C -bus Ch. 1 receive data register (0x40331) After setting the bus to the busy state by writing "001" (generate start condition) to the TRNSx[2:0] control register, one byte of data can be received (MSB first) by writing "011" to TRNSx[2:0] to execute the data receive command. An acknowledge (ACK) can be sent to the slave by setting TACK in the control register to "1"

Data can be received continuously by repeating the sequence of first reading out the received data, then setting TRNSx[2:0] to "011" (data receive command) and then sending an ACK. After the stipulated number of bytes have been received, return the bus to the free state by writing "010" to TRNSx[2:0] to execute the generate stop condition command.

Data transfer and I2C-bus status

The command run state (RUNx), the SDAx and SCLx pin states (SSDAx and SSCLx), the bus usage state of the single-master I^2C -bus (UBx), the I^2C -bus state (BBx), the error flag (EHx), and the transfer command completion (CMPx) status states are reflected in the following registers.

Ch. 0 status: single-master I²C-bus Ch. 0 status register (0x40323)

Ch. 1 status: single-master I²C-bus Ch. 1 status register (0x40333)

Transfer errors

Transfer errors are reflected in the bits in the error status register.

Table 9.4 Error Status Register

Error status	Register
RACKx: Receive ACK signal	(D4) / Single-master I ² C-bus Ch. 0 error status register (0x40324)
	(D4) / Single-master I ² C-bus Ch. 1 error status register (0x40334)
CMSx: Clock mismatch	(D3) / Single-master I ² C-bus Ch. 0 error status register (0x40324)
	(D3) / Single-master I ² C-bus Ch. 1 error status register (0x40334)
DMSx: Data mismatch	(D2) / Single-master I ² C-bus Ch. 0 error status register (0x40324)
	(D2) / Single-master I ² C-bus Ch. 1 error status register (0x40334)
SPDx: Stop condition	(D1) / Single-master I ² C-bus Ch. 0 error status register (0x40324)
	(D1) / Single-master I ² C-bus Ch. 1 error status register (0x40334)
STDx: Start condition	(D0) / Single-master I ² C-bus Ch. 0 error status register (0x40324)
	(D0) / Single-master I ² C-bus Ch. 1 error status register (0x40334)

When a NACK is detected, RACKx is cleared to "0". CMSx and DMSx are clock mismatch states, and are set to "1" when a data mismatch is detected. SPDx and STDx are set to "1" when a corresponding stop or start condition is detected anywhere other than the stipulated position. When one of the above errors occurs, the EHx bit in the status register is set to "1" and the bus is set to the free state with the timing shown in Figure 9.6.




Figure 9.6 Bus Release after an Error Occurs

The error status flag in the error status register is cleared by writing either "000" or "111" to TRNSx[2:0]. It is also cleared by a software reset (setting I2CSRx to "1"). Note that if an interrupt is issued when an error occurs, it is necessary to enable the command complete interrupt by setting to "1" both IC_EHx in the interrupt control/status register in the single-master I²C-bus core and the EI2CIx interrupt enable bit in the Ch. 0/1 interrupt enable register in the single-master I²C-bus core interrupt controller. (See the "Single-Master I²C-Bus Interrupts and DMA" item for detailed information on interrupts.)

Clock wait function

The I²C-bus can be connected to devices that have a clock wait function by setting CLKWx in the control register to "1". When the clock wait function is enabled, master transmit operations can be delayed by lengthening the master clock period while the slave outputs a low level to SCLx.

Ch. 0 clock wait: CLKW0 (D4) / Single-master I²C-bus Ch. 0 control register (0x40322)

Ch. 1 clock wait: CLKW1 (D4) / Single-master I²C-bus Ch. 1 control register (0x40332)

Single-Master I²C-Bus Interrupts and DMA

The single-master I²C-bus core provides functions in each channel that generate the following interrupts.

- Command complete/error interrupt
- Read DMA request interrupt
- Write DMA request interrupt

Command complete/error interrupt factor

This interrupt factor occurs when interrupts are enabled with either IC_EHx error interrupt flag or the IC_CMPx command complete interrupt flag (both of which are in the single-master I²C-bus interrupt control/status register) and when either the IS_EHx interrupt error status flag or the IS_CMPx interrupt complete status flag (in the same register) is set. When either IS_CMPx or IS_EHx is set, the FI2CIx flag in the single-master I²C-bus core Ch. 0/1 interrupt factor flag register will be set. At this time, if the interrupt is enabled by the ingle-master I²C-bus core Ch. 0/1 interrupt enable register, and interrupt request will be issued to the CPU. This interrupt factor can be used to report the completion of execution of the transfer command and the occurrence of errors.

Read DMA request interrupt factor

When a DMA transfer is set up by the single-master I²C-bus core DMA transfer mode setting register Dx_MD[1:0], and TRNSx[2:0] in the single-master I²C-bus core control register is set to "011" (data receive), if the interrupt is enabled by setting the FI2CRx flag in the single-master I²C-bus core Ch. 0/1 factor flag register, a read DMA request interrupt will be issued.

This interrupt factor can be used to start HSDMA or IDMA operations.

Write DMA request interrupt factor

When a DMA transfer is set up by the single-master I²C-bus core DMA transfer mode setting register Dx_MD[1:0], and TRNSx[2:0] in the single-master I²C-bus core control register is set to "100" (data transfer), if the interrupt is enabled by setting the FI2CWx flag in the single-master I²C-bus core Ch. 0/1 factor flag register, a read DMA request interrupt will be issued.

This interrupt factor can be used to start HSDMA or IDMA operations.

Interrupt controller control registers

Table 9.5 lists the interrupt controller control register that are provided for each interrupt system (channel).

	T		t Controller Control Regio	· · · · · · · · · · · · · · · · · · ·
Ch.	Interrupt factor	Interrupt factor flag	Interrupt enable register	Interrupt priority register
0	Command complete/error	FI2CI0(D0/0x402B2)	EI2CI0(D0/0x402B1)	PI2C0[2:0](D[2:0] / 0x402B0)
	Read DMA request	FI2CR0(D1/0x402B2)	EI2CR0(D1/0x402B1)	
	Write DMA request	FI2CW0(D2/0x402B2)	EI2CW0(D2/0x402B1)	
1	Command complete/error	FI2CI1(D3/0x402B2)	EI2CI1(D3/0x402B1)	PI2C1[2:0](D[6:4] / 0x402B0)
	Read DMA request	FI2CR1(D4/0x402B2)	EI2CR1(D4/0x402B1)	
	Write DMA request	FI2CW1(D5/0x402B2)	EI2CW1(D5/0x402B1)	

Table 9.5 Interrupt Controller Control Registers

When one of the previously described interrupt factors occurs, the corresponding interrupt flag is set to "1". If the interrupt enable register bit corresponding to that interrupt factor is set to "1", an interrupt request is issued. Particular interrupt factors can be disabled by setting the corresponding bit in the interrupt enable register to "0". The interrupt flags are always set to "1" when the corresponding interrupt conditions are established, regardless of the interrupt enable register setting, i.e., even if the corresponding bit is set to "0".

request to be issued to the CPU, there must be no outstanding interrupt factors with a higher priority.

Also note that the CPU will only accept an input interrupt request if the PSR IE bit is set to "1" (interrupts enabled) and IL is set to a value smaller than the input interrupt level set in the interrupt priority register.

See the "ITC (interrupt controller)" section for details on these interrupt control registers and operation when an

The interrupt priority register sets the interrupt priority level (0 to 7) for each interrupt system. For an interrupt

See the "ITC (interrupt controller)" section for details on these interrupt control registers and operation when an interrupt occurs.

Intelligent DMA

The read DMA request interrupt and the write DMA request interrupt can start intelligent DMA (IDMA) operation. This allows continuous transmit/receive operations to be performed using DMA transfers between memory and the transmit/receive data registers.

The IDMA channel numbers assigned to each factor are as follows.

IDMA Ch.

Ch. 0 read DMA request interrupt: 0x36
Ch. 0 write DMA request interrupt: 0x37
Ch. 1 read DMA request interrupt: 0x38
Ch. 1 write DMA request interrupt: 0x39

The IDMA enable and request bits listed in Table 9.6 must be set to "1" to start an IDMA operation. Also note that in addition to setting the single-master I^2C -bus DMA mode register and the single-master I^2C -bus DMA counter, the IDMA transfer conditions must be set up in the IDMA itself.

Table 9.6 IDMA Transfer Control Bits

Ch.	Interrupt factor	IDMA request bit	IDMA enable bit
0	Read DMA request	RI2CR0(D0/0x402B3)	DEI2CR0(D0/0x402B4)
	Write DMA request	RI2CW0(D1/0x402B3)	DEI2CW0(D1/0x402B4)
1	Read DMA request	RI2CR1(D2/0x402B3)	DEI2CR1(D2/0x402B4)
	Write DMA request	RI2CW1(D3/0x402B3)	DEI2CW1(D3/0x402B4)

If an interrupt factor occurs when the IDMA request and enable bits are set to "1", an IDMA operation is started. No interrupt request is generated at that point. The interrupt request is generated after the DMA transfer completes. These bits can be set so that an interrupt is not generated, but only the DMA transfer is performed. See the "IDMA (Intelligent DMA)" section for details on DMA transfers and interrupt control following DMA transfer completion.

High-speed DMA

The read DMA request and write DMA request interrupt factors can also start high-speed DMA (HSDMA) operations.

The Table 9.7 lists the HSDMA channel numbers and trigger setup bits corresponding to each channel.

Table 9.7 HSDMA Trigger Setup Bits

I2CSMST Ch.	HSDMA Ch.	Trigger setup bit
0 HSD0S[3:0] (D[3:0]) / HSDMA Ch. 0/1 trigger set-u		HSD0S[3:0] (D[3:0]) / HSDMA Ch. 0/1 trigger set-up register (0x40298)
1	1	HSD1S[3:0] (D[7:4]) / HSDMA Ch. 0/1 trigger set-up register (0x40298)
0	2	HSD2S[3:0] (D[3:0]) / HSDMA Ch. 2/3 trigger set-up register (0x40299)
1	3	HSD3S[3:0] (D[7:4]) / HSDMA Ch. 2/3 trigger set-up register (0x40299)

For HSDMA to be started by a read DMA request interrupt factor, write "1101" to the trigger setup bits. For HSDMA to be started by a write DMA request interrupt factor, write "1110" to the trigger setup bits. Note that in addition to the single-master I²C-bus DMA mode setting register settings, the HSDMA side transfer conditions must be set as well.

The HSDMA operation is started when the interrupt factor occurs.

See the "HSDMA (High-speed DMA)" section for details on HSDMA.

Trap vectors

The default values of the interrupt factor trap vectors are listed below.

Ch. 0 command complete/error interrupt	0x0C001B0
Ch. 0 read DMA request interrupt	0x0C001B4
Ch. 0 write DMA request interrupt	0x0C001B8
Ch. 1 command complete/error interrupt	0x0C001C0
Ch. 1 read DMA request interrupt	0x0C001C4
Ch. 1 write DMA request interrupt	0x0C001C8

Single-Master I²C-Bus I/O Memory

Table 9.8 lists the single-master I²C-bus core control bits.

Table 9.8 Single-Master I²C-Bus I/O Memory

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
Single-master	00402B0	D7	-	reserved		-		_	_	0 when being read.	
I2C-bus Ch.0/1	(B)	D6	P12C12	I2CSMST Ch.1		0 to 7		Х	R/W	Ü	
interrupt		D5	P12C11	interrupt level					Х		
priority		D4	P12C10						Х		
register		D3	-	reserved		_	-		_	_	0 when being read.
		D2	P12C02	I2CSMST Ch.0		0 to	o 7		Х	R/W	
		D1	P12C01	interrupt level					X		
		D0	P12C00						Х		
Single-master	00402B1	D7-6	-	reserved		-	_		_	-	0 when being read.
I2C-bus Ch.0/1	(B)	D5	E12CW1	I2CSMST Ch.1 write DMA request	1	Enabled	0	Disabled	0	R/W	
interrupt		D4	E12CR1	I2CSMST Ch.1 read DMA request					0	R/W	
ebable		D3	E12CI1 E12CW0	I2CSMST Ch.1 request					0	R/W	
register		D2 D1	E12CW0	I2CSMST Ch.0 write DMA request I2CSMST Ch.0 read DMA request					0	R/W R/W	
		D0	E12CI0	I2CSMST Ch.0 request					0	R/W	
Single-master	00402B2	D7-6	_	reserved			_			-	0 when being read.
I2C-bus Ch.0/1	(B)	D7=6	F12CW1	I2CSMST Ch.1 write DMA request	1	Factor is	_ _	No factor is	0	R/W	o when being read.
interrupt	(5)	D4	F12CR1	I2CSMST Ch.1 read DMA request	'	generated	0	generated	0	R/W	
factor flag		D3	F12CI1	I2CSMST Ch.1 request		gonoratoa		gonoratoa	0	R/W	
register		D2	F12CW0	I2CSMST Ch.0 write DMA request					0	R/W	
		D1	F12CR0	I2CSMST Ch.0 read DMA request					0	R/W	
		D0	F12CI0	I2CSMST Ch.0 request					0	R/W]
Single-master	00402B3	D7-4	_	reserved		_	-	!	-	-	0 when being read.
I2C-bus Ch.0/1	(B)	D3	R12CW1	I2CSMST Ch.1 write DMA request	1	IDMA	0	Interrupt	0	R/W	
IDMA		D2	R12CR1	I2CSMST Ch.1 read DMArequest		request		request	0	R/W	
request		D1	R12CW0	I2CSMST Ch.0 write DMA request					0	R/W	
register		D0	R12CR0	I2CSMST Ch.0 read DMA request					0	R/W	
Single-master	00402B4	D7-4	-	reserved		-	_		-	-	0 when being read.
I2C-bus Ch.0/1	(B)	D3	DE12CW1	I2CSMST Ch.1 write DMA request	1	IDMA	0		0	R/W	
IDMA		D2	DE12CR1	I2CSMST Ch.1 read DMArequest		enabled		disabled	0	R/W	
enable		D1 D0	DE12CW0 DE12CR0	I2CSMST Ch.0 write DMA request I2CSMST Ch.0 read DMA request					0	R/W R/W	-
register	004030A	D7-2	DETZCKU						0	IK/VV	O when being read
P7 function select register	(B)	D1-2	CFP71	P72,P73 function selection	1	SCL1,SDA1	<u> </u>	D72 D73	0	R/W	0 when being read.
Select register	(6)	D0	CFP70	P70,P71 function selection	1	SCL0,SDA1	_	_	0	R/W	
Single-master	0040320	D7	I2CTD07	Single-master I2C-bus Ch.0		0x0 to			0	R/W	Initialized by software
I2C-bus Ch.0	(B)	D6	I2CTD06	transmit data					0		reset
transmit data		D5	I2CTD05	I2CTD07 = MSB					0		
register		D4	I2CTD04	I2CTD00 = LSB					0		
		D3	I2CTD03						0		
		D2	I2CTD02						0		
		D1	I2CTD01						0		
OiI	004000:	D0	I2CTD00	Oin als assets 100 to 01 0	_	2.2:	_	FF	0	_	Indial India
Single-master I2C-bus Ch.0	0040321	D7 D6	I2CRD07 I2CRD06	Single-master I2C-bus Ch.0		0x0 to	Ux	FF	0	R	Initialized by software
receive data	(B)	D6 D5	12CRD06	receive data I2CRD07 = MSB					0		reset
receive data register		D3	I2CRD05	12CRD07 = MSB 12CRD00 = LSB					0		
39.0.0.		D3	I2CRD03						0		
		D2	I2CRD02						0		
		D1	I2CRD01						0		
		D0	I2CRD00						0		
Single-master	0040322	D7-6	-	reserved		-	-		-	-	0 when being read.
I2C-bus Ch.0	(B)	D5	I2CSR0	Ch.0 dual-wavelength reset	1	Reset		Clear	0	R/W	
control		D4	CLKW0	Ch.0 clock wait	1	On	_	Off	0	R/W	Initialized by software reset
register		D3	TACK0	Ch.0 transmit ACK signal	1	ACK		NACK	0	R/W	Initialized by software reset
		D2 D1	TRNS02 TRNS01	Ch.0 operate command	-			sfer mode start condition	0	R/W	Initialized by software reset
		D1 D0	TRNS01		0	1 - 1 1		start condition	0		
		20	1111300		0	1 1 Recei					
					1	0 0 Trans					
					1	1 1 1		IA send mode			
					1			IA receive mode			
					Othe	er values Clear	err	or flag	L		
			_				_				

Table 9.8 Single-Master I²C-Bus I/O Memory (continue)

Register name	Address	Bit	Name	Function	_			ettin		Init.	R/W	Remarks
						F		_	-		_	
Single-master	0040323	D7	RUN0	Command operating state	1	Exec	uting	0	Standby	0	R	Initialized by software reset
I2C-bus Ch.0	(B)	D6	-	reserved	-	I Carlo		- To	1	-	_	0 when being read.
status		D5	SSDA0	SDA0 status	-	High		0	Low	X	R	
register		D4	SSCL0	SCL0 status	-	High		0	Low	X	R	1 22 22 11 16 1
		D3	UB0	Ch.0 bus usage state	-		in use	_	Bus not in use	0	R	Initialized by software reset
		D2	BB0	I2C-bus usage state	1		us in us	_	I2C-bus free	0	R	Initialized by software reset
		D1	EH0	Ch.0 error flag	1	Error		0	Normal Wait for complete	0	R	Initialized by software reset
		D0	СМР0	Ch.0 transmit command complete	1	Done	=	10	or idle	0	R	Initialized by software reset
Single-master	0040324	D7-5	-	reserved	Ь,			_	1	_	_	0 when being read.
I2C-bus Ch.0	(B)	D4	RACK0	Ch.0 receive ACK signal	-	Erro		0	No error	0	R	Initialized by software reset
error status		D3	CMS0	Ch.0 clock mismatch	1	Dete		0	Not detected	0	R	Initialized by software reset
register		D2	DMS0	Ch.0 data mismatch	$\overline{}$	Dete		0	Not detected	0	R	Initialized by software reset
		D1	SPD0	Ch.0 stop condition	-	Dete		0	Not detected	0	R	Initialized by software reset
		D0	STD0	Ch.0 start condition	1	Dete	cted	0	Not detected	0	R	Initialized by software reset
Single-master	0040325	D7-4	-	reserved	L.,			_		_	-	0 when being read.
I2C-bus Ch.0	(B)	D3	IS_EH0	Ch.0 interrupt error status	1	Factor	generat	ed O	No factor generated	0	R/W	Initialized by software reset
interrupt		D2	IS_CMP0	Ch.0 interrupt complete status	1		generat		No factor generated	0	R/W	Initialized by software reset
control/status		D1	IC_EH0	Ch.0 error interrput	1	Enat	oled	0	Disabled	0	R/W	Initialized by software reset
register		D0	IC_CMP0	Ch.0 complete interrupt	1	Enab	oled	0	Disabled	0	R/W	Initialized by software reset
Single-master	0040326	D7-4	-	reserved				_		_		0 when being read.
I2C-bus Ch.0	(B)	D3	NIS_P03	Ch.0 noise filter		NIS_I	P0[3:0]	Division ratio	0	R/W	θ: selected by
noise filter		D2	NIS_P02	clock division ratio setting	1	1	1	1	θ/60	0		Prescaler clock selec
clock (NCLK0)		D1	NIS_P01		1	1	1	0	θ/56	0		register (0x40181)
divisor		D0	NIS_P00		1	1	0	1	θ/52	0		
register					1	1	0	0	θ/48			
					1	0	1	1	θ/44			
					1	0	1	0	θ/40			
					1	0	0	1	θ/36			
					1	0	0	0	θ/32			
					0	1	1	1	θ/28			
					0	1	1	0	θ/24			
					0	1	0	1	θ/20			
					0	1	0	0	θ/16			
					0	0	1	1	θ/12			
					0	0	1	0	θ/8			
					0	0	0	1	θ/4			
					0	0	0	0	θ/2			
Single-master	0040327	D7-3	-	reserved				_		-	-	0 when being read.
I2C-bus Ch.0	(B)	D2	SCL_P02	SCL0 division ratio setting	SC	L P0	[2:0]	Di	vision ratio	0	R/W	θ: Single-master
I2C-bus clock		D1	SCL_P01	_	1	1	1		θ/512	0		I2C-bus Ch.0
(SCL0)		D0	SCL_P00		1	1	0		θ/256	0		noise filter clock
divisor					1	0	1		θ/128			(NCLK0)
register					1	0	0		θ/64			
					0	1	1		θ/32			
					0	1	0		θ/16			
					0	0	1		θ/8			
					0	0	0		θ/4			
Single-master	0040328	D7-4	-	reserved				_		_	_	0 when being read.
I2C-bus Ch.0	(B)	D3	SDAP0	Ch.0 data push-pull circuit	1	Low/hi	gh outpu	ut 0	Low/Hi-Z output	0	R/W	Initialized by software reset
I/O select		D2	SCLP0	Ch.0 clock push-pull circuit			gh outpu			0	R/W	Initialized by software reset
register		D1	SDAS0	Ch.0 data spike suppression circuit	1	Spike s require	uppressi d	on 0	Spike suppression not required	1	R/W	Initialized by software reset
		D0	SCLS0	Ch.0 clock spike suppression circuit	1	Spike s require	uppressi d	on 0	Spike suppression not required	1	R/W	Initialized by software reset
Single-master	0040329	D7-2	-	reserved				_		-		0 when being read.
I2C-bus Ch.0	(B)	D1	D0_MD1	Ch.0 DMA mode setting	D0	_MD	[1:0]	D	MA mode	0	R/W	Initialized by software reset
DMA mode		D0	D0_MD0		1		1	I	HS_DMA	0		
setting					1		0		IDMA			
register					()	1	-	reserved			
					(0		NON	<u></u>		
Single-master	004032A	D7	D0_CNT7	Ch.0 IDMA byte counter value						0	R/W	
I2C-bus Ch.0	(B)	D6	D0_CNT6	[7:0] (lower byte)						0		
IDMA counter		D5	D0_CNT5	D0_CNT0 = LSB						0		
(lower)		D4	D0_CNT4							0		
1	1	D3	D0_CNT3							0		
register										0	Ì	I
register		D2	D0_CNT2							0		
register		D2 D1	D0_CNT2 D0_CNT1							0		

Table 9.8 Single-Master I²C-Bus I/O Memory (continue)

Register name	Address	Bit	Name	Function		Set	tine	מ	Init.	R/W	Remarks
Single-master	004032B	D7	D0 CNT15	Ch.1 IDMA byte counter value	\vdash			9	0	R/W	
I2C-bus Ch.0	(B)	D/ D6	D0_CNT15	The state of the s					0	F\/VV	
IDMA counter	(6)	D5	D0_CNT14	[15:8] (upper byte) D0_CNT15 = MSB				0			
(upper)		D3	D0_CNT12	D0_CN113 = W3B					0		
register		D3	D0_CNT11						0		
register		D2	D0_CNT10						0		
		D1	D0_CNT9						0		
		D0	D0_CNT8						0		
Single-master	004032C	D7-4	_	reserved	H				_		0 when being read.
I2C-bus Ch.0	(B)	D7-4	I2CTDBE0	Ch.0 transmit data buffer empty	1	Empty	0	Full	1	R	Initialized by software reset
DMA status	(5)	D2	I2CRDBE0	Ch.0 receive data buffer update	1	Updated	0		0	R	Initialized by software reset
register		D1		Ch.0 read DMA request signal status	1	High	_	Low	0	R	Initialized by software reset
		D0	_	Ch.0 write DMA request signal status	1	High	_	Low	0	R	Initialized by software reset
Single-master	0040330	D7	I2CTD17	Single-master I2C-bus Ch.1	Ė	0x0 to			0	R/W	Initialized by software
I2C-bus Ch.1	(B)	D6	I2CTD17	transmit data		0.00 10	, 0,		0	10,00	reset
transmit data	(5)	D5	I2CTD15	I2CTD17 = MSB					0		10301
register		D4	12CTD14	12CTD10 = LSB					0		
- Grand		D3	I2CTD13						0		
		D2	12CTD12						0		
		D1	I2CTD11						0		
		D0	I2CTD10						0		
Single-master	0040331	D7	I2CRD17	Single-master I2C-bus Ch.1	Ħ	0x0 to	0×	FF	0	R	Initialized by software
I2C-bus Ch.1	(B)	D6	I2CRD16	receive data					0	'	reset
receive data	` '	D5	I2CRD15	I2CRD17 = MSB					0		
register		D4	I2CRD14	I2CRD10 = LSB					0		
		D3	I2CRD13						0		
		D2	I2CRD12						0		
		D1	I2CRD11						0		
		D0	I2CRD10						0		
Single-master	0040332	D7-6	-	reserved			-		-	_	0 when being read.
I2C-bus Ch.1	(B)	D5	I2CSR1	Ch.1 dual-wavelength reset	1	Reset	0	Clear	0	R/W	
control		D4	CLKW1	Ch.1 clock wait	1	On	0	Off	0	R/W	Initialized by software reset
register		D3	TACK1	Ch.1 transmit ACK signal	1	ACK	0	NACK	0	R/W	Initialized by software reset
		D2	TRNS12	Ch.1 operate command	TR	NS1[2:0] Tr	ans	sfer mode	0	R/W	Initialized by software reset
		D1	TRNS11		0	1 1 1	ate	start condition	0		
		D0	TRNS10		0	1 1 1		stop condition	0		
					0	1 1 Rece					
					1	0 0 Trans					
					1	1 1 1 '		IA send mode			
					1			1A receive mode			
					_	er values Clear					
Single-master	0040333	D7	RUN01	Command operating state	1	Executing	0	Standby	0	R	Initialized by software reset
I2C-bus Ch.1	(B)	D6	- CCDA4	reserved	4	- Lliah	- _	Low	-	_ _	0 when being read.
status		D5	SSDA1 SSCL1	SDA1 status	1	High	0	Low	X	R R	
register		D4 D3	UB1	SCL1 status Ch.1 bus usage state	1	High Bus in use	0	Low Bus not in use	0	R	Initialized by software reset
		D3	BB1	I2C-bus usage state	1	I2C-bus in use	0	I2C-bus free	0	R	Initialized by software reset
		D1	EH1	Ch.1 error flag	1	Error	-	Normal	0	R	Initialized by software reset
		D0	CMP1	Ch.1 transmit command complete		_	-	Wait for complete or idle	0	R	Initialized by software reset
Single-master	0040334	D7-5		reserved	Ė		<u> </u>	or late	Ė	<u> </u>	0 when being read.
I2C-bus Ch.1	(B)	D7=3	RACK1	Ch.1 receive ACK signal	1	Error	0	No error	0	R	Initialized by software reset
error status	(-,	D3	CMS1	Ch.1 clock mismatch	1	Detected	0	Not detected	0	R	Initialized by software reset
register		D2	DMS1	Ch.1 data mismatch	1	Detected	0	Not detected	0	R	Initialized by software reset
.3		D1	SPD1	Ch.1 stop condition	1	Detected	0	Not detected	0	R	Initialized by software reset
		D0	STD1	Ch.1 start condition	1	Detected	-	Not detected	0	R	Initialized by software reset
Single-master	0040335	D7-4	_	reserved		Detected 0 Not detected		-	-	0 when being read.	
I2C-bus Ch.1	(B)	D3	IS_EH1	Ch.1 interrupt error status	1	Factor generated	0	No factor generated	0	R/W	Initialized by software reset
interrupt	(3)	D3	IS_CMP1	Ch.1 interrupt complete status	1		_	No factor generated	0	R/W	Initialized by software reset
control/status		D1	IC_EH1	Ch.1 error interrput	1	Enabled	-	Disabled	0	R/W	Initialized by software reset
register		D0	IC CMP1	Ch.1 complete interrupt	1		_	Disabled	0	R/W	Initialized by software reset
. 35.0.01				T complete interrupt	<u>'</u>	1				1	

Table 9.8 Single-Master I²C-Bus I/O Memory (continue)

Register name	Address	Bit	Name	8 Single-Master I ² C-Bus Function					Remarks			
Single-master	0040336	D7-4	_	reserved	H			-	9			0 when being read.
I2C-bus Ch.1	(B)	D7-4	NIS_P13	Ch.1 noise filter	1	NIS_	P1[:	3:01	Division ratio	0	R/W	θ: selected by
noise filter	(-,	D2	NIS_P12	clock division ratio setting	1	1	1		θ/60	0		Prescaler clock select
clock (NCLK0)		D1	NIS_P11	,	1	1	1	0	θ/56	0		register (0x40181)
divisor		D0	NIS_P10		1	1	0) 1	θ/52	0		
register					1	1	0	0	θ/48			
					1	0	1	1	θ/44			
					1	0	1	1 -	θ/40			
					1	0	0		θ/36			
					1	0	0	1 -	θ/32			
					0	1	1		θ/28			
					0	1	1		θ/24			
					0	1	0		θ/20			
					0	1 0	0		θ/16 θ/12			
					0	0	1		θ/8			
					0	0	0		θ/4			
					0	0	0		θ/2			
Single-master	0040337	D7-3	_	reserved	Ť	1 ,	L	<u> </u>	1 0/2	 _	 _	0 when being read.
I2C-bus Ch.1	(B)	D7-3	SCL_P12	SCL1 division ratio setting	SC	L P1	1[2:0)] [Division ratio	0	R/W	θ: Single-master
I2C-bus clock	, ,	D1	SCL_P11		1	1	1	-	θ/512	0		I2C-bus Ch.1
(SCL0)		D0	SCL_P10		1	1	0)	θ/256	0		noise filter clock
divisor					1	0	1		θ/128			(NCLK1)
register					1	0	0)	θ/64			
					0	1	1		θ/32			
					0	1	0		θ/16			
					0	0	1		θ/8			
					0	0	0)	θ/4			
Single-master	0040338	D7-4	-	reserved Ch.1 data push-pull circuit	4	Laurilla	tale a		2 I/11: 7tt	-	-	0 when being read.
I2C-bus Ch.1 I/O select	(B)	D3 D2	SDAP1 SCLP1	Ch.1 clock push-pull circuit	-	Low/r Low/r		_	D Low/Hi-Z output D Low/Hi-Z output	0	R/W R/W	Initialized by software reset Initialized by software reset
register		D1	SDAS1	Ch.1 data spike suppression circuit		Spike require			Spike suppression not required	1	R/W	Initialized by software reset
. og.o.o.		D0	SCLS1	Ch.1 clock spike suppression circuit	1	Spike require	suppre ed	ession	Spike suppression not required	1	R/W	Initialized by software reset
Single-master	0040339	D7-2	_	reserved					100000	_	_	0 when being read.
I2C-bus Ch.1	(B)	D1	D1_MD1	Ch.1 DMA mode setting	D1	ME	0:1])]	DMA mode	0	R/W	Initialized by software reset
DMA mode		D0	D1_MD0		1		1		HS_DMA	0		
setting					1		0		IDMA			
register					0		1		reserved			
					0)	0		NON			
Single-master	004033A	D7	D1_CNT7	Ch.1 IDMA byte counter value						0	R/W	
I2C-bus Ch.1	(B)	D6	D1_CNT6	[7:0] (lower byte)						0		
IDMA counter		D5	D1_CNT5	D1_CNT0 = LSB	1					0		
(lower)		D4 D3	D1_CNT4 D1_CNT3		1					0		
register		D3 D2	D1_CNT3 D1_CNT2		1					0		
		D2	D1_CNT2 D1_CNT1		1					0		
		D0	D1_CNT0							0		
Single-master	004033B	D7		Ch.1 IDMA byte counter value	Ħ					0	R/W	
I2C-bus Ch.1	(B)	D6	_	[15:8] (upper byte)	1					0		
IDMA counter		D5		D1_CNT15 = MSB	1					0		
(upper)		D4	D1_CNT12		1					0		
register		D3	D1_CNT11		1					0		
		D2	D1_CNT10		1					0		
		D1	D1_CNT9		1					0		
		D0	D1_CNT8		_					0	<u> </u>	
Single-master	004033C	D7-4	-	reserved	ļ.,	_			ole u	-	-	0 when being read.
I2C-bus Ch.1	(B)	D3	I2CTDBE1	Ch.1 transmit data buffer empty	-	Emp	_) Full	1	R	Initialized by software reset
DMA status		D2 D1	I2CRDBE1	Ch.1 receive data buffer update	-	Upd High		-	Not updated	0	R	Initialized by software reset
register		D0	RDREQ1_H	Ch.1 read DMA request signal status Ch.1 write DMA request signal status	-	High High		_	C Low	0	R R	Initialized by software reset Initialized by software reset
		טט	INDIVERSI_FI	On. 1 write Diviz request signal status		ıııyı			LOW			minanzed by software reset

CFP71-CFP70: P7[1:0] pin function selection (D[1:0]) / P7 pin function select register (0x4030A)

Selects the pins used for the single-master I²C-bus core.

Write "1": Single-master I²C-bus core input/output pin

Write "0": I/O port pin Read: Valid

Selects the pins used for the single-master I²C-bus core by writing "1" to CFP70 through CFP71.P70 and P71 (SCL0 and SDA0) are used for channel 0, and P72 and P73 (SCL1 and SDA1) are used for channel 1. If the bit corresponding to a pin is set to "0", that pin functions as an I/O port pin.

At cold start, CFP is set to "0" (I/O port). At hot start, CFP retains its state prior to the initial reset. Sets the transmit data. The transmit data is transmitted MSB first in synchronization with the SCLx clock. At initial reset, the state of this register is undefined.

I2CTD07-I2CTD00: Single-master I²C-bus Ch. 0 transmit data

(D[7:0]) / Single-master I²C-bus Ch. 0 transmit data register (0x40320)

I2CTD17-I2CTD10: Single-master I²C-bus Ch. 1 transmit data

(D[7:0]) / Single-master I2C-bus Ch. 1 transmit data register (0x40330)

Stores the receive data. The receive data is received MSB first in synchronization with the SCLx clock. At initial reset, the state of this register is undefined.

I2CRD07-I2CRD00: Single-master I2C-bus Ch. 0 receive data

(D[7:0]) / Single-master I²C-bus Ch. 0 receive data register (0x40321)

I2CRD17-I2CRD10: Single-master I2C-bus Ch. 1 receive data

(D[7:0]) / Single-master I²C-bus Ch. 1 receive data register (0x40331)

Store the receive data. The receive data is received MSB first in synchronization with the SCLx clock. At initial reset, the state of this register is undefined.

I2CSR0: Ch. 0 dual-wavelength reset (D5) / Single-master I2C-bus Ch. 0 control register (0x40322) I2CSR1: Ch. 1 dual-wavelength reset (D5) / Single-master I²C-bus Ch. 1 control register (0x40332)

Applies a reset forcibly from software, clears the sequence, and releases the bus.

Write "1": Applies a software reset

Write "0": Releases the software reset

Read: Valid

When a software reset is applied (I2CSR = "1"), the following registers in the corresponding channel are cleared.

Table 9.9 Register Initialized by Software Reset

	ble 9.9 Register Initialized by Software Reset
Bit	Register
I2CTDx[7:0]:Transmit data	(D[7:0]) / Single-master I ² C-bus Ch. 0 transmit data register (0x40320) (D[7:0]) / Single-master I ² C-bus Ch. 1 transmit data register (0x40330)
I2CRDx[7:0]:Receive data	(D[7:0]) / Single-master I ² C-bus Ch. 0 receive data register (0x40321) (D[7:0]) / Single-master I ² C-bus Ch. 1 receive data register (0x40331)
CLKWx:Clock wait	(D4) / Single-master I ² C-bus Ch. 0 control register (0x40322) (D4) / Single-master I ² C-bus Ch. 1 control register (0x40332)
TACKx:Transmit ACK signal	(D3) / Single-master I ² C-bus Ch. 0 control register (0x40322) (D3) / Single-master I ² C-bus Ch. 1 control register (0x40332)
TRNSx[2:0]:Operation command	(D[2:0]) / Single-master I ² C-bus Ch. 0 control register (0x40322) (D[2:0]) / Single-master I ² C-bus Ch. 1 control register (0x40332)
RUNx:Command operation state	(D7) / Single-master I ² C-bus Ch. 0 status register (0x40323) (D7) / Single-master I ² C-bus Ch. 1 status register (0x40333)
UBx:Ch. 0/1 bus usage state	(D3) / Single-master I ² C-bus Ch. 0 status register (0x40323) (D3) / Single-master I ² C-bus Ch. 1 status register (0x40333)
BBx:I2C-bus usage state	(D2) / Single-master I ² C-bus Ch. 0 status register (0x40323) (D2) / Single-master I ² C-bus Ch. 1 status register (0x40333)
EHx:Error flag	(D1) / Single-master I ² C-bus Ch. 0 status register (0x40323) (D1) / Single-master I ² C-bus Ch. 1 status register (0x40333)
CMPx: Ch. 0/1 transmit command complete	(D0) / Single-master I ² C-bus Ch. 0 status register (0x40323) (D0) / Single-master I ² C-bus Ch. 1 status register (0x40333)
RACKx:Receive ACK signal	(D4) / Single-master I ² C-bus Ch. 0 error status register (0x40324) (D4) / Single-master I ² C-bus Ch. 1 error status register (0x40334)
CMSx:Clock mismatch	(D3) / Single-master I ² C-bus Ch. 0 error status register (0x40324) (D3) / Single-master I ² C-bus Ch. 1 error status register (0x40334)
DMSx:Data mismatch	(D2) / Single-master I ² C-bus Ch. 0 error status register (0x40324) (D2) / Single-master I ² C-bus Ch. 1 error status register (0x40334)
SPDx:Stop condition	(D1) / Single-master I ² C-bus Ch. 0 error status register (0x40324) (D1) / Single-master I ² C-bus Ch. 1 error status register (0x40334)
STDx:Start condition	(D0) / Single-master I ² C-bus Ch. 0 error status register (0x40324) (D0) / Single-master I ² C-bus Ch. 1 error status register (0x40334)
IS_EHx:Interrupt error status	(D3) / Single-master I ² C-bus Ch. 0 interrupt control/status register (0x40325) (D3) / Single-master I ² C-bus Ch. 1 interrupt control/status register (0x40335)
IS_CMPx:Interrupt complete	(D2) / Single-master I ² C-bus Ch. 0 interrupt control/status register (0x40325) (D2) / Single-master I ² C-bus Ch. 1 interrupt control/status register (0x40335)
IC_EHx:Error interrupt	(D1) / Single-master I ² C-bus Ch. 0 interrupt control/status register (0x40325) (D1) / Single-master I ² C-bus Ch. 1 interrupt control/status register (0x40335)
IC_CMPx:Complete interrupt	(D0) / Single-master I ² C-bus Ch. 0 interrupt control/status register (0x40325) (D0) / Single-master I ² C-bus Ch. 1 interrupt control/status register (0x40335)
SDAPx:Data push-pull	(D3) / Single-master I ² C-bus Ch. 0 I/O select register (0x40328) (D3) / Single-master I ² C-bus Ch. 1 I/O select register (0x40338)
SCLPx:Clock push-pull	(D2) / Single-master I ² C-bus Ch. 0 I/O select register (0x40328) (D2) / Single-master I ² C-bus Ch. 1 I/O select register (0x40338)
SDASx:Data spike suppression circuit	(D1) / Single-master I ² C-bus Ch. 0 I/O select register (0x40328) (D1) / Single-master I ² C-bus Ch. 1 I/O select register (0x40338)
SCLSx:Clock spike suppression circuit	(D0) / Single-master I ² C-bus Ch. 0 I/O select register (0x40328) (D0) / Single-master I ² C-bus Ch. 1 I/O select register (0x40338)
Dx_MD[1:0]:DMA mode setting	(D[1:0]) / Single-master I ² C-bus Ch. 0 DMA mode setting register (0x40329) (D[1:0]) / Single-master I ² C-bus Ch. 1 DMA mode setting register (0x40339)
I2CTDBEx:Transmit data buffer empty	(D3) / Single-master I ² C-bus Ch. 0 DMA status register (0x4032C) (D3) / Single-master I ² C-bus Ch. 1 DMA status register (0x4033C)
I2CRDBUx:Receive data buffer update	(D2) / Single-master I ² C-bus Ch. 0 DMA status register (0x4032C) (D2) / Single-master I ² C-bus Ch. 1 DMA status register (0x4033C)
RDREQx_H:Read DMA request signal status	(D1) / Single-master I ² C-bus Ch. 0 DMA status register (0x4032C) (D1) / Single-master I ² C-bus Ch. 1 DMA status register (0x4033C)
WDREQx_H:Write DMA request signal status	(D0) / Single-master I ² C-bus Ch. 0 DMA status register (0x4032C) (D0) / Single-master I ² C-bus Ch. 1 DMA status register (0x4033C)

CLKW0: Ch. 0 clock wait (D4) / Single-master I²C-bus Ch. 0 control register (0x40322)

CLKW1: Ch. 1 clock wait (D4) / Single-master I²C-bus Ch. 1 control register (0x40332)

Selects use of the clock wait function.

Write "1": Clock wait function used.
Write "0": Clock wait function not used.

Read: Valid

This bit is cleared to "0" by a software reset (I2CSRx = "1").

At initial reset, the state of this register is undefined.

TACK0: Ch. 0 transmit ACK signal (D3) / Single-master I²C-bus Ch. 0 control register (0x40322)

TACK1: Ch. 1 transmit ACK signal (D3) / Single-master I²C-bus Ch. 1 control register (0x40332)

Sets the ACK signal sent to the slave in receive mode.

Write "1": ACK signal Write "0": NACK signal

This bit is cleared to "0" by a software reset (I2CSRx = "1").

At initial reset, the state of this register is undefined.

Note: When DMA is used, the value of TACKx is only used during the transfer of the last byte. (An ACK is always sent to delimit intermediate bytes.)

TRNS02-TRNS00: Ch. 0 operate command (D[2:0]) / Single-master I²C-bus Ch. 0 control register (0x40322)

TRNS12-TRNS10: Ch. 1 operate command (D[2:0]) / Single-master I²C-bus Ch. 1 control register (0x40332)

Specifies the commands that specify single-master I²C-bus core operation and the start of that operation.

Table 9.10 Transfer Commands

TRNS[2:0]	Operation				
001	Issues an I ² C-bus start condition				
010	Issues an I ² C-bus stop condition				
011	I ² C-bus data receive				
100	I ² C-bus data transfer				
101	Dummy DMA send mode*				
110	Dummy DMA receive mode*				
Any other value	Clears the single-master I ² C-bus error status register error flag.				

These bits are cleared to "000" by a software reset (I2CSRx = "1").

Note: In the dummy DMA modes, only a DMA transfer is performed without performing an I²C-bus transmit or receive operation.

RUN0: Command operation state (D7) / Single-master I²C-bus Ch. 0 status register (0x40323)

RUN1: Command operation state (D7) / Single-master I2C-bus Ch. 1 status register (0x40333)

Indicates whether or not a command operation (TRNSx[2:0]) is executing.

Read "1": A command is executing Read "0": Command wait state

Write: Invalid

This bit is cleared to "0" by a software reset (I2CSRx = "1").

At initial reset, the state of this register is undefined.

SSDA0: SDA0 status (D5) / Single-master I²C-bus Ch. 0 status register (0x40323)

SSCL0: SCL0 status (D4) / Single-master I²C-bus Ch. 0 status register (0x40323)

SSDA1: SDA1 status (D5) / Single-master I²C-bus Ch. 1 status register (0x40333)

SSCL1: SCL1 status (D4) / Single-master I²C-bus Ch. 1 status register (0x40333)

Indicates the current SDAx and SCLx line status.

UB0: Ch. 0 BUS usage state (D3) / Single-master I²C-bus Ch. 0 status register (0x40323)

UB1: Ch. 1 BUS usage state (D3) / Single-master I²C-bus Ch. 1 status register (0x40333)

Indicates whether or not the single-master I²C-bus is using the bus.

Read "1": The single-master I²C-bus is using the bus.

Read "0": The single-master I²C-bus is not using the bus.

Write: Invalid

This bit is cleared to "0" by a software reset (I2CSRx = "1").

At initial reset, the state of this register is undefined.

BB0: I²C-BUS usage state (D2) / Single-master I²C-bus Ch. 0 status register (0x40323)

BB1: I2C-BUS usage state (D2) / Single-master I2C-bus Ch. 1 status register (0x40333)

Indicates whether or not the I²C-bus is being used.

Read "1": The I²C-bus is being used.

Read "0": The I²C-bus is not being used.

Write: Invalid

This bit is cleared to "0" by a software reset (I2CSRx = "1").

At initial reset, the state of this register is undefined.

EH0: Ch. 0 error flag (D1) / Single-master I²C-bus Ch. 0 status register (0x40323)

EH1: Ch. 1 error flag (D1) / Single-master I²C-bus Ch. 1 status register (0x40333)

Indicates whether or not an error occurred. EHx is set to "1" when any one of RACKx, STDx, SPDx, DMSx, and CMSx is set to "1".

Read "1": An error occurred.

Read "0": No error occurred.

Write: Invalid

This bit is cleared to "0" by a software reset (I2CSRx = "1"). It is also cleared when either a "000" or "111" is written to the TRNSx[2:0] single-master I^2C -bus control register.

At initial reset, the state of this register is undefined.

CMP0: Ch. 0 transmit command complete (D0) / Single-master I²C-bus Ch. 0 status register (0x40323)

CMP1: Ch. 1 transmit command complete (D0) / Single-master I²C-bus Ch. 1 status register (0x40333)

Indicates the completion of a transfer command.

Read "1": The transfer command completed

Read "0": Either waiting for command completion or in the IDLE state.

Write: Invalid

This bit is cleared when a command is written to the TRNSx[2:0] single-master I^2C -bus control register. This bit is also cleared to "0" by a software reset (I2CSRx = "1").

At initial reset, the state of this register is undefined.

RACK0: Ch. 0 receive ACK signal (D4) / Single-master I²C-bus Ch. 0 error status register (0x40324)

RACK1: Ch. 1 receive ACK signal (D4) / Single-master I²C-bus Ch. 1 error status register (0x40334)

Indicates whether there was an error due to a NACK signal reception.

Read "1": An error occurred.

Read "0": No error occurred.

Write: Invalid

This bit is cleared to "0" by a software reset (I2CSRx = "1"). It is also cleared when either a "000" or "111" is written to the TRNSx[2:0] single-master I²C-bus control register.

CMS0: Ch. 0 clock mismatch (D3) / Single-master I²C-bus Ch. 0 error status register (0x40324)

CMS1: Ch. 1 clock mismatch (D3) / Single-master I²C-bus Ch. 1 error status register (0x40334)

Detects clock mismatch. This bit is set to "1" when the clock output by the master (this I2CSMST) is accepted by the I2CSMST itself (the slave side is in the open state) and that clock does not match.

Read "1": Clock mismatch detected.

Read "0": No clock mismatch detected.

Write: Invalid

This bit is cleared to "0" by a software reset (I2CSRx = "1"). It is also cleared when either a "000" or "111" is written to the TRNSx[2:0] single-master I^2 C-bus control register.

At initial reset, the state of this register is undefined.

DMS0: Ch. 0 data mismatch (D2) / Single-master I2C-bus Ch. 0 error status register (0x40324)

DMS1: Ch. 1 data mismatch (D2) / Single-master I²C-bus Ch. 1 error status register (0x40334)

Detects data mismatch. This bit is set to "1" when the data output by the master (this I2CSMST) is accepted by the I2CSMST itself (the slave side is in the open state) and that data does not match.

Read "1": Clock mismatch detected.

Read "0": No clock mismatch detected.

Write: Invalid

This bit is cleared to "0" by a software reset (I2CSRx = "1"). It is also cleared when either a "000" or "111" is written to the TRNSx[2:0] single-master I^2 C-bus control register.

At initial reset, the state of this register is undefined.

SPD0: Ch. 0 stop condition (D1) / Single-master I²C-bus Ch. 0 error status register (0x40324)

SPD1: Ch. 1 stop condition (D1) / Single-master I²C-bus Ch. 1 error status register (0x40334)

This bit is set if a stop condition is detected at any point other than the stipulated position.

Read "1": A stop condition was detected at a point other than the stipulated position.

Read "0": A stop condition was not detected at a point other than the stipulated position.

Write: Invalid

This bit is cleared to "0" by a software reset (I2CSRx = "1"). It is also cleared when either a "000" or "111" is written to the TRNSx[2:0] single-master I^2 C-bus control register.

At initial reset, the state of this register is undefined.

STD0: Ch. 0 start condition (D0) / Single-master I²C-bus Ch. 0 error status register (0x40324)

STD1: Ch. 1 start condition (D0) / Single-master I²C-bus Ch. 1 error status register (0x40334)

This bit is set if a start condition is detected at any point other than the stipulated position.

Read "1": A start condition was detected at a point other than the stipulated position.

Read "0": A start condition was not detected at a point other than the stipulated position.

Write: Invalid

This bit is cleared to "0" by a software reset (I2CSRx = "1"). It is also cleared when either a "000" or "111" is written to the TRNSx[2:0] single-master I^2 C-bus control register.

- **IS_EH0**: Ch. 0 interrupt error status (D3) / Single-master I²C-bus Ch. 0 interrupt control / status register (0x40325)
- **IS_EH1**: Ch. 1 interrupt error status (D3) / Single-master I²C-bus Ch. 1 interrupt control / status register (0x40335)
- **IS_CMP0**: Ch. 0 interrupt complete status (D2) / Single-master I²C-bus Ch. 0 interrupt control / status register (0x40325)
- **IS_CMP1**: Ch. 1 interrupt complete status (D2) / Single-master I²C-bus Ch. 1 interrupt control / status register (0x40335)

The interrupt factor flag used when an error or command completion occurs. This flag is set when IC_EHx (IC CMPX) is "1" and an error (or command completion) occurs.

• When read

Read "1": An interrupt for the factor is outstanding.

Read "0": There is no interrupt for the factor.

• When written

Write "1": Resets the factor flag.

Write "0": Invalid

This bit is cleared to "0" by a software reset (I2CSRx = "1").

At initial reset, the state of this register is undefined.

- IC_EH0: Ch. 0 error interrupt (D1) / Single-master I²C-bus Ch. 0 interrupt control / status register (0x40325)
- IC_EH1: Ch. 1 error interrupt (D1) / Single-master I²C-bus Ch. 1 interrupt control / status register (0x40335)
- IC_CMP0: Ch. 0 complete interrupt (D0) / Single-master I²C-bus Ch. 0 interrupt control / status register (0x40325)
- IC_CMP1: Ch. 1 complete interrupt (D0) / Single-master I²C-bus Ch. 1 interrupt control / status register (0x40335)

Enables/disables the error interrupt/command completion interrupt.

Write "1": Enables the interrupt.

Write "0": Disables the interrupt.

Read: Valid

When this flag is "0", the IS_EHx (IS_CMPX) flag will not be set to "1" if an error (or command completion) occurs. This bit is cleared to "0" by a software reset (I2CSRx = "1").

At initial reset, the state of this register is undefined.

- NIS_P03-NIS_P00: Ch. 0 noise filter clock division ration setting (D[3:0]) / Single-master I²C-bus Ch. 0 noise filter clock (NCLK0) divisor register (0x40326)
- NIS_P13-NIS_P10: Ch. 1 noise filter clock division ration setting (D[3:0]) / Single-master I²C-bus Ch. 1 noise filter clock (NCLK1) divisor register (0x40336)

The noise filter clock (NCLKx) is generated by dividing the master clock. This register sets the divisor.

Table 9.11 NCLKx Divisor

NIS_Px[3:0]	Divisor					
1111	θ/60					
1110	⊕/56					
1101	⊕/52					
1100	⊕/48					
1011	θ/44					
1010	θ/40					
1001	⊕/36					
1000	θ/32					
0111	⊕/28					
0110	θ/24					
0101	⊕/20					
0100	⊕/16					
0011	θ/12					
0010	θ/8					
0001	θ/4					
0000	θ/2					

The frequency of the noise filter clock can be determined from the following formula.

$$f_{NCLKx} = f_{PSCIN}/(4 \times NIS_Px[3:0])$$
 [Hz] $(f_{NCLKx} = f_{PSCIN}/2 \text{ when NIS}_Px=0)$

At initial reset, the state of this register is undefined.

SCL_P02-SCL_P00: SCL0 division ratio setting (D[2:0]) / Single-master I²C-bus Ch. 0 clock (SCL0) divisor register (0x40327)

SCL_P12-SCL_P10: SCL1 division ratio setting (D[2:0]) / Single-master I²C-bus Ch. 1 clock (SCL1) divisor register (0x40337)

The SCLx clock is generated by dividing the noise filter clock NCLKx. This register sets the divisor.

Table 9.12 SCLx Divisor

1 4510 3.12	OOLX DIVISOR
SCL_Px[2:0]	Divisor
111	θ/512
110	θ/256
101	θ/128
100	θ /64
011	θ/32
010	θ/16
001	θ/8
000	θ/4

Therefore, the SCLx frequency during I²C-bus transfers is determined by the following formula.

$$f_{SCLx} = f_{NCLKx} / (2^{n} \times 4) = f_{PSCIN} / ((4 \times NIS_Px[3:0]) \times (2^{n} \times 4)) \quad [Hz] \qquad \qquad (f_{SCLx} = f_{PSCIN} / (2 \times (2^{n} \times 4)) \text{ when SCL}_Px = 0 \quad [Hz])$$

Note: n=SCL_P[2:0]

SDAP0: Ch. 0 data push-pull (D3) / Single-master I2C-bus Ch. 0 I/O select register (0x40328)

SCLP0: Ch. 0 clock push-pull (D2) / Single-master I²C-bus Ch. 0 I/O select register (0x40328)

SDAP1: Ch. 1 data push-pull (D3) / Single-master I²C-bus Ch. 1 I/O select register (0x40338)

SCLP1: Ch. 1 clock push-pull (D2) / Single-master I²C-bus Ch. 1 I/O select register (0x40338)

Sets the SDAx and SCLx pin output levels.

Write "1": Low- and high-level outputs. The high level is driven to the supply voltage to reduce noise.

Write "0": Low-level and high-impedance outputs (I²C-bus standard)

Read: Valid

This bit is cleared to "0" by a software reset (I2CSRx = "1").

- **SDAS0**: Ch. 0 data spike suppresion circuit (D1) / Single-master I²C-bus Ch. 0 I/O select register (0x40328)
- SCLS0: Ch. 0 clock spike suppresion circuit (D0) / Single-master I²C-bus Ch. 0 I/O select register (0x40328)
- **SDAS1**: Ch. 1 data spike suppresion circuit (D1) / Single-master I²C-bus Ch. 1 I/O select register (0x40338)
- SCLS1: Ch. 1 clock spike suppresion circuit (D0) / Single-master I²C-bus Ch. 1 I/O select register (0x40338)

Specifies whether the spike suppression circuit is included on the SDAx and SCLx pins.

Write "1": Spike suppression circuit enabled.

Write "0": Spike suppression circuit disabled.

Read: Valid

This bit is cleared to "0" by a software reset (I2CSRx = "1").

At initial reset, the state of this register is undefined.

D0_MD1-D0_MD0: Ch. 0 DMA mode setting (D[1:0]) / Single-master I²C-bus Ch. 0 DMA mode setting register (0x40329)

D1_MD1-D1_MD0: Ch. 1 DMA mode setting (D[1:0]) / Single-master I²C-bus Ch. 1 DMA mode setting register (0x40339)

Sets the DMA mode. Only single transfer mode is supported.

D_MD[1:0]	Setting					
00	No DMA. Transfers are performed without using the DMA function.					
01	Reserved.					
10	IDMA. Dual address mode DMA transfers (no EOP). The DMA counter is used.					
11	HSDMA. Dual address mode DMA transfers (with EOP).					

This bit is cleared to "0" by a software reset (I2CSRx = "1").

At initial reset, the state of this register is undefined.

- **D0_CNT7-D0_CNT0**: Ch. 0 IDMA type counter value (lower byte)(D[7:0]) / Single-master I²C-bus Ch. 0 IDMA counter (lower) register (0x4032A)
- **D0_CNT15-D0_CNT8**: Ch. 0 IDMA type counter value (upper byte)(D[7:0]) / Single-master I²C-bus Ch. 0 IDMA counter (upper) register (0x4032B)
- **D1_CNT7-D1_CNT0**: Ch. 1 IDMA type counter value (lower byte)(D[7:0]) / Single-master I²C-bus Ch. 1 IDMA counter (lower) register (0x4033A)
- **D1_CNT15-D1_CNT8**: Ch. 1 IDMA type counter value (upper byte)(D[7:0]) / Single-master I²C-bus Ch. 1 IDMA counter (upper) register (0x4033B)

Transfer counter (16 bits) used during IDMA transfers (when Dx_MD[1:0] = "10"). This counter is set to the number of bytes transmitted or received.

Note: Since this register does not have a read protect function, applications should read out the register twice and compare the values to verify that they match.

I2CTDBE0: Ch .0 transmit data buffer empty (D3) / Single-master I²C-bus Ch. 0 DMA status register (0x4032C)

I2CTDBE1: Ch .1 transmit data buffer empty (D3) / Single-master I²C-bus Ch. 1 DMA status register (0x4033C)

This bit is set to "1" when the contents of the single-master I²C-bus transmit data register are written to the transmit shift register. This bit is cleared to "0" when the next data is written to the transmit data register.

Read "1": Transmit data register ready

Read "0": Transmit data register full

Write: Invalid

III PERIPHERAL BLOCK: SINGLE MASTER I2C-BUS

This bit is cleared to "0" by a software reset (I2CSRx = "1").

At initial reset, the state of this register is undefined.

I2CRDBU0: Ch. 0 receive data buffer update (D2) / Single-master I²C-bus Ch. 0 DMA status register (0x4032C)

I2CRDBU1: Ch. 1 receive data buffer update (D2) / Single-master I2C-bus Ch. 1 DMA status register (0x4033C)

Set to "1" when the contents of the single-master I²C-bus receive data register are updated. This bit is cleared to "0" when the contents of the receive data register are read out by the CPU or a DMA transfer.

Read "1": The receive data register has been updated.

Read "0": The receive data register has not been updated.

Write: Invalid

This bit is cleared to "0" by a software reset (I2CSRx = "1").

At initial reset, the state of this register is undefined.

RDREQ0_H: Ch. 0 read DMA request signal status (D1) / Single-master I²C-bus Ch. 0 DMA status register (0x4032C)

WDREQ0_H: Ch. 0 write DMA request signal status (D1) / Single-master I²C-bus Ch. 0 DMA status register (0x4032C)

RDREQ1_H: Ch. 1 read DMA request signal status (D1) / Single-master I²C-bus Ch. 1 DMA status register

WDREQ1_H: Ch. 1 write DMA request signal status (D1) / Single-master I²C-bus Ch. 1 DMA status register (0x4033C)

Indicates the status of the read DREQ signal and the write DREQ signal.

Read "1": High Read "0": Low Write: Invalid

This bit is cleared to "0" by a software reset (I2CSRx = "1").

At initial reset, the state of this register is undefined.

PI2C02-PI2C00: Ch. 0 interrupt level (D[2:0]) / Single-master I²C-bus Ch. 0/1 interrupt priority register (0x402B0) **PI2C12-PI2C10**: Ch. 1 interrupt level (D[6:4]) / Single-master I²C-bus Ch. 0/1 interrupt priority register (0x402B0)

Sets the priority level of the single-master I²C-bus interrupt.

The interrupt priority can be set to a level in the range 0 to 7 for each channel.

PI2Cx is undefined at initial reset.

At initial reset, the state of this register is undefined.

EI2CI0,EI2CR0,EI2CW0: Ch. 0 interrupt enable (D0, D1, D2) / Single-master I²C-bus Ch. 0/1 interrupt enable

register (0x402B1)

EI2CI1,EI2CR1,EI2CW1: Ch. 1 interrupt enable (D3, D4, D5) / Single-master I²C-bus Ch. 0/1 interrupt enable register (0x402B1)

119:00: (011:0001)

Enables or disables the generation of CPU interrupts.

Write "1": Interrupts enabled Write "0": Interrupt disabled

Read: Valid

The EI2CIx, EI2CRx, and EI2CWx bits enable the command complete/error interrupt, the read DMA request interrupt, and the write DMA request interrupt for the corresponding channel when set to "1", and disable that interrupt when set to "0".

At initial reset, the interrupt enable registers are set to "0" (interrupts disabled).

FI2CI0,FI2CR0,FI2CW0: Ch. 0 interrupt factor flag (D0, D1, D2) / Single-master I2C-bus Ch. 0/1 interrupt factor

flag register (0x402B2)

FI2CI1,FI2CR1,FI2CW1: Ch. 1 interrupt factor flag (D3, D4, D5) / Single-master I²C-bus Ch. 0/1 interrupt factor

flag register (0x402B2)

Indicates the interrupt generation state of the single-master I²C-bus.

When read

Read "1": An interrupt factor occurred.

Read "0": No interrupt factor occurred.

• When written using the reset only method (default)

Write "1": Resets the factor flag

Write "0": Invalid

• When written using the read/write method

Write "1": Sets the factor flag.

Write "0": Resets the factor flag.

The FI2CIx, FI2CRx, and FI2CWx flags are the interrupt request flags for the command complete/error interrupt, the read DMA request interrupt, and the write DMA request interrupt for the corresponding channel. These flags are set to "1" when the corresponding factor occurs.

A command complete/error interrupt occurs at the point when the corresponding interrupt has been enabled internally to the single-master I²C-bus and a command completion or error occurs.

A read DMA request occurs when a data receive is performed in the state where the single-master I²C-bus has been set to DMA transfer mode.

A write DMA request occurs when a data transfer is performed in the state where the single-master I²C-bus has been set to DMA transfer mode.

A receive error interrupt factor occurs when a parity error, framing error, or overrun error is detected during data reception.

At this time an interrupt will be issued to the CPU if the following conditions are met.

- 1. The corresponding bit in the interrupt enable register is set to "1".
- 2. Another interrupt with a higher priority level has not occurred.
- 3. The PSR IE bit is set to "1" (interrupts enabled).
- 4. The corresponding interrupt priority register is set to a level higher than the CPU interrupt level (IL).

Note that when using the read DMA request and write DMA request interrupts as IDMA requests, an interrupt will not be issued to the CPU at the point the interrupt factor occurs, even if the above conditions are met. If interrupts are enabled by the IDAM settings, the interrupt will be generated after the IDMA data transfer completes under the above conditions.

The interrupt factor flags are set to "1" by the occurrence of an interrupt factor regardless of the settings of the interrupt enable register and the interrupt priority register.

After an interrupt occurs, the following is required for the next interrupt to be accepted: the interrupt factor flag must be reset and PSR must be set again. (That is, IL must be set to a level lower than the level indicated by the interrupt priority register and the IE bit must be set to "1" or an reti instruction executed.)

Note that the interrupt factor flags are only reset by being written by software. This means that if PSR is set again to the state where interrupts can be accepted (including by executing an reti instruction) without resetting the interrupt factor flag, the same interrupt will occur again. Also note that the value that must be written to reset a interrupt factor flag is "1" when the reset only method is enabled (RSTONLY = "1") and "0" when the read/write method is enabled (RSTONLY = "0").

Since these flags are all undefined at initial reset, applications must reset them in software.

RI2CR0/RICW0: Ch.0 IDMA request (D0, D1) / Single-master I2C-bus Ch. 0/1 IDMA request register

(0x402B3)

RI2CR1/RICW1: Ch.1 IDMA request (D2, D3) / Single-master I2C-bus Ch. 0/1 IDMA request register

(0x402B3)

Enables or disables interrupt-driven IDMA transfers.

• When written using the set only method (default)

Write "1": IDMA enabled Write "0": Invalid Read: Valid

• When written using the read/write method

Write "1": IDMA enabled Write "0": IDMA disabled

Read: Valid

RI2CRXx and RI2CWx are IDMA enable bits that correspond to the read DMA request and write DMA request interrupts for each channel. When these bits are set to "1", an IDMA operation is started when the interrupt factor occurs, and the programmed data transfer is performed. When set to "0", the normal interrupt handling is performed and IDMA is not used.

At initial reset, these bits are set to "0" (IDMA disabled).

At initial reset, the state of this register is undefined.

DEI2CR0/DEICW0: Ch.0 IDMA request (D0, D1) / Single-master I²C-bus Ch. 0/1 IDMA request register

0x402B4)

DEI2CR1/DEICW1: Ch.0 IDMA request (D2, D3) / Single-master I²C-bus Ch. 0/1 IDMA request register

(0x402B4)

Enables or disables interrupt-driven IDMA transfers.

• When written using the set only method (default)

Write "1": IDMA enabled

Write "0": Invalid Read: Valid

· When written using the read/write method

Write "1": IDMA enabled Write "0": IDMA disabled

Read: Valid

DEI2CRXx and DE2CWx are IDMA enable bits that correspond to the read DMA request and write DMA request interrupts for each channel. When these bits are set to "1", an IDMA operation is started when the interrupt factor occurs, and the programmed data transfer is performed. When set to "0", the normal interrupt handling is performed and IDMA is not used.

At initial reset, these bits are set to "0" (IDMA disabled).

Programming Notes

Noise Filter Overview

The input signal is input to the noise filter and sampled by the noise filter clock (NCLKx). If the value is the same for two samples, that value is output. The previous value is output if the sampled values differ.




Figure 9.7 Noise Filter Overview

(1) Specifying the transfer rate

Set the transfer rate by setting the noise filter clock (NCLKx) divisor register and the I²C-bus clock (SCLx) divisor register.

The set value will be 1/4 of the SCLx prescaler frequency.

Since the SCLx clock is generated with a 50% duty, adjust the transfer clock to match the high and low periods. Do not change the transfer clock settings during a transmit or receive operation.

Set the I²C-bus to the bus free state when changing the transfer clock settings.

If the SCLx clock high level is generated by a high-impedance plus pull-up resistor technique, take the time constant of the signal rise time into account when determining the SCLx frequency.




Figure 9.8 I2C-Bus Clock Division Process

Table 9.13 Relationship Between f_{CLK} and f_{NCLKx} Due to the Noise Filter Clock (NCLKx) Divisor Register Setting (NCLK Px[3:01))

			(1102	N_1 N[3.0])			
	f _{CLK} NCLK_Px [3:0]	50,000 kHz	33,000 kHz	25,000 kHz	20,000 kHz	10,000 kHz	8,000 kHz
1/2	00	25,000kHz	16,500kHz	12,500kHz	10,000kHz	5,000kHz	4,000kHz
1/4	01	12,500kHz	8,250kHz	6,250kHz	5,000kHz	2,500kHz	2,000kHz
1/8	02	6,250kHz	4,125kHz	3,125kHz	2,500kHz	1,250kHz	1,000kHz
1/12	03	4,167kHz	2,750kHz	2,083kHz	1,667kHz	833kHz	667kHz
1/16	04	3,125kHz	2,062kHz	1,563kHz	1,250kHz	625kHz	500kHz
1/20	05	2,500kHz	1,650kHz	1,250kHz	1,000kHz	500kHz	400kHz
1/24	06	2,083kHz	1,375kHz	1,042kHz	833kHz	417kHz	333kHz
1/28	07	1,786kHz	1,178kHz	893kHz	714kHz	357kHz	286kHz
1/32	08	1,563kHz	1,031kHz	781kHz	625kHz	313kHz	250kHz
1/36	09	1,389kHz	916kHz	694kHz	555kHz	278kHz	222kHz
1/40	10	1,250kHz	825kHz	625kHz	500kHz	250kHz	200kHz
1/44	11	1,136kHz	750kHz	568kHz	455kHz	227kHz	182kHz
1/48	12	1,042kHz	687kHz	521kHz	417kHz	208kHz	166kHz
1/52	13	961kHz	634kHz	481kHz	385kHz	192kHz	153kHz
1/56	14	893kHz	589kHz	446kHz	357kHz	178kHz	142kHz
1/60	15	833kHz	550kHz	417kHz	333kHz	167kHz	133kHz

Table 9.14 Relationship Between f_{NCLKx} and the Generated SCLx Clock Due to the I²C-Bus Clock (SCLx) Divisor Register Setting (SCL_Px[2:0])

			<u> </u>	L 2/		
SCL_Px [2:0]	25,000 kHz	10,000 kHz	5,000 kHz	1,000 kHz	500 kHz	250 kHz
00	6,250kHz	2,500kHz	1,250kHz	250kHz	125kHz	6kHz
01	3,125kHz	1,250kHz	625kHz	125kHz	63kHz	3kHz
02	1,563kHz	625kHz	313kHz	63kHz	31kHz	1.5kHz
03	781kHz	313kHz	156kHz	31kHz	16kHz	0.8kHz
04	391kHz	156kHz	78kHz	16kHz	8kHz	0.4kHz
05	195kHz	78kHz	39kHz	8kHz	4kHz	0.2kHz
06	98kHz	39kHz	20kHz	4kHz	2kHz	0.1kHz
07	49kHz	20kHz	10kHz	2kHz	1kHz	0.05kHz

Note: The transfer rate has a period 4 times that of the output from the SCLx prescaler.

(2) Notes on use of the output push-pull circuit

Since the outputs go to the high-impedance state when the bus is in the free state, external pull-up resistors must be used

In the standby state during data transfers, SCA control is cut and the line set to the high-impedance state to prevent bus contention, even if the push-pull circuit is used.

This circuit cannot be connected to slaves that execute clock wait in bit units.

(3) SDAx I/O switching timing

SDAx I/O switching is not performed by monitoring the bus state, but rather by switching based on the time.

(4) Notes on data transfer completion during DMA reception

Since the ACK is returned to the slave after verifying the EOP from the DMA for data reception completion when HSDMA is used, and after the IDAM counter value becomes "0" for IDMA, data reception continues even after the DMA transfer completes.

Furthermore, transfers also continue after EOP is detected even for DMA transmit operations.

This means that applications must first verify that transfers have completed on the corresponding channel (with the status register CMPx bit) before performing the next operation.




Figure 9.9 Data Transfer Complete Operation During DMA Transfers

(5) Notes on Use of the Clock Wait Function

The CPU must monitor the I²C-bus for deadlock errors if the clock wait function is used.



THIS PAGE IS BLANK.

CFK67(D7)/K6 function select register(0x402C3)

III-10 INPUT/OUTPUT PORTS

The Peripheral Block has a total of 82 input/output ports. Although each pin is used for input/output from/to the internal peripheral circuits, some pins can be used as general-purpose input/output ports unless they are used for the peripheral circuits.

Input Ports (K Ports)

Structure of Input Port

The Peripheral Block contains 13 bits of input ports (K50 to K54, K60 to K67).

Figure 10.1 shows the structure of a typical input port.




Figure 10.1 Structure of Input Port

Each input-port pin is connected directly to the internal data bus via a three-state buffer. The state of the input signal when read at an input port is directly taken into the internal circuit as data.

Input-Port Pins

K67/AD7

The input pins concurrently serve as the input pins for peripheral circuits, as shown in Table 10.1. Whether they are used as input ports or for peripheral circuits can be set bit-for-bit using a function select register. All pins not used for peripheral circuits can be used as general-purpose input ports that have an interrupt function.

Pin name Pull-up **Function Function select bit** K50/#DMARFQ0 Input port / High-speed DMA request 0 CFK50(D0)/K5 function select register(0x402C0) K51/#DMAREQ1 ı Input port / High-speed DMA request 1 CFK51(D1)/K5 function select register(0x402C0) K52/#ADTRG Input port / AD converter trigger CFK52(D2)/K5 function select register(0x402C0) K53/#DMAREQ2 ı Input port / High-speed DMA request 2 CFK53(D3)/K5 function select register(0x402C0) K54/#DMAREQ3 ı Input port / High-speed DMA request 3 CFK54(D4)/K5 function select register(0x402C0) K60/AD0 ı CFK60(D0)/K6 function select register(0x402C3) Input port / AD converter input 0 K61/AD1 CFK61(D1)/K6 function select register(0x402C3) Input port / AD converter input 1 K62/AD2 Input port / AD converter input 2 CFK62(D2)/K6 function select register(0x402C3) K63/AD3 ı Input port / AD converter input 3 CFK63(D3)/K6 function select register(0x402C3) K64/AD4 CFK64(D4)/K6 function select register(0x402C3) Input port / AD converter input 4 K65/AD5 Input port / AD converter input 5 CFK65(D5)/K6 function select register(0x402C3) K66/AD6 Input port / AD converter input 6 CFK66(D6)/K6 function select register(0x402C3)

Table 10.1 Input Pins

At cold start, all pins are set for input ports Kxx (function select register CFKxx = "0"). When these pins are used for the internal peripheral circuits, write "1" to CFKxx. For details on pin functions in this case, refer to the description of each peripheral circuit in this manual.

At hot start, the pins retain their state from prior to the reset.

When the ports set for A/D converter input are read, the value obtained is always "0".

Input port / AD converter input 7

III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS

Notes on Use

The input buffers of the K60 to K67 ports use AVDD (power voltage for A/D converter) as their power source. Therefore, the following precautions must be taken.

- 1) When using K60 to K67 as general-purpose input ports, the voltage input to the port must be high level = AVDD and low level = Vss.
- 2) When using VDDE as high level similar to other ports, VDDE must be the same voltage level as AVDDE. If the input VDDE level is lower than the AVDDE level, current flows in the input buffer, or if the input VDDE level is higher than the AVDDE level, current flows from the VDDE power supply to the AVDD power supply.
- 3) To fix the input level externally when the port is not used, the input pin should be connected to Vss or AVDDE.

I/O Memory of Input Ports

Table 10.2 shows the control bits of the input ports.

Table 10.2 Control Bits of Input Ports

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
K5 function	00402C0	D7-5	-	reserved					_	_	0 when being read.
select register	(B)	D4	CFK54	K54 function selection	1	#DMAREQ3	0	K54	0	R/W	
		D3	CFK53	K53 function selection	1	#DMAREQ2	0	K53	0	R/W	
		D2	CFK52	K52 function selection	1	#ADTRG	0	K52	0	R/W	
		D1	CFK51	K51 function selection	1	#DMAREQ1	0	K51	0	R/W	
		D0	CFK50	K50 function selection	1	#DMAREQ0	0	K50	0	R/W	
K5 input port	00402C1	D7-5	-	reserved					_	_	0 when being read.
data register	(B)	D4	K54D	K54 input port data	1	High	0	Low	-	R	
		D3	K53D	K53 input port data]				_	R	
		D2	K52D	K52 input port data					_	R	
		D1	K51D	K51 input port data					_	R	
		D0	K50D	K50 input port data					_	R	
K6 function	00402C3	D7	CFK67	K67 function selection	1	AD7	0	K67	0	R/W	
select register	(B)	D6	CFK66	K66 function selection	1	AD6	0	K66	0	R/W	
		D5	CFK65	K65 function selection	1	AD5	0	K65	0	R/W	
		D4	CFK64	K64 function selection	1	AD4	0	K64	0	R/W	
		D3	CFK63	K63 function selection	1	AD3	0	K63	0	R/W	
		D2	CFK62	K62 function selection	1	AD2	0	K62	0	R/W	
		D1	CFK61	K61 function selection	1	AD1	0	K61	0	R/W	
		D0	CFK60	K60 function selection	1	AD0	0	K60	0	R/W	
K6 input port	00402C4	D7	K67D	K67 input port data	1	High	0	Low	-	R	
data register	(B)	D6	K66D	K66 input port data					_	R	
		D5	K65D	K65 input port data					_	R	
		D4	K64D	K64 input port data					_	R	
		D3	K63D	K63 input port data					_	R	
		D2	K62D	K62 input port data					_	R	
		D1	K61D	K61 input port data]				_	R	
		D0	K60D	K60 input port data					_	R	

CFK54–CFK50: K5[4:0] function selection (D[4:0]) / K5 function select register (0x402C0) **CFK67–CFK60**: K6[7:0] function selection (D[7:0]) / K6 function select register (0x402C3)

Selects the function of each input-port pin.

Write "1": Used for peripheral circuit

Write "0": Input port pin Read: Invalid

When a bit of the CFK register is set to "1", the corresponding pin is set for use with the peripheral circuit (see Table 10.1). The pins for which register bits are set to "0" can be used as general-purpose input ports.

At cold start, CFK is set to "0" (input port). At hot start, CFK retains its state from prior to the initial reset.

K54D–K50D: K5[4:0] input port data (D[4:0]) / K5 input port data register (0x402C1) **K67D–K60D**: K6[7:0] input port data (D[7:0]) / K6 input port data register (0x402C4)

The input data on each input port pin can be read from this register.

Read "1": High level Read "0": Low level Write: Invalid

The pin voltage of each input port can be read out "1" directly when the voltage is high (VDD) or "0" when the voltage is low (Vss) respectively.

Since this register is a read-only register, writing to the register is ignored.

When the ports set for A/D converter input are read, the value obtained is always "0".

I/O Ports (P Ports)

Structure of I/O Port

The Peripheral Block contains 69 bits of I/O ports (P00 to P07, P10 to P16, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87) that can be directed for input or output through the use of a program. Figure 10.2 shows the structure of a typical I/O port.




Figure 10.2 Structure of I/O Port

I/O Port Pins

Pin name

P16/EXCL5/

#DMAEND1

I/O

I/O Pull-up

The I/O ports concurrently serve as the input/output pins for peripheral circuits, as shown in Table 10.3. Whether they are used as I/O ports or for peripheral circuits can be set bit-for-bit using a function select register. All pins not used for peripheral circuits can be used as general-purpose I/O ports.

P00/SIN0	I/O	_	I/O port / Serial IF Ch.0 data input	CFP00(D0)/P0 function select register(0x402D0)
P01/SOUT0	I/O	-	I/O port / Serial IF Ch.0 data output	CFP01(D1)/P0 function select register(0x402D0)
P02/#SCLK0	I/O	_	I/O port / Serial IF Ch.0 clock input/output	CFP02(D2)/P0 function select register(0x402D0)
P03/#SRDY0	I/O	-	I/O port / Serial IF Ch.0 ready input/output	CFP03(D3)/P0 function select register(0x402D0)
P04/SIN1/	I/O	_	I/O port / Serial IF Ch.1 data input /	CFP04(D4)/P0 function select register(0x402D0)
#DMAACK2			#DMAACK2 output (Ex)	CFEX4(D4)/Port function extension register(0x402DF)
P05/SOUT1/	I/O	-	I/O port / Serial IF Ch.1 data output /	CFP05(D5)/P0 function select register(0x402D0)
#DMAEND2			#DMAEND2 output (Ex)	CFEX5(D5)/Port function extension register(0x402DF)
P06/#SCLK1/	I/O	-	I/O port / Serial IF Ch.1 clock input/output /	CFP06(D6)/P0 function select register(0x402D0)
#DMAACK3			#DMAACK3 output (Ex)	CFEX6(D6)/Port function extension register(0x402DF)
P07/#SRDY1/	I/O	-	I/O port / Serial IF Ch.1 ready input/output /	CFP07(D7)/P0 function select register(0x402D0)
#DMAEND3			#DMAEND3 output (Ex)	CFEX7(D7)/Port function extension register(0x402DF)
P10/EXCL0/	I/O	-	I/O port / 16-bit timer 0 event counter input (I) /	CFP10(D0)/P1 function select register(0x402D4)
T8UF0/DST0 *			8-bit timer 0 output (O) / DST0 output (Ex)	CFEX1(D1)/Port function extension register(0x402DF)
P11/EXCL1/	I/O	-	I/O port / 16-bit timer 1 event counter input (I) /	CFP11(D1)/P1 function select register(0x402D4)
T8UF1/DST1 *			8-bit timer 1 output (O) / DST1 output (Ex)	CFEX1(D1)/Port function extension register(0x402DF)
P12/EXCL2/	I/O	-	I/O port / 16-bit timer 2 event counterinput(I)/	CFP12(D2)/P1 function select register(0x402D4)
T8UF2/DST2 *			8-bit timer 2 output (O) / DST2 output (Ex)	CFEX0(D0)/Port function extension register(0x402DF)
P13/EXCL3/	I/O	-	I/O port / 16-bit timer 3 event counter input (I) /	CFP13(D3)/P1 function select register(0x402D4)
T8UF3/DPCO *			8-bit timer 3 output (O) / DPCO output (Ex)	CFEX1(D1)/Port function extension register(0x402DF)
P14/FOSC1/	I/O	_	I/O port / Low-speed (OSC1) clock output /	CFP14(D4)/P1 function select register(0x402D4)
DCLK *			DCLK output (Ex)	CFEX0(D0)/Port function extension register(0x402DF)
P15/EXCL4/	I/O	_	I/O port / 16-bit timer 4 event counter input (I) /	CFP15(D5)/P1 function select register(0x402D4)
#DMAEND0			#DMAEND0 output (O)	

Table 10.3 I/O Pins

Function

(I): Input mode, (O): Output mode, (Ex): Extended function

Function select bit

*: A 3-V system I/O voltage can only be used for the P10-P14 pins.

#DMAEND1 output (O)

I/O port / 16-bit timer 5 event counter input (I) / CFP16(D6)/P1 function select register(0x402D4)

Table 10.3 I/O Pins (continue)

Pin name	,	Table 10.3 I/O Pins (continue)						
P21/HDWE/F FO			Pull-up	Function	Function select bit			
#GAAS CA address strobe output (EX) CFEXZ[DZ]/PORT function extension register(0x402DF) PZ2TMM			_		,			
P23/TMM		1/0	_	·				
P24/TM2	P22/TM0	I/O	-	I/O port / 16-bit timer 0 output	CFP22(D2)/P2 function select register(0x402D8)			
P25/TM3	P23/TM1	I/O	-	I/O port / 16-bit timer 1 output	CFP23(D3)/P2 function select register(0x402D8)			
P26/TMA	P24/TM2	I/O	_	I/O port / 16-bit timer 2 output	CFP24(D4)/P2 function select register(0x402D8)			
P27/TMS	P25/TM3	I/O	-	I/O port / 16-bit timer 3 output	CFP25(D5)/P2 function select register(0x402D8)			
P30/#WAIT 1/0	P26/TM4	I/O	-	I/O port / 16-bit timer 4 output	CFP26(D6)/P2 function select register(0x402D8)			
### ### #### ### ### ### ### ### ### #	P27/TM5	I/O	_	I/O port / 16-bit timer 5 output	CFP27(D7)/P2 function select register(0x402D8)			
#GARD GA read signal output (Ex) CFEX3(D3)/Port function extension register(0x402DC) P33/#DMAACK0 I/O - I/O port / #DMAACK0 output CFP32(D2)/P3 function select register(0x402DC) P33/#BUSRC0 I/O - I/O port / #DMAACK1 output CFP33(D3)/P3 function select register(0x402DC) P34/#BUSRC0 I/O - I/O port / #BUSRC0 input (I) / #CE6 output(O) CFP34(D4)/P3 function select register(0x402DC) P35/#BUSACK I/O - I/O port / #BUSACK output CFP34(D5)/P3 function select register(0x402DC) P35/#BUSACK I/O - I/O port / Serial IF Ch.2 data input CFP44(D5)/P4 function select register(0x402DC) P41/SDUT2 I/O - I/O port / Serial IF Ch.2 data output CFP44(D7)/P4 function select register(0x40300) P42/#SCRU2 I/O - I/O port / Serial IF Ch.2 data output CFP44(D7)/P4 function select register(0x40300) P42/#SCRU2 I/O - I/O port / Serial IF Ch.2 ready input/output CFP44(D4)/P4 function select register(0x40300) P43/#SRDY2 I/O - I/O port / Serial IF Ch.2 ready input/output CFP44(D4)/P4 function select register(0x40300) P43/#SCRU3 I/O - I/O port / Serial IF Ch.3 data input CFP44(D4)/P4 function select register(0x40300) P43/#SRDY3 I/O - I/O port / Serial IF Ch.3 data input CFP44(D4)/P4 function select register(0x40300) P43/#SRDY3 I/O - I/O port / Serial IF Ch.3 ready input/output CFP44(D4)/P4 function select register(0x40300) P43/#SRDY3 I/O - I/O port / Serial IF Ch.3 ready input/output CFP44(D4)/P4 function select register(0x40300) P50/T3UF4 I/O - I/O port / Serial IF Ch.3 ready input/output CFP44(D4)/P4 function select register(0x40303) P50/T3UF4 I/O - I/O port		I/O	ı	I/O port / #WAIT input (I) / #CE4&5 output (O)	CFP30(D0)/P3 function select register(0x402DC)			
P33#BUSREQ		I/O	_	·				
P34/#BUSREQ	P32/#DMAACK0	I/O	_	I/O port / #DMAACK0 output	CFP32(D2)/P3 function select register(0x402DC)			
### ### ##############################	P33/#DMAACK1	I/O	_	I/O port / #DMAACK1 output	CFP33(D3)/P3 function select register(0x402DC)			
P40/SIN2		I/O	_	I/O port /#BUSREQ input (I) / #CE6 output(O)	CFP34(D4)/P3 function select register(0x402DC)			
P41/SOUT2	P35/#BUSACK	I/O	_	I/O port / #BUSACK output	CFP35(D5)/P3 function select register(0x402DC)			
P42/#SRDY2	P40/SIN2	I/O	-	·	,			
P43/#SRDY2	P41/SOUT2	I/O	_	I/O port / Serial IF Ch.2 data output	CFP41(D1)/P4 function select register(0x40300)			
P44/SIN3	P42/#SCLK2	I/O	_	I/O port / Serial IF Ch.2 clock input/output	CFP42(D2)/P4 function select register(0x40300)			
P45/SOUT3	P43/#SRDY2	I/O	_	I/O port / Serial IF Ch.2 ready input/output	CFP43(D3)/P4 function select register(0x40300)			
P46/#SCLK3	P44/SIN3	I/O	_	I/O port / Serial IF Ch.3 data input	CFP44(D4)/P4 function select register(0x40300)			
P47/#SRDY3	P45/SOUT3	I/O	_	I/O port / Serial IF Ch.3 data output	CFP45(D5)/P4 function select register(0x40300)			
P50/T8UF4	P46/#SCLK3	I/O	_	I/O port / Serial IF Ch.3 clock input/output	CFP46(D6)/P4 function select register(0x40300)			
P51/T8UF5	P47/#SRDY3	I/O	_	I/O port / Serial IF Ch.3 ready input/output	CFP47(D7)/P4 function select register(0x40300)			
P51/T8UF5	P50/T8UF4	I/O	_	I/O port / 8-bit timer 4 output	CFP50(D0)/P5 function select register(0x40303)			
P53	P51/T8UF5	I/O	_		CFP51(D1)/P5 function select register(0x40303)			
P54	P52	I/O	_	I/O port	_			
P55	P53	I/O	_	I/O port	_			
P60	P54	I/O	-	I/O port	-			
P60	P55	I/O	_	I/O port	_			
P62	P60	I/O	_		_			
P63	P61	I/O	-	I/O port	_			
P63	P62	I/O	_	I/O port	_			
P66	P63	I/O	_		_			
P66	P64	I/O	-	I/O port	_			
P67	P65	I/O	_	I/O port	_			
P70/SCL0	P66	I/O	_	I/O port	_			
Inpút/ouput Inpút/ouput	P67	I/O	-	I/O port	_			
Inpút/ouput	P70/SCL0	I/O	_		CFP70(D0)/P7 function select register(0x4030A)			
	P71/SDA0	I/O	_		CFP70(D0)/P7 function select register(0x4030A)			
Inpút/ouput	P72/SCL1	I/O	-	I/O port / Single-master I ² C-bus Ch.1 clock input/ouput	CFP71(D1)/P7 function select register(0x4030A)			
P75	P73/SDA1	I/O	_		CFP71(D1)/P7 function select register(0x4030A)			
P76	P74	I/O	_	I/O port	-			
P77	P75	I/O	-	I/O port	_			
P80/EXCL6 I/O - I/O port / 16-bit timer 6 event counter input CFP80(D0)/P8 function select register(0x4030D) P81/EXCL7 I/O - I/O port / 16-bit timer 7 event counter input CFP81(D1)/P8 function select register(0x4030D) P82/EXCL8 I/O - I/O port / 16-bit timer 8 event counter input CFP82(D2)/P8 function select register(0x4030D) P83/EXCL9 I/O - I/O port / 16-bit timer 9 event counter input CFP83(D3)/P8 function select register(0x4030D) P84/TM6 I/O - I/O port / 16-bit timer 6 output CFP84(D4)/P8 function select register(0x4030D) P85/TM7 I/O - I/O port / 16-bit timer 7 output CFP85(D5)/P8 function select register(0x4030D) P86/TM8 I/O - I/O port / 16-bit timer 8 output CFP86(D6)/P8 function select register(0x4030D)	P76			I/O port	_			
P81/EXCL7 I/O - I/O port / 16-bit timer 7 event counter input CFP81(D1)/P8 function select register(0x4030D) P82/EXCL8 I/O - I/O port / 16-bit timer 8 event counter input CFP82(D2)/P8 function select register(0x4030D) P83/EXCL9 I/O - I/O port / 16-bit timer 9 event counter input CFP83(D3)/P8 function select register(0x4030D) P84/TM6 I/O - I/O port / 16-bit timer 6 output CFP84(D4)/P8 function select register(0x4030D) P85/TM7 I/O - I/O port / 16-bit timer 7 output CFP85(D5)/P8 function select register(0x4030D) P86/TM8 I/O - I/O port / 16-bit timer 8 output CFP86(D6)/P8 function select register(0x4030D)	P77			I/O port	-			
P82/EXCL8 I/O - I/O port / 16-bit timer 8 event counter input CFP82(D2)/P8 function select register(0x4030D) P83/EXCL9 I/O - I/O port / 16-bit timer 9 event counter input CFP83(D3)/P8 function select register(0x4030D) P84/TM6 I/O - I/O port / 16-bit timer 6 output CFP84(D4)/P8 function select register(0x4030D) P85/TM7 I/O - I/O port / 16-bit timer 7 output CFP85(D5)/P8 function select register(0x4030D) P86/TM8 I/O - I/O port / 16-bit timer 8 output CFP86(D6)/P8 function select register(0x4030D)	P80/EXCL6	I/O	_	I/O port / 16-bit timer 6 event counter input	CFP80(D0)/P8 function select register(0x4030D)			
P83/EXCL9 I/O - I/O port / 16-bit timer 9 event counter input CFP83(D3)/P8 function select register(0x4030D) P84/TM6 I/O - I/O port / 16-bit timer 6 output CFP84(D4)/P8 function select register(0x4030D) P85/TM7 I/O - I/O port / 16-bit timer 7 output CFP85(D5)/P8 function select register(0x4030D) P86/TM8 I/O - I/O port / 16-bit timer 8 output CFP86(D6)/P8 function select register(0x4030D)	P81/EXCL7	I/O	_	I/O port / 16-bit timer 7 event counter input	CFP81(D1)/P8 function select register(0x4030D)			
P83/EXCL9 I/O - I/O port / 16-bit timer 9 event counter input CFP83(D3)/P8 function select register(0x4030D) P84/TM6 I/O - I/O port / 16-bit timer 6 output CFP84(D4)/P8 function select register(0x4030D) P85/TM7 I/O - I/O port / 16-bit timer 7 output CFP85(D5)/P8 function select register(0x4030D) P86/TM8 I/O - I/O port / 16-bit timer 8 output CFP86(D6)/P8 function select register(0x4030D)			-	•	, , , , , , , , , , , , , , , , , , , ,			
P84/TM6 I/O - I/O port / 16-bit timer 6 output CFP84(D4)/P8 function select register(0x4030D) P85/TM7 I/O - I/O port / 16-bit timer 7 output CFP85(D5)/P8 function select register(0x4030D) P86/TM8 I/O - I/O port / 16-bit timer 8 output CFP86(D6)/P8 function select register(0x4030D)		I/O			CFP83(D3)/P8 function select register(0x4030D)			
P85/TM7 I/O - I/O port / 16-bit timer 7 output CFP85(D5)/P8 function select register(0x4030D) P86/TM8 I/O - I/O port / 16-bit timer 8 output CFP86(D6)/P8 function select register(0x4030D)	-		_					
P86/TM8 I/O - I/O port / 16-bit timer 8 output CFP86(D6)/P8 function select register(0x4030D)			_		,			
	-				· ,			
			_					

(I): Input mode, (O): Output mode, (Ex): Extended function

III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS

At cold start, all pins are set for I/O ports Pxx (function select register CFPxx = "0"). When these pins are used for the internal peripheral circuits, write "1" to CFPxx. For details on pin functions in this case, refer to the description of each peripheral circuit in this manual.

At hot start, the pins retain their state from prior to the reset.

In addition to being an I/O port, the P10–P13, P15–P16, P30 and P34 pins are shared with two types (three types for P10–P13) of peripheral circuits. The type of peripheral circuit for which these pins are used is determined by the direction (input or output) in which the pin is set using an I/O control register, as will be described later.

The P04–P07, P10–P14, P21 and P31 ports have extended functions indicated with (Ex) in the table. They can be selected by writing "1" to CFEXx / Port function extension register (0x402DF).

The setting of CFEXx has priority over the CFPxx.

At cold start, CFEX1 and CFEX0 are set to "1", so the P10-P14 pins are set for debug signal outputs.

I/O Control Register and I/O Modes

The I/O ports are directed for input or output modes by writing data to an I/O control register corresponding to each port bit.

```
P07–P00 I/O control: IOC0[7:0] (D[7:0]) / P0 I/O control register (0x402D2) P16–P10 I/O control: IOC1[6:0] (D[6:0]) / P1 I/O control register (0x402D6) P27–P20 I/O control: IOC2[7:0] (D[7:0]) / P2 I/O control register (0x402DA) P35–P30 I/O control: IOC3[5:0] (D[5:0]) / P3 I/O control register (0x402DE) P47–P40 I/O control: IOC4[7:0] (D[7:0]) / P4 I/O control register (0x40302) P57–P50 I/O control: IOC5[7:0] (D[7:0]) / P5 I/O control register (0x40305) P67–P60 I/O control: IOC6[7:0] (D[7:0]) / P6 I/O control register (0x40308) P77–P70 I/O control: IOC7[7:0] (D[7:0]) / P7 I/O control register (0x4030C) P87–P80 I/O control: IOC8[7:0] (D[7:0]) / P8 I/O control register (0x4030F)
```

To set an I/O port for input, write "0" to the I/O control bit. I/O ports set for input mode are placed in the high-impedance state, and thus function as input ports.

In the input mode, the state of the input pin is read directly, so the data is "1" when the pin state is high (VDD level) or "0" when the pin state is low (VSS level).

Even in the input mode, data can be written to the data register without affecting the pin state.

To set an I/O port for output, write "1" to the I/O control bit. I/O port set for output function as output ports. When the port output data is "1", the port outputs a high level (VDD level); when the data is "0", the port outputs a low level (Vss level).

At cold start, the I/O control register is set to "0" (input mode).

At hot start, the pins retain their state from prior to the reset.

Note: If pins P10–P14, P15–P16, P30 and P34 are set for use with peripheral circuits, their pin functions vary depending on the input/output direction control by the IOC1x register.

I/O Memory of I/O Ports

Table 10.4 shows the control bits of the I/O ports.

Table 10.4 Control Bits of I/O Ports

Register name	Address	Bit	Name	Function	r i	Set	tin	n	Init.	R/W	Remarks
					_		=	-			
P0 function	00402D0	D7	CFP07 CFP06	P07 function selection P06 function selection	1	#SRDY1 #SCLK1	_	P07 P06	0	R/W	Extended functions (0x402DF)
select register	(B)	D6			1		0			R/W	(0X402DF)
		D5 D4	CFP05 CFP04	P05 function selection	1	SOUT1 SIN1	0		0	R/W R/W	
		D3	CFP04 CFP03	P04 function selection P03 function selection	1	#SRDY0	0		0	R/W	
		D3	CFP03	P02 function selection	1	#SCLK0	0		0	R/W	
		D1	CFP02	P01 function selection	1	SOUT0	0		0	R/W	
		D0	CFP00	P00 function selection	1	SIN0	0		0	R/W	
D0.1/0 / 1 /	0040004				<u> </u>		=				
P0 I/O port data		D7 D6	P07D P06D	P07 I/O port data	1	High	١٠	Low	0	R/W R/W	
register	(B)		P05D	P06 I/O port data	1				0	R/W	
		D5 D4	P04D	P05 I/O port data P04 I/O port data	┨				0	R/W	
		D3	P03D	P03 I/O port data	1				0	R/W	
		D2	P02D	P02 I/O port data	ł				0	R/W	
		D1	P01D	P01 I/O port data	ł				0	R/W	
		D0	P00D	P00 I/O port data	1				0	R/W	
DO I/O control	00402D2		IOC07	· · · · · · · · · · · · · · · · · · ·	1	Outnut		lanut	0		
P0 I/O control		D7 D6	IOC07	P07 I/O control P06 I/O control	┨'	Output	١	Input	0	R/W R/W	
register	(B)	D6	IOC05	P05 I/O control	1			1	0	R/W	
		D5	IOC05	P04 I/O control	1			1	0	R/W	
		D3	IOC04	P03 I/O control	1				0	R/W	
		D3	IOC03	P02 I/O control	1				0	R/W	
		D1	IOC01	P01 I/O control	ł				0	R/W	
		D0	IOC00	P00 I/O control	1				0	R/W	
P1 function	00402D4	D7	1.0000	reserved	H		<u> </u>			10,11	O when being road
select register	(B)	D6	CFP16	P16 function selection	1	EXCL5	_ 	P16	0	R/W	0 when being read.
Select register	(6)	Do	CIFIO	P TO Idiretion Selection	l '	#DMAEND1	١	10	"	10/00	
		D5	CFP15	P15 function selection	1	EXCL4	0	P15	0	R/W	
		20		To randian delegation	-	#DMAEND0	ľ		"		
		D4	CFP14	P14 function selection	1	FOSC1	0	P14	0	R/W	Extended functions
											(0x402DF)
		D3	CFP13	P13 function selection	1	EXCL3	0	P13	0	R/W	,
						T8UF3					
		D2	CFP12	P12 function selection	1	EXCL2	0	P12	0	R/W	
						T8UF2					
		D1	CFP11	P11 function selection	1	EXCL1	0	P11	0	R/W	
						T8UF1					
		D0	CFP10	P10 function selection	1	EXCL0	0	P10	0	R/W	
					L	T8UF0					
P1 I/O port data	00402D5	D7	-	reserved		-	_		_	_	0 when being read.
register	(B)	D6	P16D	P16 I/O port data	1	High	0	Low	0	R/W	
		D5	P15D	P15 I/O port data	1				0	R/W	
		D4	P14D	P14 I/O port data					0	R/W	
		D3	P13D	P13 I/O port data	1			1	0	R/W	
		D2	P12D	P12 I/O port data	1				0	R/W	
		D1	P11D	P11 I/O port data	ł				0	R/W	
		D0	P10D	P10 I/O port data	L		L	<u> </u>	0	R/W	
P1 I/O control	00402D6	D7	-	reserved	L	-	-	I	-	_	0 when being read.
register	(B)	D6	IOC16	P16 I/O control	1	Output	0	Input	0	R/W	
		D5	IOC15	P15 I/O control					0	R/W	
		D4	IOC14	P14 I/O control	1				0	R/W	
		D3	IOC13	P13 I/O control	4				0	R/W	
		D2	IOC12	P12 I/O control	1				0	R/W	
		D1	IOC11	P11 I/O control	ł				0	R/W	
		D0	IOC10	P10 I/O control	_		_	L	0	R/W	
P2 function	00402D8	D7	CFP27	P27 function selection	-	TM5	-	P27	0	R/W	
select register	(B)	D6	CFP26	P26 function selection	1	TM4	_	P26	0	R/W	
		D5	CFP25	P25 function selection	_	TM3	-	P25	0	R/W	
		D4	CFP24	P24 function selection	1	TM2	_	P24	0	R/W	
		D3	CFP23	P23 function selection	1	TM1	-	P23	0	R/W	
		D2	CFP22	P22 function selection P21 function selection	1	TM0	0	-	0	R/W R/W	Ext. func.(0x402DF)
		D1	CFP21		1	#DWE	0		_		Ext. IUIIC.(UX4UZDF)
		D0	CFP20	P20 function selection	1	#DRD	U	P20	0	R/W	

Table 10.4 Control Bits of I/O Ports (continue)

Pogistor	٨٨٩٩٠٠	D:4	1	Function	, <u>,</u>	•			lm:4	DAM	Domos!
Register name	Address	Bit	Name	Function	<u> </u>	Set	=		Init.	R/W	Remarks
P2 I/O port data	I	D7	P27D	P27 I/O port data	1	High	0	Low	0	R/W	
register	(B)	D6	P26D	P26 I/O port data	-				0	R/W	
		D5	P25D	P25 I/O port data	-				0	R/W	
		D4 D3	P24D P23D	P24 I/O port data P23 I/O port data	-				0	R/W R/W	
		D3	P23D	P22 I/O port data					0	R/W	
		D2	P21D	P21 I/O port data	1				0	R/W	
		D0	P20D	P20 I/O port data	1				0	R/W	
P2 I/O control	00402DA	D7	IOC27	P27 I/O control	1	Output	_	Input	0	R/W	
register	(B)	D6	IOC26	P26 I/O control	Ι'	Output	١	IIIput	0	R/W	
register	(6)	D5	IOC25	P25 I/O control					0	R/W	
		D4	IOC24	P24 I/O control					0	R/W	
		D3	IOC23	P23 I/O control	1				0	R/W	
		D2	IOC22	P22 I/O control	1				0	R/W	
		D1	IOC21	P21 I/O control	1				0	R/W	
		D0	IOC20	P20 I/O control					0	R/W	
P3 function	00402DC	D7-6	_	reserved	T	_	_		<u> </u>	_	0 when being read.
select register	(B)	D5	CFP35	P35 function selection	1	#BUSACK	0	P35	0	R/W	zzmig roudi
	`-'	D4	CFP34	P34 function selection	1	#BUSREQ	-	P34	0	R/W	
						#CE6	ľ				
		D3	CFP33	P33 function selection	1	#DMAACK1	0	P33	0	R/W	
		D2	CFP32	P32 function selection	1	#DMAACK0	0	P32	0	R/W	
		D1	CFP31	P31 function selection	1	#BUSGET	0	P31	0	R/W	Ext. func.(0x402DF)
		D0	CFP30	P30 function selection	1	#WAIT	0	P30	0	R/W	
						#CE4/#CE5	L		<u></u>		
P3 I/O port data	00402DD	D7-6	_	reserved			_		-	_	0 when being read.
register	(B)	D5	P35D	P35 I/O port data	1	High	0	Low	0	R/W	_
		D4	P34D	P34 I/O port data					0	R/W	
		D3	P33D	P33 I/O port data					0	R/W	
		D2	P32D	P32 I/O port data					0	R/W	
		D1	P31D	P31 I/O port data					0	R/W	
		D0	P30D	P30 I/O port data	L		L		0	R/W	
P3 I/O control	00402DE	D7-6	-	reserved			_				0 when being read.
register	(B)	D5	IOC35	P35 I/O control	1	Output	0	Input	0	R/W	
		D4	IOC34	P34 I/O control					0	R/W	
		D3	IOC33	P33 I/O control					0	R/W	
		D2	IOC32	P32 I/O control					0	R/W	
		D1	IOC31	P31 I/O control	-				0	R/W	
		D0	IOC30	P30 I/O control	L		<u> </u>		0	R/W	
Port function	00402DF	D7	CFEX7	P07 port extended function	1	#DMAEND3	_	P07, etc.	0	R/W	
extension	(B)	D6	CFEX6	P06 port extended function	1	#DMAACK3	-	P06, etc.	0	R/W	
register		D5	CFEX5	P05 port extended function	1	#DMAEND2	-	P05, etc.	0	R/W	
		D4 D3	CFEX4 CFEX3	P04 port extended function	1	#DMAACK2 #GARD	_	P04, etc.	0	R/W R/W	
		D3	CFEX2	P31 port extended function	1	#GARD #GAAS	_	P31, etc. P21, etc.	0	R/W	
		D2	CFEX2 CFEX1	P21 port extended function P10, P11, P13 port extended	1	DST0	-	P21, etc. P10, etc.	1	R/W	
		וט	OI LAI	function	l	DST0 DST1	ľ	P10, etc. P11, etc.	'	17/ 77	
						DPC0		P13, etc.			
		D0	CFEX0	P12, P14 port extended function	1	DST2	0	P12, etc.	1	R/W	
				-, : : : - 5.: 5.:	Ι΄	DCLK	ľ	P14, etc.	.		
P4 function	0040300	D7	CFP47	P47 function selection	1	#SRDY3	٥	P47	0	R/W	
select register	(B)	D6	CFP46	P46 function selection	_	#SCLK3	-	P46	0	R/W	
23.001.0910101	(-,	D5	CFP45	P45 function selection	1	SOUT3	<u> </u>	P45	0	R/W	
		D4	CFP44	P44 function selection	1	SIN3	-	P44	0	R/W	
		D3	CFP43	P43 function selection	-	#SRDY2	_	P43	0	R/W	
		D2	CFP42	P42 function selection	_	#SCLK2	-	P42	0	R/W	
		D1	CFP41	P41 function selection	_	SOUT2	-	P41	0	R/W	
		D0	CFP40	P40 function selection	_	SIN2	0	P40	0	R/W	
P4 I/O port data	0040301	D7	P47D	P47 I/O port data	1	High	0	Low	0	R/W	
P4 I/O port data		D6	P46D	P46 I/O port data	1		ĺ	-	0	R/W	
register	(B)	D0			-						
	(B)	D5	P45D	P45 I/O port data			1	0	R/W		
	(B)			P45 I/O port data P44 I/O port data					0	R/W R/W	
	(B)	D5	P45D	·							
	(B)	D5 D4	P45D P44D	P44 I/O port data					0	R/W	
	(B)	D5 D4 D3	P45D P44D P43D	P44 I/O port data P43 I/O port data					0	R/W R/W	

Table 10.4 Control Bits of I/O Ports (continue)

Register name	Address	Bit	Name	Function	, . 	Sett	tino		Init.	R/W	Remarks
P4 I/O control	0040302	D7	IOC47	P47 I/O control	1	Output	=	Input	0	R/W	
register	(B)	D6	IOC46	P46 I/O control	┨ "	Output	U	Imput	0	R/W	
register	(5)	D5	IOC45	P45 I/O control	1				0	R/W	
		D4	IOC44	P44 I/O control	1				0	R/W	1
		D3	IOC43	P43 I/O control	┨				0	R/W	1
		D2	IOC42	P42 I/O control	1				0	R/W	1
		D1	IOC41	P41 I/O control	1				0	R/W	1
		D0	IOC40	P40 I/O control	1				0	R/W	1
P5 function	0040303	D7-2	_	reserved	\vdash		_		 		0 when being read.
select register	(B)	D1	CFP51	P51 function selection	1	T8UF5	0	P51	0	R/W	o when being read.
Sciect register	(5)	D0	CFP50	P50 function selection	1	T8UF4	_	P50	0	R/W	1
DE I/O mant data	0040304		-		=				_		
P5 I/O port data		D7	P57D	P57 I/O port data	┨'	High	0	Low	0	R/W	-
register	(B)	D6 D5	P56D P55D	P56 I/O port data P55 I/O port data	┨				0	R/W R/W	-
		D3	P54D	P54 I/O port data	┨				0	R/W	-
		D3	P53D	P53 I/O port data	1				0	R/W	
		D2	P52D	P52 I/O port data	┨				0	R/W	
		D1	P51D	P51 I/O port data	1				0	R/W	
		D0	P50D	P50 I/O port data	1				0	R/W	1
P5 I/O control	0040305	D7	IOC57	·	1	Output	_	Input	0	R/W	
				P57 I/O control	Η'	Output	U	Input	0	R/W	1
register	(B)	D6 D5	IOC56	P56 I/O control P55 I/O control	1				0	R/W	1
		D3	IOC55	P54 I/O control	1				0	R/W	-
		D3	IOC53	P53 I/O control	1				0	R/W	
		D2	IOC52	P52 I/O control	1				0	R/W	
		D1	IOC51	P51 I/O control	1				0	R/W	
		D0	IOC50	P50 I/O control	┨				0	R/W	1
P6 I/O port data	0040307	D7	P67D	P67 I/O port data	1	High	0	Low	0	R/W	
register	(B)	D6	P66D	P66 I/O port data	┨"	nigii	U	Low	0	R/W	
register	(6)	D5	P65D	P65 I/O port data	┨				0	R/W	
		D3	P64D	P64 I/O port data	1				0	R/W	
		D3	P63D	P63 I/O port data	1				0	R/W	1
		D2	P62D	P62 I/O port data	1				0	R/W	
		D1	P61D	P61 I/O port data	1				0	R/W	
		D0	P60D	P60 I/O port data	1				0	R/W	
P6 I/O control	0040308	D7	IOC67	P67 I/O control	1	Output	0	Input	0	R/W	
register	(B)	D6	IOC66	P66 I/O control	┧ .	Output	0	Input	0	R/W	
109.010.	(-)	D5	IOC65	P65 I/O control	1				0	R/W	
		D4	IOC64	P64 I/O control	1				0	R/W	
		D3	IOC63	P63 I/O control	1				0	R/W	
		D2	IOC62	P62 I/O control	1				0	R/W	1
		D1	IOC61	P61 I/O control	1				0	R/W	1
		D0	IOC60	P60 I/O control	1				0	R/W	1
P7 function	004030A	D7-2	-	reserved	T	_	_		-	-	0 when being read.
select register	(B)	D1	CFP71	P72,P73 function selection	1	SCL1,SDA1	0	P72,P73	0	R/W	J
	` ′	D0	CFP70	P70,P71 function selection	1			P70,P71	0	R/W	1
P7 I/O port data	004030B	D7	P77D	P77 I/O port data	1	High	0	Low	0	R/W	
register	(B)	D6	P76D	P76 I/O port data	1			-	0	R/W	1
	` ′	D5	P75D	P75 I/O port data	1				0	R/W	1
		D4	P74D	P74 I/O port data	1				0	R/W	1
		D3	P73D	P73 I/O port data	1				0	R/W	1
		D2	P72D	P72 I/O port data	1				0	R/W	1
		D1	P71D	P71 I/O port data]				0	R/W	
		D0	P70D	P70 I/O port data	L				0	R/W	
P7 I/O control	004030C	D7	IOC77	P77 I/O control	1	Output	0	Input	0	R/W	
register	(B)	D6	IOC76	P76 I/O control	1	'			0	R/W	1
-		D5	IOC75	P75 I/O control	1				0	R/W	1
		D4	IOC74	P74 I/O control	1				0	R/W	1
		D3	IOC73	P73 I/O control]				0	R/W	
		D2	IOC72	P72 I/O control	1				0	R/W	1
		D1	IOC71	P71 I/O control]				0	R/W]
		D0	IOC70	P70 I/O control]				0	R/W]
		<u> </u>			_						

Register name	Address	Bit	Name	Function		Set	tinç	1	Init.	R/W	Remarks
P8 function	004030D	D7	CFP87	P87 function selection	1	TM9	0	P87	0	R/W	
select register	(B)	D6	CFP86	P86 function selection	1	TM8	0	P86	0	R/W	
		D5	CFP85	P85 function selection	1	TM7	0	P85	0	R/W	
		D4	CFP84	P84 function selection	1	TM6	0	P84	0	R/W	
		D3	CFP83	P83 function selection	1	EXCL9	0	P83	0	R/W	
		D2	CFP82	P82 function selection	1	EXCL8	0	P82	0	R/W	
		D1	CFP81	P81 function selection	1	EXCL7	0	P81	0	R/W	
		D0	CFP80	P80 function selection	1	EXCL6	0	P80	0	R/W	
P8 I/O port data	004030E	D7	P87D	P87 I/O port data	1	High	0	Low	0	R/W	
register	(B)	D6	P86D	P86 I/O port data					0	R/W	
		D5	P85D	P85 I/O port data					0	R/W	
		D4	P84D	P84 I/O port data					0	R/W	
		D3	P83D	P83 I/O port data					0	R/W	
		D2	P82D	P82 I/O port data					0	R/W	
		D1	P81D	P81 I/O port data					0	R/W	
		D0	P80D	P80 I/O port data					0	R/W	
P8 I/O control	004030F	D7	IOC87	P87 I/O control	1	Output	0	Input	0	R/W	
register	(B)	D6	IOC86	P86 I/O control					0	R/W	
		D5	IOC85	P85 I/O control					0	R/W	
		D4	IOC84	P84 I/O control					0	R/W	
		D3	IOC83	P83 I/O control					0	R/W	
		D2	IOC82	P82 I/O control					0	R/W	
		D1	IOC81	P81 I/O control					0	R/W	
		D0	IOC80	P80 I/O control					0	R/W	

Table 10.4 Control Bits of I/O Ports (continue)

CFP07–CFP00: P0[7:0] function selection (D[7:0]) / P0 function select register (0x402D0)
CFP16–CFP10: P1[6:0] function selection (D[6:0]) / P1 function select register (0x402D4)
CFP27–CFP20: P2[7:0] function selection (D[7:0]) / P2 function select register (0x402D8)
CFP35–CFP30: P3[5:0] function selection (D[5:0]) / P3 function select register (0x402DC)
CFP47–CFP40: P4[7:0] function selection (D[7:0]) / P4 function select register (0x40300)
CFP57–CFP50: P5[7:0] function selection (D[7:0]) / P5 function select register (0x40303)
CFP71–CFP70: P7[1:0] function selection (D[7:0]) / P7 function select register (0x4030D)

Selects the function of each I/O port pin.

Write "1": Used for peripheral circuit

Write "0": I/O port pin Read: Valid

When a bit of the CFP register is set to "1", the corresponding pin is set for use with peripheral circuits (see Table 10.3). The pins for which register bits are set to "0" can be used as general-purpose I/O ports.

At cold start, CFP is set to "0" (I/O port). At hot start, CFP retains its state from prior to the initial reset.

```
P07D-P00D: P0[7:0] I/O port data (D[7:0]) / P0 I/O port data register (0x402D1)
P16D-P10D: P1[6:0] I/O port data (D[6:0]) / P1 I/O port data register (0x402D5)
P27D-P20D: P2[7:0] I/O port data (D[7:0]) / P2 I/O port data register (0x402D9)
P35D-P30D: P3[5:0] I/O port data (D[5:0]) / P3 I/O port data register (0x402DD)
P47D-P40D: P4[7:0] I/O port data (D[7:0]) / P4 I/O port data register (0x40301)
P57D-P50D: P5[7:0] I/O port data (D[7:0]) / P5 I/O port data register (0x40304)
P67D-P60D: P6[7:0] I/O port data (D[7:0]) / P6 I/O port data register (0x40307)
P77D-P70D: P7[7:0] I/O port data (D[7:0]) / P7 I/O port data register (0x4030B)
P87D-P80D: P8[7:0] I/O port data (D[7:0]) / P8 I/O port data register (0x4030E)
```

This register reads data from I/O-port pins or sets output data.

When writing data

Write "1": High level Write "0": Low level

When an I/O port is set for output, the data written to it is directly output to the I/O port pin. If the data written to the port is "1", the port pin is set high (VDD, VDDE level); if the data is "0", the port pin is set low (Vss level).

Even in the input mode, data can be written to the port data register.

When reading data

Read "1": High level Read "0": Low level

The voltage level on the port pin is read out regardless of whether an I/O port is set for input or output mode. If the pin voltage is high (VDD, VDDE level), "1" is read out as input data; if the pin voltage is low (VSS level), "0" is read out as input data.

At cold start, all data bits are set to "0". At hot start, they retain their state from prior to the initial reset.

```
IOC07-IOC00: P0[7:0] port I/O control (D[7:0]) / P0 port I/O control register (0x402D2)
IOC16-IOC10: P1[6:0] port I/O control (D[6:0]) / P1 port I/O control register (0x402D6)
IOC27-IOC20: P2[7:0] port I/O control (D[7:0]) / P2 port I/O control register (0x402DA)
IOC35-IOC30: P3[5:0] port I/O control (D[5:0]) / P3 port I/O control register (0x402DE)
IOC47-IOC40: P4[7:0] port I/O control (D[7:0]) / P4 port I/O control register (0x40302)
IOC57-IOC50: P5[7:0] port I/O control (D[7:0]) / P5 port I/O control register (0x40305)
IOC67-IOC60: P6[7:0] port I/O control (D[7:0]) / P6 port I/O control register (0x40308)
IOC77-IOC70: P7[7:0] port I/O control (D[7:0]) / P7 port I/O control register (0x4030C)
IOC87-IOC80: P8[7:0] port I/O control (D[7:0]) / P8 port I/O control register (0x4030F)
```

Directs an I/O port for input or output.

Write "1": Output mode Write "0": Input mode Read: Valid

This I/O control register corresponds bit-for-bit to each I/O port. When an IOC bit is set to "1", the corresponding I/O port is directed for output; if it is set to "0", the I/O port is directed for input.

At cold start, all IOC bits are set to "0" (input). At hot start, IOC retains its state from prior to the initial reset. If pins P10–P13, P15–P16, P30 and P34 are set for use with peripheral circuits, their pin functions vary depending on the input/output direction control by the IOC1x register.

```
CFEX0: P12, P14 function extension (D0) / Port function extension register (0x402DF)
CFEX1: P10, P11, P13 function extension (D1) / Port function extension register (0x402DF)
CFEX2: P21 function extension (D2) / Port function extension register (0x402DF)
CFEX3: P31 function extension (D3) / Port function extension register (0x402DF)
CFEX4: P04 function extension (D4) / Port function extension register (0x402DF)
CFEX5: P05 function extension (D5) / Port function extension register (0x402DF)
CFEX6: P06 function extension (D6) / Port function extension register (0x402DF)
CFEX7: P07 function extension (D7) / Port function extension register (0x402DF)
```

Sets whether the function of an I/O-port pin is to be extended.

Write "1": Function-extended pin
Write "0": I/O-port/peripheral-circuit pin
Read: Valid

When CFEXx is set to "1", the corresponding pin is set to the extended function input/output pin. When CFEXx = "0", the corresponding CFP bit becomes effective.

At cold start, CFEX0 and CFEX1 are set to "1" (function-extended pin) and other bits are set to "0" (I/O-port/peripheral-circuit pin). At hot start, CFEX retains its state from prior to the initial reset.

Input Interrupt


The input ports and the I/O ports support 16 system of port input interrupts and two systems of key input interrupts.

Port Input Interrupt


The port input interrupt circuit has 16 interrupt systems (FPT0 to FPT15) and allows the selection of the ports that generation interrupt factors corresponding to FPT0 to FPT7. The interrupt factors FPT8 to FPT15 are allocated to P50 to P57 and cannot be reassigned.

The interrupt condition can also be selected from between input signal edge and input signal level.

Figure 10.3 shows the configuration of the port input interrupt circuit.



(a) Configuration of FPT8 to FPT10



(b) Configuration of FPT0 to FPT7

Figure 10.3 Configuration of Port Input Interrupt Circuit

Selecting input pins

The interrupt factors allows selection of an input pin from the four predefined pins independently. Table 10.5 shows the control bits and the selectable pins for each factor.

Table 10.5 Selecting Pins for Port Input Interrupts

1.4	Table 10.5 Selecting Pins for Port Input Interrupts											
Interrupt	Control bit		SPT	EX=0		SPTEX=1						
factor												
				SPT setting								
			1									
		11	10	01	11	-						
FPT15	-			P57								
FPT14	-			P56								
FPT13	-			P55								
FPT12	-			P54								
FPT11	-			P53								
FPT10	-			P52								
FPT9	-			P51								
FPT8	_			P50								
FPT7	SPT7[1:0] (D[7:6])/Port input interrupt select register 2 (0x402C7)	P27	P07	P33	K67	P67						
	SPTEX7(D[7])/Port input interrupt selection expansion register (0x40306)											
FPT6	SPT6[1:0] (D[5:4])/Port input interrupt select register 2 (0x402C7)	P26	P06	P32	K66	P66						
	SPTEX6(D[6])/Port input interrupt selection expansion register (0x40306)											
FPT5	SPT5[1:0] (D[3:2])/Port input interrupt select register 2 (0x402C7)	P25	P05	P31	K65	P65						
	SPTEX5(D[5])/Port input interrupt selection expansion register (0x40306)											
FPT4	SPT4[1:0] (D[1:0])/Port input interrupt select register 2 (0x402C7)	P24	P04	K54	K64	P64						
	SPTEX4(D[4])/Port input interrupt selection expansion register (0x40306)											
FPT3	SPT3[1:0] (D[7:6])/Port input interrupt select register 1 (0x402C6)	P23	P03	K53	K63	P63						
	SPTEX3(D[3])/Port input interrupt selection expansion register (0x40306)											
FPT2	SPT2[1:0] (D[5:4])/Port input interrupt select register 1 (0x402C6)	P22	P02	K52	K62	P62						
	SPTEX2(D[2])/Port input interrupt selection expansion register (0x40306)											
FPT1	SPT1[1:0] (D[3:2])/Port input interrupt select register 1 (0x402C6)	P21	P01	K51	K61	P61						
	SPTEX1(D[1])/Port input interrupt selection expansion register (0x40306)											
FPT0	SPT0[1:0] (D[1:0])/Port input interrupt select register 1 (0x402C6)	P20	P00	K50	K60	P60						
	SPTEX0(D[0])/Port input interrupt selection expansion register (0x40306)											

Conditions for port input-interrupt generation

Each port input interrupt can be generated by the edge or level of the input signal. The SEPTx bit of the edge/level select register (0x402C9, 0x40310) is used for this selection. When SEPTx is set to "1", the FPTx interrupt will be generated at the signal edge. When SEPTx is set to "0", the FPTx interrupt will be generated by the input signal level.

Furthermore, the signal polarity can be selected using the SPPTx bit of the input porarity select register (0x402C8, 0x40310).

With these registers, the port input interrupt condition is decided as shown in Table 10.6.

Table 10.6 Port Input Interrupt Condition

SEPTx	SPPTx	FPTx interrupt condition
1	1	Rising edge
1	0	Falling edge
0	1	High level
0	0	Low level

When the input signal goes to the selected status, the interrupt factor flag FP is set to "1" and, if other interrupt conditions set by the interrupt controller are met, an interrupt is generated.

Key Input Interrupt

The key input interrupt circuit has two interrupt systems (FPK1 and FPK0) and a port group can be selected for generating each interrupt factor.

The interrupt condition can also be set by software.

Figure 10.4 shows the configuration of the port input interrupt circuit.




Figure 10.4 Configuration of Key Input Interrupt Circuit

Selecting input pins

For the FPK1 interrupt system, a five-bit input pin group can be selected from the four predefined groups. For the FPK0 system, a five-bit input pin group can be selected.

Table 10.7 shows the control bits and the selectable groups for each factor.

Table 10.7 Selecting Pins for Key Input Interrupts

Interrupt	Control bit			SPTEX=1		
factor						
		11	10	01	00	_
FPK1	SPPK1[1:0] (D[3:2])/Key input interrupt select register (0x402CA) SPPKEX1(D1) Key input interrupt selection expansion register (0x40309)	P2[7:4]	P0[7:4]	K6[7:4]	K6[3:0]	P7[7:4]
FPK0	SPPK0[1:0] (D[1:0])/Key input interrupt select register (0x402CA) SPPKEX0(D0) Key input interrupt selection expansion register (0x40309)	P2[4:0]	P0[4:0]	K6[4:0]	K5[4:0]	P7[4:0]

Conditions for key input-interrupt generation

The key input interrupt circuit has two input mask registers (SMPK0[4:0] for FPK0 and SMPK1[3:0] for FPK1) and two input comparison registers (SCPK0[4:0] for FPK0 and SCPK1[3:0] for FPK1) to set input-interrupt conditions.

The input mask register SMPK is used to mask the input pin that is not used for an interrupt. This register masks each input pin, whereas the interrupt enable register of the interrupt controller masks the interrupt factor for each interrupt group.

The input comparison register SCPK is used to select whether an interrupt for each input port is to be generated at the rising or falling edge of the input.

A change in state occurs so that the input pin enabled for interrupt by the interrupt mask register SMPK and the content of the input comparison register SCPK become unmatched after being matched, the interrupt factor flag FK is set to "1" and, if other interrupt conditions are met, an interrupt is generated.

Figure 10.5 shows cases in which a FPK0 interrupt is generated. Here, it is assumed that the K5[4:0] pins are selected for the input-pin group and the control register of the interrupt controller is set so as to enable generation of a FPK0 interrupt.




Figure 10.5 FPK0 Interrupt Generation Example (when K5[4:0] is selected by SPPK[1:0])

Since K50 is masked from interrupt by SMPK00, no interrupt occurs at that point (2) above.

Next, because K53 becomes "0" at (3), an interrupt is generated due to the lack of a match between the data of the input pin K5[4:1] that is enabled for interrupt and that of the input comparison register SCPK0[4:1]. Since only a change in states in which the input data and the content of the input comparison register SCPK become unmatched after being matched constitutes an interrupt generation condition as described above, no interrupt is generated when a change in states from one unmatched state to another, as in (4), occurs. Consequently, if another interrupt is to be generated again following the occurrence of an interrupt, the state of the input pin must be temporarily restored to the same content as that of the input comparison register SCPK, or the input comparison register SCPK must be set again. Note that the input pins masked from interrupt by the SMPK register do not affect interrupt generation conditions.

An interrupt is generated for FPK1 in the same way as described above.

Control Registers of the Interrupt Controller

Table 10.8 shows the control registers of the interrupt controller that are provided for each input-interrupt system.

Table 10.8 Control Registers of Interrupt Controller

Interrupt factor flag Interrupt enable register Interrupt p

System	Interrupt factor flag	Interrupt enable register	Interrupt priority register
FPT15	FP15(D7/0x402A9)	EP15(D7/0x402A6)	PP15L[2:0](D[6:4]/0x402A3)
FPT14	FP14(D6/0x402A9)	EP14(D6/0x402A6)	PP14L[2:0](D[2:0]/0x402A3)
FPT13	FP13(D5/0x402A9)	EP13(D5/0x402A6)	PP13L[2:0](D[6:4]/0x402A2)
FPT12	FP12(D4/0x402A9)	EP12(D4/0x402A6)	PP12L[2:0](D[2:0]/0x402A2)
FPT11	FP11(D3/0x402A9)	EP11(D3/0x402A6)	PP11L[2:0](D[6:4]/0x402A1)
FPT10	FP10(D2/0x402A9)	EP10(D2/0x402A6)	PP10L[2:0](D[2:0]/0x402A1)
FPT9	FP9(D1/0x402A9)	EP9(D1/0x402A6)	PP9L[2:0](D[6:4]/0x402A0)
FPT8	FP8(D0/0x402A9)	EP8(D0/0x402A6)	PP8L[2:0](D[2:0]/0x402A0)
FPT7	FP7(D5/0x40287)	EP7(D5/0x40277)	PP7L[2:0](D[6:4]/0x4026D)
FPT6	FP6(D4/0x40287)	EP6(D4/0x40277)	PP6L[2:0](D[2:0]/0x4026D)
FPT5	FP5(D3/0x40287)	EP5(D3/0x40277)	PP5L[2:0](D[6:4]/0x4026C)
FPT4	FP4(D2/0x40287)	EP4(D2/0x40277)	PP4L[2:0](D[2:0]/0x4026C)
FPT3	FP3(D3/0x40280)	EP3(D3/0x40270)	PP3L[2:0](D[6:4]/0x40261)
FPT2	FP2(D2/0x40280)	EP2(D2/0x40270)	PP2L[2:0](D[2:0]/0x40261)
FPT1	FP1(D1/0x40280)	EP1(D1/0x40270)	PP1L[2:0](D[6:4]/0x40260)
FPT0	FP0(D0/0x40280)	EP0(D0/0x40270)	PP0L[2:0](D[2:0]/0x40260)
FPK1	FK1(D5/0x40280)	EK1(D5/0x40270)	PK1L[2:0](D[6:4]/0x40262)
FPK0	FK0(D4/0x40280)	EK0(D4/0x40270)	PK0L[2:0](D[2:0]/0x40262)

When the interrupt generation condition described above is met, the corresponding interrupt factor flag is set to "1". If the interrupt enable register bit for that interrupt factor has been set to "1", an interrupt request is generated.

Interrupts due to an interrupt factor can be disabled by leaving the interrupt enable register bit for that factor set to "0". The interrupt factor flag is set to "1" whenever interrupt generation conditions are met, regardless of the setting of the interrupt enable register.

The interrupt priority register sets the interrupt priority level (0 to 7) for each interrupt system. An interrupt request to the CPU is accepted only when no other interrupt request of a higher priority has been generated. In addition, only when the PSR's IE bit = "1" (interrupts enabled) and the set value of the IL is smaller than the input interrupt level set using the interrupt priority register will the input interrupt request actually be accepted by the CPU.

For details on these interrupt control registers, as well as the device operation when an interrupt has occurred, refer to "ITC (Interrupt Controller)".

Intelligent DMA

The port input interrupt system can invoke an intelligent DMA (IDMA) through the use of its interrupt factor. This enables the port inputs to be used as a trigger to perform DMA transfer.

The following shows the IDMA channel numbers assigned to each interrupt factor:

IDI	MA Ch.	IDN	MA Ch.
FPT0 input interrupt:	1	FPT8 input interrupt:	38
FPT1 input interrupt:	2	FPT9 input interrupt:	39
FPT2 input interrupt:	3	FPT10 input interrupt:	40
FPT3 input interrupt:	4	FPT11 input interrupt:	41
FPT4 input interrupt:	28	FP12 input interrupt:	42
FPT5 input interrupt:	29	FP13 input interrupt:	43
FPT6 input interrupt:	30	FP14 input interrupt:	44
FPT7 input interrupt:	31	FP15 input interrupt:	45

For IDMA to be invoked, the IDMA request and IDMA enable bits shown in Table 10.9 must be set to "1" in advance. Transfer conditions, etc. must also be set on the IDMA side in advance.

Table 10.9 Control Bits for IDMA Transfer

System	IDMA request bit	IDMA enable bit
FPT15	RP15(D7/0x402AC)	DEP15(D7/0x402AE)
FPT14	RP14(D6/0x402AC)	DEP14(D6/0x402AE)
FPT13	RP13(D5/0x402AC)	DEP13(D5/0x402AE)
FPT12	RP12(D4/0x402AC)	DEP12(D4/0x402AE)
FPT11	RP11(D3/0x402AC)	DEP11(D3/0x402AE)
FPT10	RP10(D2/0x402AC)	DEP10(D2/0x402AE)
FPT9	RP9(D1/0x402AC)	DEP9(D1/0x402AE)
FPT8	RP8(D0/0x402AC)	DEP8(D0/0x402AE)
FPT7	RP7(D7/0x40293)	DEP7(D7/0x40297)
FPT6	RP6(D6/0x40293)	DEP6(D6/0x40297)
FPT5	RP5(D5/0x40293)	DEP5(D5/0x40297)
FPT4	RP4(D4/0x40293)	DEP4(D4/0x40297)
FPT3	RP3(D3/0x40290)	DEP3(D3/0x40294)
FPT2	RP2(D2/0x40290)	DEP2(D2/0x40294)
FPT1	RP1(D1/0x40290)	DEP1(D1/0x40294)
FPT0	RP0(D0/0x40290)	DEP0(D0/0x40294)

If the IDMA request and enable bits are set to "1", IDMA is invoked through generation of an interrupt factor. No interrupt request is generated at that point. An interrupt request is generated after the DMA transfer is completed. The registers can also be set so as not to generate an interrupt, with only DMA transfersperformed. For details on IDMA transfers and interrupt control upon completion of IDMA transfer, refer to "IDMA (Intelligent DMA)".

Trap vectors

The trap-vector address of each input default interrupt factor is set as follows:

0x0C00040 FPT0 input interrupt: FPT1 input interrupt: 0x0C00044 FPT2 input interrupt: 0x0C00048 FPT3 input interrupt: 0x0C0004C FPK0 input interrupt: 0x0C00050 FPK1 input interrupt: 0x0C00054 FPT4 input interrupt: 0x0C00110 FPT5 input interrupt: 0x0C00114 FPT6 input interrupt: 0x0C00118 FPT7 input interrupt: 0x0C0011C FPT8 input interrupt: 0x0C00150 FPT9 input interrupt: 0x0C00154 FPK10 input interrupt: 0x0C00158 FPK11 input interrupt: 0x0C0015C FPT12 input interrupt: 0x0C00160 FPT13 input interrupt: 0x0C00164 FPT14 input interrupt: 0x0C00168 FPT15 input interrupt: 0x0C0016C

The base address of the trap table can be changed using the TTBR register (0x48134 to 0x48137).

I/O Memory for Input Interrupts

Table 10.10 shows the control bits for the port input and key input interrupts.

Table 10.10 Control Bits for Input Interrupts

Register name	Address	Bit	Name	Function	Setting			1	Init.	R/W	Remarks
			Hame		╁		· · · · ·	1		10,00	
Port input 0/1	0040260	D7 D6	PP1L2	Port input 1 interrupt level	\vdash	- 04	o 7		X	R/W	0 when being read.
interrupt	(B)	D6	PP1L2 PP1L1	Port input 1 interrupt level		0 0	0 /		X	IK/VV	
priority register		D5	PP1L1						x		
		D3	_	reserved	╁		_		_		0 when being read.
		D2	PP0L2	Port input 0 interrupt level	╁	0 t	0 7		Х	R/W	o when being read.
		D1	PP0L1	or input o interrupt lever		0.0	0 1		X	10,44	
		D0	PP0L0						X		
Port input 2/3	0040261	D7	11020	reserved	⊨				_	 	O when being read
interrupt	(B)	D6	PP3L2	Port input 3 interrupt level	\vdash	0 t	- o 7		X	R/W	0 when being read.
priority register	(5)	D5	PP3L1	or input 3 interrupt lever		0.0	0 1		X	10,44	
priority register		D4	PP3L0						X		
		D3	-	reserved	T	-	_		-	_	0 when being read.
		D2	PP2L2	Port input 2 interrupt level	T	0 t	o 7		Х	R/W	Jan Jan Jan
		D1	PP2L1	·					Х		
		D0	PP2L0						Х		
Key input	0040262	D7	_	reserved	İ	-	_		-	-	0 when being read.
interrupt	(B)	D6	PK1L2	Key input 1 interrupt level	t	0 t	o 7		Х	R/W	J
priority register	` ′	D5	PK1L1						х		
'		D4	PK1L0		L				Х	L	<u></u>
		D3	-	reserved		-	-		-	-	0 when being read.
		D2	PK0L2	Key input 0 interrupt level		0 t	o 7		Х	R/W	
		D1	PK0L1						Х		
		D0	PK0L0						Х		
Key input,	0040270	D7-6	-	reserved		-	_		_	_	0 when being read.
port input 0-3	(B)	D5	EK1	Key input 1	1	Enabled	0	Disabled	0	R/W	
interrupt		D4	EK0	Key input 0	1				0	R/W	
enable register		D3	EP3	Port input 3	1				0	R/W	
		D2	EP2	Port input 2	4				0	R/W	
		D1	EP1	Port input 1	4				0	R/W	
		D0	EP0	Port input 0	╄				0	R/W	
Port input 4–7,	0040277	D7-6	-	reserved	 	- I=	-	la	-	-	0 when being read.
clock timer,	(B)	D5	EP7	Port input 7	1	Enabled	0	Disabled	0	R/W	
A/D interrupt		D4	EP6	Port input 6	-				0	R/W	
enable register		D3	EP5	Port input 5	1				0	R/W R/W	
		D2 D1	EP4 ECTM	Port input 4 Clock timer	┨				0	R/W	
		D0	EADE	A/D converter	┨				0	R/W	
Key input,	0040280	D7-6	_		+		_			1000	0 when being read.
port input 0–3	(B)	D7=6	FK1	reserved Key input 1	1	Factor is	_ 0	No factor is	X	R/W	o when being read.
interrupt factor	(5)	D4	FK0	Key input 0	┨ '	generated	ľ	generated	X	R/W	
flag register		D3	FP3	Port input 3	1				X	R/W	
"5" "5"		D2	FP2	Port input 2	1				X	R/W	
		D1	FP1	Port input 1	1				X	R/W	
		D0	FP0	Port input 0	1				Х	R/W	
Port input 4–7,	0040287	D7-6	-	reserved	Ī	-	_		Ī -	Ī -	0 when being read.
clock timer, A/D	(B)	D5	FP7	Port input 7	1	Factor is	0	No factor is	Х	R/W	<u> </u>
interrupt factor		D4	FP6	Port input 6	1	generated		generated	Х	R/W	
flag register		D3	FP5	Port input 5					Х	R/W	
		D2	FP4	Port input 4					Х	R/W	
		D1	FCTM	Clock timer					Х	R/W	
		D0	FADE	A/D converter	L		L		Х	R/W	
Port input 0-3,	0040290	D7	R16TC0	16-bit timer 0 comparison A	1	IDMA	0	Interrupt	0	R/W	
high-speed	(B)	D6	R16TU0	16-bit timer 0 comparison B	1	request		request	0	R/W	
DMA, 16-bit		D5	RHDM1	High-speed DMA Ch.1	4				0	R/W	
timer 0		D4	RHDM0	High-speed DMA Ch.0	-				0	R/W	
IDMA request		D3	RP3	Port input 3	-				0	R/W	
register		D2	RP2	Port input 1	-				0	R/W	
		D1 D0	RP1 RP0	Port input 1 Port input 0	-				0	R/W R/W	
		טע	INFU	r or input o		l		l	LU	IT/VV	

Table 10.10 Control Bits for Input Interrupts (continue)

Posister non-	Addrass	D:4	Table 1								
Register name		Bit	Name	Function	÷				Init.	R/W	Remarks
Serial I/F Ch.1,	0040293	D7	RP7	Port input 7	1	IDMA	0	Interrupt	0	R/W	
A/D,	(B)	D6	RP6	Port input 6	4	request		request	0	R/W	
port input 4-7		D5	RP5	Port input 5					0	R/W	
IDMA request		D4	RP4	Port input 4	╄				0	R/W	
register		D3	-	reserved	╄	-	_		_	-	0 when being read.
		D2	RADE	A/D converter	1	IDMA	0	Interrupt	0	R/W	
		D1	RSTX1	SIF Ch.1 transmit buffer empty	4	request		request	0	R/W	
		D0	RSRX1	SIF Ch.1 receive buffer full	╄		L		0	R/W	
Port input 0-3,	0040294	D7	DE16TC0	16-bit timer 0 comparison A	1	IDMA	0	IDMA	0	R/W	
high-speed	(B)	D6	DE16TU0	16-bit timer 0 comparison B	4	enabled		disabled	0	R/W	
DMA, 16-bit		D5	DEHDM1	High-speed DMA Ch.1	_				0	R/W	
timer 0		D4	DEHDM0	High-speed DMA Ch.0	4				0	R/W	
IDMA enable		D3	DEP3	Port input 3	-				0	R/W	
register		D2 D1	DEP2 DEP1	Port input 2	-				0	R/W R/W	
		D0	DEP1	Port input 1 Port input 0	-				0	R/W	
				<u>'</u>	+	lina	L		_		
Serial I/F Ch.1,	0040297	D7	DEP7	Port input 7	1	IDMA	0	IDMA	0	R/W	
A/D,	(B)	D6 D5	DEP5	Port input 6 Port input 5	1	enabled		disabled	0	R/W R/W	
port input 4–7 IDMA enable		D5	DEP5 DEP4	Port input 5 Port input 4	-		1		0	R/W	
register		D4	JEF4	reserved	+	<u> </u>	<u> </u>		-	K/W	0 when being read.
register		D3	DEADE	A/D converter	1	IDMA	0	IDMA	0	R/W	o when being read.
		D2	DESTX1	SIF Ch.1 transmit buffer empty	┨╵	enabled	١	disabled	0	R/W	
		D0	DESRX1	SIF Ch.1 receive buffer full	1	Chabica		alsabica	0	R/W	
Port input 8/9	00402A0	D7	_	reserved	+			 -	1.0.00	0 when being read.	
interrupt	(B)	D6	PP9L2	Port input 9 interrupt level	+	0 to 7		X	R/W	o when being read.	
priority register	(5)	D5	PP9L1	or input 3 interrupt lever		0.0	0 1		X	10,00	
priority register		D4	PP9L0						X		
		D3	_	reserved	+	– 0 to 7		-	_	0 when being read.	
		D2	PP8L2	Port input 8 interrupt level	T				Х	R/W	
		D1	PP8L1	·					Х		
		D0	PP8L0						Х		
Port input	00402A1	D7	_	reserved	Ī	-			Ī -	_	0 when being read.
10/11 interrupt	(B)	D6	PP11L2	Port input 11 interrupt level	T	0 t	o 7		Х	R/W	Ü
priority register		D5	PP11L1						Х		
		D4	PP11L0						Х		
		D3	-	reserved		-	_		_	-	0 when being read.
		D2	PP10L2	Port input 10 interrupt level		0 t	o 7		Х	R/W	
		D1	PP10L1						Х		
		D0	PP10L0		_				Х		
Port input	00402A2	D7	-	reserved		-			_	_	0 when being read.
12/13 interrupt	(B)	D6	PP13L2	Port input 12 interrupt level		0 t	o 7		Х	R/W	
priority register		D5	PP13L1						X		
		D4	PP13L0		╄				X		
		D3	- DD401.0	reserved	\vdash	-			-	- DA41	0 when being read.
		D2 D1	PP12L2 PP12L1	Port input 13 interrupt level		O to	o 7		X	R/W	
		D1 D0	PP12L1 PP12L0						X		
Port incut	0040242	_		l annual	+				+		O whon hoing rood
Port input 14/15 interrupt	00402A3	D7 D6	PP15L2	eserved Port input 15 interrupt level	+		- o 7		X	R/W	0 when being read.
priority register	(B)	D6 D5	PP15L2 PP15L1	r orchiput 15 interrupt ievei		Ut	u /		X	T./VV	
priority register		D4	PP15L0						X		
		D3	-	reserved	╁		_		<u> </u>	_	0 when being read.
		D2	PP14L2	Port input 14 interrupt level	t	() to	o 7		Х	R/W	
		D1	PP14L1						X		
		D0	PP14L0						X		
Port input	00402A6	D7	EP15	Port input 15	1	Enabled	0	Disabled	0	R/W	
interrupt	(B)	D6	EP14	Port input 14	1		ľ		0	R/W	
enable register	` '	D5	EP13	Port input 13	1				0	R/W	
1 3 1 1 1		D4	EP12	Port input 12	1				0	R/W	1
		D3	EP11	Port input 11					0	R/W	
		D2	EP10	Port input 10					0	R/W	
		D1	EP9	Port input 9]				0	R/W	
1		D0	EP8	Port input 8	1		1		0	R/W	

Table 10.10 Control Bits for Input Interrupts(continue)

Danistan nama	A -1 -1	D:4		Function	Т					/	1:4	D/M	Damarla
Register name	Address	Bit	Name	Function	느		Set		_		Init.	R/W	Remarks
Port input	00402A9	D7	FP15	Port input 15	1	Fact	tor is	0	No t	factor is	0	R/W	
interrupt factor	(B)	D6	FP14	Port input 14]	gene	erated		gen	erated	0	R/W	
flag register		D5	FP13	Port input 13							0	R/W	
		D4	FP12	Port input 12							0	R/W	
		D3	FP11	Port input 11							0	R/W	
		D2	FP10	Port input 10							0	R/W	
		D1	FP9	Port input 9							0	R/W	
		D0	FP8	Port input 8	1						0	R/W	
Port input	00402AC	D7	RP15	Port input 15	1	IDM	A	0	Inte	rrupt	0	R/W	
IDMA request	(B)	D6	RP14	Port input 14	1	1		ľ		uest	0	R/W	
register	(5)	D5	RP13	Port input 13	1	request		1090	2001	0	R/W		
register		D4	RP12	Port input 12	1						0	R/W	
		D3	RP11	Port input 11	┨						0	R/W	
			RP10	•	1					0	R/W		
		D2		Port input 10	┨								
		D1	RP9	Port input 9	4						0	R/W	
		D0	RP8	Port input 8	<u> </u>					0	R/W		
Port input	00402AE	D7	DEP15	Port input 15	1	IDM	Α	0	IDM	IA	0	R/W	
IDMA enable	(B)	D6	DEP14	Port input 14		enal	bled		disa	abled	0	R/W	
register		D5	DEP13	Port input 13							0	R/W	
		D4	DEP12	Port input 12							0	R/W	
		D3	DEP11	Port input 11]	1			1		0	R/W	
		D2	DEP10	Port input 10	1	1			1		0	R/W	
		D1	DEP9	Port input 9	1						0	R/W	
		D0	DEP8	Port input 8	1						0	R/W	
Don't in most	0040000				\vdash	4.4	40	H	04	1 00			
Port input	00402C6	D7 D6	SPT31 SPT30	FPT3 interrupt input port selection	-	11 223	10 P03	-	01 (53	00 K63	0	R/W	
interrupt select	(B)			EDTO intermed in a standard and a standard	_			-				DAA	
register 1		D5	SPT21	FPT2 interrupt input port selection	-	11	10		01	00	0	R/W	
		D4	SPT20		-	22	P02	-	(52	K62	0		
		D3	SPT11	FPT1 interrupt input port selection	-	11	10	-	01	00	0	R/W	
		D2	SPT10		-	21	P01	-	(51	K61	0		
		D1	SPT01	FPT0 interrupt input port selection	-	11	10	-	01	00	0	R/W	
		D0	SPT00		F	20	P00	k	(50	K60	0		
Port input	00402C7	D7	SPT71	FPT7 interrupt input port selection		11	10		01	00	0	R/W	
interrupt select	(B)	D6	SPT70		F	27	P07	F	233	K67	0		
register 2		D5	SPT61	FPT6 interrupt input port selection		11	10		01	00	0	R/W	
		D4	SPT60		F	26	P06	F	232	K66	0		
		D3	SPT51	FPT5 interrupt input port selection		11	10		01	00	0	R/W	
		D2	SPT50		F	25	P05	F	231	K65	0		
		D1	SPT41	FPT4 interrupt input port selection		11	10		01	00	0	R/W	
		D0	SPT40		F	24	P04	k	(54	K64	0		
Port input	00402C8	D7	SPPT7	FPT7 input polarity selection	1	Hic	h level	0	Lo	w level	1	R/W	
interrupt	(B)	D6	SPPT6	FPT6 input polarity selection	┨ .	'"ّ	or	ľ	-	or	1	R/W	
input polarity	(5)	D5	SPPT5	FPT5 input polarity selection	ł	Dici	ng edge		_ ا	alling	1	R/W	
select register		D3	SPPT4	FPT4 input polarity selection	1	IXIO	ng cage			-	1	R/W	
select register		D3	SPPT3	FPT3 input polarity selection	1				l '	edge	1	R/W	
				· · · ·	-								
		D2	SPPT2	FPT2 input polarity selection	1						1	R/W	
		D1	SPPT1	FPT1 input polarity selection	1						1	R/W	
		D0	SPPT0	FPT0 input polarity selection	\vdash	<u> </u>		\vdash			1	R/W	
Port input	00402C9	D7	SEPT7	FPT7 edge/level selection	1	Edg	е	0	Lev	el	1	R/W	
interrupt	(B)	D6	SEPT6	FPT6 edge/level selection	1	1			1		1	R/W	
edge/level		D5	SEPT5	FPT5 edge/level selection	1	1			1		1	R/W	
select register		D4	SEPT4	FPT4 edge/level selection	1						1	R/W	
		D3	SEPT3	FPT3 edge/level selection							1	R/W	
		D2	SEPT2	FPT2 edge/level selection							1	R/W	
		D1	SEPT1	FPT1 edge/level selection							1	R/W	
		D0	SEPT0	FPT0 edge/level selection		<u> </u>		L			1	R/W	
Key input	00402CA	D7-4	-	reserved	Г						_	_	0 when being read.
interrupt select	(B)	D3	SPPK11	FPK1 interrupt input port selection	T	11	10		01	00	0	R/W	J 2
register	\ -,	D2	SPPK10	, , , , , , , , , , , , , , , , , , , ,	-			_		K6[3:0]	0		
3		D1	SPPK01	FPK0 interrupt input port selection	_	11	10	-	01	00	0	R/W	
		D0	SPPK00		-			-		K5[4:0]	0	" "	
Van int	0040000		3	I recentled	<u> </u>	.[0]	j. v[1 .0]]	[. (0[7.0]			Outhon beine
Key input	00402CC	D7-5	-	reserved	1	lie -	-	-		_	-	- DAA	0 when being read.
interrupt	(B)	D4	SCPK04	FPK04 input comparison	1	High	1	ľ	Low	/	0	R/W	
(FPK0) input		D3	SCPK03	FPK03 input comparison	-						0	R/W	
comparison		D2	SCPK02	FPK02 input comparison	1						0	R/W	
register		D1	SCPK01	FPK01 input comparison							0	R/W	
		D0	SCPK00	FPK00 input comparison	L	\bot		L	L		0	R/W	
				•	-			_					

Table 10.10 Control Bits for Input Interrupts (continue)

Register name	Address	Bit	Name	Function		Set	tinç	3	Init.	R/W	Remarks
Key input	00402CD	D7-4	-	reserved		-	_		_	_	0 when being read.
interrupt	(B)	D3	SCPK13	FPK13 input comparison	1	High	0	Low	0	R/W	
(FPK1) input		D2	SCPK12	FPK12 input comparison					0	R/W	
comparison		D1	SCPK11	FPK11 input comparison					0	R/W	
register		D0	SCPK10	FPK10 input comparison					0	R/W	
Key input	00402CE	D7-5	-	reserved	Г		_	•	_	-	0 when being read.
interrupt	(B)	D4	SMPK04	FPK04 input mask	1	Interrupt	0	Interrupt	0	R/W	
(FPK0) input		D3	SMPK03	FPK03 input mask		enabled		disabled	0	R/W	
mask register		D2	SMPK02	FPK02 input mask					0	R/W	
		D1	SMPK01	FPK01 input mask					0	R/W	
		D0	SMPK00	FPK00 input mask					0	R/W	
Key input	00402CF	D7-4	-	reserved		-	-		-	-	0 when being read.
interrupt	(B)	D3	SMPK13	FPK13 input mask	1	Interrupt	0	Interrupt	0	R/W	
(FPK1) input		D2	SMPK12	FPK12 input mask		enabled		disabled	0	R/W	
mask register		D1	SMPK11	FPK11 input mask					0	R/W	
		D0	SMPK10	FPK10 input mask					0	R/W	
Port input	0040306	D7	SPTEX7	FPT7 interrupt input port selection expansion	1	P67	0	P27,etc.	0	R/W	
interrupt	(B)	D6	SPTEX6	FPT6 interrupt input port selection expansion	1	P66	0	P26,etc.	0	R/W	
selection		D5	SPTEX5	FPT5 interrupt input port selection expansion	1	P65	0	P25,etc.	0	R/W	
expansion		D4	SPTEX4	FPT4 interrupt input port selection expansion	1	P64	0	P24,etc.	0	R/W	
register		D3	SPTEX3	FPT3 interrupt input port selection expansion	1	P63	0	P23,etc.	0	R/W	
		D2	SPTEX2	FPT2 interrupt input port selection expansion	1	P62	0	P22,etc.	0	R/W	
		D1	SPTEX1	FPT1 interrupt input port selection expansion	1	P61	0	P21,etc.	0	R/W	
		D0	SPTEX0	FPT0 interrupt input port selection expansion	1	P60	0	P20,etc.	0	R/W	
Key input	0040309	D7-2	-	reserved					_	_	0 when being read.
interrupt selection	(B)	D1	SPPKEX1	FPK1 interrupt input port selection expansion	1	P7[7:4]	0	P2[7:4],etc.	0	R/W	
expansion register		D0	SPPKEX0	FPK0 interrupt input port selection expansion	1	P7[4:0]	0	P2[4:0],etc.	0	R/W	
Port input	0040310	D7	SPPT15	FPT15 input polarity selection	1	High level	0	Low level	1	R/W	
interrupt	(B)	D6	SPPT14	FPT14 input polarity selection		or		or	1	R/W	
input polarity		D5	SPPT13	FPT13 input polarity selection		Rising edge		Falling	1	R/W	
select register		D4	SPPT12	FPT12 input polarity selection				edge	1	R/W	
		D3	SPPT11	FPT11 input polarity selection					1	R/W	
		D2	SPPT10	FPT10 input polarity selection					1	R/W	
		D1	SPPT9	FPT9 input polarity selection					1	R/W	
		D0	SPPT8	FPT8 input polarity selection	L		L		1	R/W	
Port input	0040311	D7	SEPT15	FPT15 edge/level selection	1	Edge	0	Level	1	R/W	
interrupt	(B)	D6	SEPT14	FPT14 edge/level selection					1	R/W	
edge/level		D5	SEPT13	FPT13 edge/level selection					1	R/W	
select register		D4	SEPT12	FPT12 edge/level selection					1	R/W	
		D3	SEPT11	FPT11 edge/level selection					1	R/W	
		D2	SEPT10	FPT10 edge/level selection					1	R/W	
		D1	SEPT9	FPT9 edge/level selection					1	R/W	
		D0	SEPT8	FP8 edge/level selection		L			1	R/W	

SPTEX7-SPTEX0: FPT7 to FPT0 interrupt input port selection expansion

(D[7:0])/Port input interrupt selection expansion register (0x40306)

SPT71-SPT70: FPT7 interrupt input port selection (D[7:6]) / Port input interrupt select register 2 (0x402C7) SPT61-SPT60: FPT6 interrupt input port selection (D[5:4]) / Port input interrupt select register 2 (0x402C7) SPT51-SPT50: FPT5 interrupt input port selection (D[3:2]) / Port input interrupt select register 2 (0x402C7) SPT41-SPT40: FPT4 interrupt input port selection (D[1:0]) / Port input interrupt select register 2 (0x402C7) SPT31-SPT30: FPT3 interrupt input port selection (D[7:6]) / Port input interrupt select register 1 (0x402C6) SPT21-SPT20: FPT2 interrupt input port selection (D[5:4]) / Port input interrupt select register 1 (0x402C6) SPT11-SPT10: FPT1 interrupt input port selection (D[3:2]) / Port input interrupt select register 1 (0x402C6) SPT01-SPT00: FPT0 interrupt input port selection (D[1:0]) / Port input interrupt select register 1 (0x402C6)

Select an input pin for port interrupt generation.

Table 10.11 Selecting Pins for Port Input Interrupts

Table 10.11 Colocating I mo for 1 of input interrupte										
Interrupt		SPTEX=1								
system	11	11 10 01		00	ı					
FPT7	P27	P07	P33	K67	P67					
FPT6	P26	P06	P32	K66	P66					
FPT5	P25	P05	P31	K65	P65					
FPT4	P24	P04	K54	K64	P64					
FPT3	P23	P03	K53	K63	P63					
FPT2	P22	P02	K52	K62	P62					
FPT1	P21	P01	K51	K61	P61					
FPT0	P20	P00	K50	K60	P60					

At cold start, SPT is set to "00". At hot start, SPT retains its state from prior to the initial reset.

SPPT15–SPPT8: Input polarity selection (D[7:0]) / Port interrupt input polarity select register (0x40310) **SPPT7–SPPT0**: Input polarity selection (D[7:0]) / Port interrupt input polarity select register (0x402C8)

Selects input signal porarity for port interrupt generation.

Write "1": High level or Rising edge Write "0": Low level or Falling edge

Read: Valid

SPPTx is the input polarity select bit corresponding to the FPTx interrupt. When SPPTx is set to "1", the FPTx interrupt will be generated by a high level input or at the rising edge. When SPPTx is set to "0", the interrupt will be generated by a low level input or at the falling edge. An edge or a level interrupt is selected by the SEPTx bit. At cold start, SPPT is set to "0" (low level). At hot start, SPPT retains its state from prior to the initial reset.

SEPT15–SEPT8: Edge/level selection (D[7:0]) / Port interrupt edge/level select register (0x40311) **SEPT7–SEPT0**: Edge/level selection (D[7:0]) / Port interrupt edge/level select register (0x402C9)

Selects an edge trigger or a level trigger for port interrupt generation.

Write "1": Edge Write "0": Level Read: Valid

SEPTx is the edge/level select bit corresponding to the FPTx interrupt. When SEPTx is set to "1", the FPTx interrupt will be generated at the signal edge. Either falling edge or rising edge can be selected by the SPPTx bit. When SEPTx is set to "0", the interrupt will be generated by the level (high or low) specified with the SPPTx bit.

At cold start, SEPT is set to "0" (level). At hot start, SEPT retains its state from prior to the initial reset.

SPPKEX1-SPPKEX0: FPK1 to FPK0 interrupt input port selection (D[1:0]) / Key input interrupt select register

(0x40309)

SPPK11–SPPK10: FPK1 interrupt input port selection (D[3:2]) / Key input interrupt select register (0x402CA) **SPPK01–SPPK00**: FPK0 interrupt input port selection (D[1:0]) / Key input interrupt select register (0x402CA)

Select an input-pin group for key interrupt generation.

Table 10.12 Selecting Pins for Key Input Interrupts

Interrupt		SPPKEX=1			
system	11	10	01	00	ı
FPK1	P2[7:4]	P0[7:4]	K6[7:4]	K6[3:0]	P7[7:4]
FPK0	P2[4:0]	P0[4:0]	K6[4:0]	K5[4:0]	P7[4:0]

At cold start, SPPK is set to "00". At hot start, SPPK retains its state from prior to the initial reset.

SCPK13–SCPK10: FPK1 input comparison (D[3:0]) / FPK1 input comparison register (0x402CD) **SCPK04–SCPK00**: FPK0 input comparison (D[4:0]) / FPK0 input comparison register (0x402CC)

Sets the conditions for key-input interrupt generation (timing of interrupt generation).

Write "1": Generated at falling edge Write "0": Generated at rising edge

Read: Valid

SCPK0[4:0] is compared with the input state of five bits of the FPK0 input ports, and SCPK1[3:0] is compared with the input state of four bits of the FPK1 input ports, and when a change in states from a matched to an unmatched state occurs in either, an interrupt is generated (except for the inputs disabled from interrupt by the SMPK register). At cold start, SCPK is set to "0" (rising edge). At hot start, SCPK retains its state from prior to the initial reset.

SMPK13–SMPK10: FPK1 input mask (D[3:0]) / FPK1 input mask register (0x402CF) **SMPK04–SMPK00**: FPK0 input mask (D[4:0]) / FPK0 input mask register (0x402CE)

Sets conditions for key-input interrupt generation (interrupt enabled/disabled).

Write "1": Interrupt enabled Write "0": Interrupt disabled

Read: Valid

SMPK is an input mask register for each key-input interrupt system. Interrupts for bits set to "1" are enabled, and interrupts for bits set to "0" are disabled. A change in the state of an input pin that is disabled from interrupt does not affect interrupt generation.

At cold start, SMPK is set to "0" (interrupt disabled). At hot start, SMPK retains its state from prior to the initial reset.

PP0L2-PP0L0:	Port input 0 interrupt level (D[2:0]) / Port input 0/1 interrupt priority register (0x40260)
PP1L2-PP1L0:	Port input 1 interrupt level (D[6:4]) / Port input 0/1 interrupt priority register (0x40260)
PP2L2-PP2L0:	Port input 2 interrupt level (D[2:0]) / Port input 2/3 interrupt priority register (0x40261)
PP3L2-PP3L0:	Port input 3 interrupt level (D[6:4]) / Port input 2/3 interrupt priority register (0x40261)
PP4L2-PP4L0:	Port input 4 interrupt level (D[2:0]) / Port input 4/5 interrupt priority register (0x4026C)
PP5L2-PP5L0:	Port input 5 interrupt level (D[6:4]) / Port input 4/5 interrupt priority register (0x4026C)
PP6L2-PP6L0:	Port input 6 interrupt level (D[2:0]) / Port input 6/7 interrupt priority register (0x4026D)
PP7L2-PP7L0:	Port input 7 interrupt level (D[6:4]) / Port input 6/7 interrupt priority register (0x4026D)
PP8L2-PP8L0:	Port input 8 interrupt level (D[2:0]) / Port input 8/9 interrupt priority register (0x402A0)
PP9L2-PP9L0:	Port input 9 interrupt level (D[6:4]) / Port input 8/9 interrupt priority register (0x402A0)
PP10L2-PP10L0:	Port input 10 interrupt level (D[2:0]) / Port input 10/11 interrupt priority register (0x402A1)
PP11L2-PP11L0:	Port input 11 interrupt level (D[6:4]) / Port input 10/11 interrupt priority register (0x402A1)
PP12L2-PP12L0:	Port input 12 interrupt level (D[2:0]) / Port input 12/13 interrupt priority register (0x402A2)
PP13L2-PP13L0:	Port input 13 interrupt level (D[6:4]) / Port input 12/13 interrupt priority register (0x402A2)
PP14L2-PP14L0:	Port input 14 interrupt level (D[2:0]) / Port input 14/15 interrupt priority register (0x402A3)
PP15L2-PP15L0:	Port input 15 interrupt level (D[6:4]) / Port input 14/15 interrupt priority register (0x402A3)
PK0L2-PK0L0:	Key input 0 interrupt level (D[2:0]) / Key input interrupt priority register (0x40262)
PK1L2-PK1L0:	Key input 1 interrupt level (D[6:4]) / Key input interrupt priority register (0x40262)
a	

Sets the priority level of the input interrupt.

PPxL and PKxL are interrupt priority registers corresponding to each port-input interrupt and key-input interrupt, respectively.

The priority level can be set for each interrupt group in the range of 0 to 7.

At initial reset, these registers becomes indeterminate.

EP3-EP0: ort input 3-0 interrupt enable (D[3:0]) / Key input, port input 0-3 interrupt enable register (0x40270)

EP7-EP4: Port input 7-4 interrupt enable

(D[5:2]) / Port input 4-7, clock timer, A/D interrupt enable register (0x40277)

EP15-EP8: Port input 15–8 interrupt enable (D[7:0]) / Port input interrupt enable register (0x402A6)

EK1, EK0: Key input 1, 0 interrupt enable (D[5:4]) / Key input, port input 0-3 interrupt enable register (0x40270)

Enables or disables the generation of an interrupt to the CPU.

Write "1": Interrupt enabled Write "0": Interrupt disabled

Read: Valid

EP and EK are interrupt enable bits corresponding to the port-input interrupt and the key-input interrupt, respectively. Interrupts for input systems set to "1" are enabled, and interrupts for input systems set to "0" are disabled.

At initial reset, these bits are set to "0" (interrupt disabled).

FP3–FP0: Port input 3–0 interrupt factor flag (D[3:0]) / Key input, port input 0–3 interrupt factor flag register (0x40280)

FP7–FP4: Port input 7–4 interrupt factor flag (D[5:2]) / Port input 4–7, clock timer, A/D interrupt factor flag register (0x40287)

FP15-FP8: Port input 15-8 interrupt factor flag (D[7:0]) / Port input interrupt factor flag register (0x402A9)

FK1, FK0: Key input 1, 0 interrupt factor flag (D[5:4]) / Key input, port input 0–3 interrupt factor flag register (0x40280)

Indicates the status of an input interrupt factor generated.

When read

Read "1": Interrupt factor has occurred Read "0": No interrupt factor has occurred

III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS

When written using the reset-only method (default)

Write "1": Interrupt factor flag is reset

Write "0": Invalid

When written using the read/write method

Write "1": Interrupt flag is set Write "0": Interrupt flag is reset

FP and FK are an interrupt factor flags corresponding to the port-input interrupt and the key-input interrupt, respectively. The flag is set to "1" when interrupt generation conditions are met.

At this time, if the following conditions are met, an interrupt to the CPU is generated:

- 1. The corresponding interrupt enable register bit is set to "1".
- 2. No other interrupt request of a higher priority has been generated.
- 3. The IE bit of the PSR is set to "1" (interrupts enabled).
- 4. The value set in the corresponding interrupt priority register is higher than the interrupt level (IL) of the CPU. When using the interrupt factor of the port-input to request IDMA, note that even when the above conditions are met,

no interrupt request to the CPU is generated for the interrupt factor that has occurred. If interrupts are enabled at the setting of IDMA, an interrupt is generated under the above conditions after the data transfer by IDMA is completed.

The interrupt factor flag is set to "1" whenever interrupt generation conditions are met, regardless of how the interrupt enable and interrupt priority registers are set.

If the next interrupt is to be accepted after an interrupt has occurred, it is necessary that the interrupt factor flag be reset, and that the PSR be set again (by setting the IE bit to "1" after setting the IL to a value lower than the level indicated by the interrupt priority register, or by executing the reti instruction).

The interrupt factor flag can be reset only by writing to it in the software. Note that if the PSR is set again to accept interrupts generated (or if the reti instruction is executed) without resetting the interrupt factor flag, the same interrupt occurs again. Note also that the value to be written to reset the flag is "1" when the reset-only method (RSTONLY = "1") is used, and "0" when the read/write method (RSTONLY = "0") is used.

At initial reset, all the flags become indeterminate, so be sure to reset them in the software.

RP3-RP0: Port input 3-0 IDMA request (D[3:0]) / Port input 0-3, high-speed DMA, 16-bit timer 0 IDMA request

register (0x40290)

RP7-RP4: Port input 7-4 IDMA request (D[7:4]) / Serial I/F Ch.1, A/D, Port input 4-7 IDMA request register

(0x40293)

RP15-RP8: Port input 15-8 IDMA request (D[7:0]) / Port input IDMA request register (0x402AC)

Specifies whether to invoke IDMA when an interrupt factor occurs.

When using the set-only method (default)

Write "1": IDMA request Write "0": Not changed Read: Valid

When using the read/write method

Write "1": IDMA request Write "0": Interrupt request

Read: Valid

RP7 to RP0 are IDMA request bits corresponding to the port-input 7 to 0 interrupts, respectively. If the bit is set to "1", IDMA is invoked when an interrupt factor occurs, thereby performing a programmed data transfer. If the bit is set to "0", normal interrupt processing is performed, without invoking IDMA.

For details on IDMA, refer to "IDMA (Intelligent DMA)".

At initial reset, RP set to "0" (interrupt request).

DEP3-DEP0: Port input 3-0 IDMA enable (D[3:0]) / Port input 0-3, high-speed DMA, 16-bit timer 0 IDMA enable

register (0x40294)

DEP7-DEP4: Port input 7-4 IDMA enable (D[7:4]) / Serial I/F Ch.1, A/D, Port input 4-7 IDMA enable register

(0x40297)

DEP15-DEP8: Port input 15-8 IDMA enable (D[7:0]) / Port input IDMA enable register (0x402AE)

Enables IDMA transfer by means of an interrupt factor.

When using the set-only method (default)

Write "1": IDMA enabled Write "0": Not changed Read: Valid

When using the read/write method

Write "1": IDMA enabled Write "0": IDMA disabled

Read: Valid

If DEP is set to "1", the IDMA request by the interrupt factor is enabled. If the register bit is set to "0", the IDMA request is disabled.

After an initial reset, DEP is set to "0" (IDMA disabled).

Programming Notes

- (1) After an initial reset, the interrupt factor flags become indeterminate. To prevent generation of an unwanted interrupt or IDMA request, be sure to reset the flags in a program.
- (2) To prevent regeneration of interrupts due to the same factor following the occurrence of an interrupt, always be sure to reset the interrupt factor flag before resetting the PSR or executing the reti instruction.

THIS PAGE IS BLANK.

S1C33T01 FUNCTION PART IV ANALOG BLOCK

IV-1 INTRODUCTION

The analog block consists of an A/D converter with 8 input channels.




Figure 1.1 Analog Block

THIS PAGE IS BLANK.

IV-2 A/D CONVERTER

Features and Structure of A/D Converter

The Analog Block contains an A/D converter with the following features:

• Conversion method: Successive comparison

• Resolution: 10 bits

• Input channels: Maximum of 8

• Conversion time: Maximum of 10 µs (when a 2-MHz input clock is selected)

• Conversion range: Between Vss and AVDDE

• Two conversion modes can be selected:

Normal mode: Conversion is completed in one operation.

Continuous mode: Conversion is continuous and terminated through software control.

Continuous conversion of multiple channels can be performed in each mode.

• Four types of A/D-conversion start triggers can be selected:

Triggered by the external pin (#ADTRG)

Triggered by the compare match B of the 16-bit programmable timer 0

Triggered by the underflow of the 8-bit programmable timer 0

Triggered by the software

- A/D conversion results can be read out from a 10-bit data register.
- An interrupt is generated upon completion of A/D conversion.

Figure 2.1 shows the structure of the A/D converter.




Figure 2.1 Structure of A/D Converter

I/O Pins of A/D Converter

Table 2.1 shows the pins used by the A/D converter.

Table 2.1 I/O Pins of A/D Converter

Pin name	I/O	Function	Function select bit
K52/#ADTRG	_	Input port / AD trigger	CFK52(D2)/K5 function select register(0x402C0)
K60/AD0	-	Input port / AD converter input 0	CFK60(D0)/K6 function select register(0x402C3)
K61/AD1	1	Input port / AD converter input 1	CFK61(D1)/K6 function select register(0x402C3)
K62/AD2	1	Input port / AD converter input 2	CFK62(D2)/K6 function select register(0x402C3)
K63/AD3	1	Input port / AD converter input 3	CFK63(D3)/K6 function select register(0x402C3)
K64/AD4	1	Input port / AD converter input 4	CFK64(D4)/K6 function select register(0x402C3)
K65/AD5	1	Input port / AD converter input 5	CFK65(D5)/K6 function select register(0x402C3)
K66/AD6	1	Input port / AD converter input 6	CFK66(D6)/K6 function select register(0x402C3)
K67/AD7	I	Input port / AD converter input 7	CFK67(D7)/K6 function select register(0x402C3)
AVDDE	-	Power supply for analog system (+)	I

AVDDE (analog power-supply pin)

AVDDE is the power-supply pin for the analog circuit. The voltage level supplied to this pin must be AVDDE = VDDE.

Note: If the A/D converter is enabled, even when the A/D converter is not operated current will flow between AVDDE and Vss and result in power consumption. Therefore, applications should disable the A/D converter when it is not being used by setting ADE (D2) in the A/D enable register (0x40244) to "0" (the default value).

AD[7:0] (analog-signal input pins)

The analog input pins AD7 (Ch.7) through AD0 (Ch.0) are shared with input port pins K67 through K60. Therefore, when these pins are used for analog input, they must be set for use with the A/D converter in the software. This setting can be made individually for each pin. At cold start, all these pins are set for input ports. The analog input voltage AVIN can be input in the range of Vss \leq AVIN \leq AVDDE.

#ADTRG (external-trigger input pin)

This pin is used to input a trigger signal to start A/D conversion from an external source. Since this pin is shared with input port K52, it must be set for use with the A/D converter in the software before an external trigger can be applied to the pin. At cold start, this pin is set for an input port.

Method for setting A/D-converter input pins

At cold start, the #ADTRG and AD[7:0] pins all are set for input ports Kxx (function select bit CFKxx = "0"). When using these pins for the A/D converter, write "1" to the function select bit CFKxx.

At hot start, these pins retain their state from prior to the reset.

Setting A/D Converter

When the A/D converter is used, the following settings must be made before an A/D conversion can be performed:

- 1. Setting analog input pins
- 2. Setting the input clock
- 3. Selecting the analog-conversion start and end channels
- 4. Setting the A/D conversion mode
- 5. Selecting a trigger
- 6. Setting the sampling time
- 7. Setting interrupt/IDMA/HSDMA

The following describes how to set each item. For details on how to set the analog input pins, refer to the preceding section. For details on how to set interrupt/DMA, refer to "A/D Converter Interrupt and DMA".

Note: Before making these settings, make sure the A/D converter is disabled (ADE (D2) / A/D enable register (0x40244) = "0"). Changing the settings while the A/D converter is enabled could cause a malfunction.

Setting the input clock

As explained in "Prescaler", the A/D conversion clock can be selected from among the eight types shown in Table 2.2 below. Use PSAD[2:0] (D[2:0]) / A/D clock control register (0x4014F) for this selection.

Table 2.2 Input Clock Selection PSAD1 PSAD0 Division ratio PSAD2 1 1 fpscin/256 1 1 1 0 fpscin/128 1 0 1 fpscin/64 0 fpscin/32 1 0 0 1 1 fpscin/16 0 1 0 fpscin/8 0 0 1 fpscin/4 0 0 0 fpscin/2

fpscin: Prescaler input clock frequency

The selected clock is output from the prescaler to the A/D converter by writing "1" to PSONAD (D3) / A/D clock control register (0x4014F).

Notes: • The A/D converter operates only when the prescaler is operating.

- The recommended input clock frequency is a maximum of 2 MHz.
- Do not start an A/D conversion when the clock output from the prescaler to the A/D converter is turned off, and do not turn off the prescaler's clock output when an A/D conversion is underway. This could cause the A/D converter to operate erratically.

Selecting analog-conversion start and end channels

Select the channel in which the A/D conversion is to be performed from among the pins (channels) that have been set for analog input. To enable A/D conversions in multiple channels to be performed successively through one convert operation, specify the conversion start and conversion end channels.

Conversion start channel: CS[2:0] (D[2:0]) / A/D channel register (0x40243)

Conversion end channel: CE[2:0] (D[5:3]) / A/D channel register (0x40243)

Table 2.3 Relationship between CS/CE and Input Channel

CS2/CE2	CS1/CE1	CS0/CE0	Channel selected
1	1	1	AD7
1	1	0	AD6
1	0	1	AD5
1	0	0	AD4
0	1	1	AD3
0	1	0	AD2
0	0	1	AD1
0	0	0	AD0

Example: Operation of one A/D conversion

CS[2:0] = "0", CE[2:0] = "0": Converted only in AD0

CS[2:0] = "0", CE[2:0] = "3": Converted in the following order: $AD0 \rightarrow AD1 \rightarrow AD2 \rightarrow AD3$

CS[2:0] = "5", CE[2:0] = "1": Converted in the following order: $AD5 \rightarrow AD6 \rightarrow AD7 \rightarrow AD0 \rightarrow AD1$

Note: Only conversion-channel input pins that have been set for use with the A/D converter can be set using the CS and CE bits.

Setting the A/D conversion mode

The A/D converter can operate in one of the following two modes. This operation mode is selected using MS (D5) / A/D trigger register (0x40242).

1. Normal mode (MS = "0")

All inputs in the range of channels set using the CS and CE bits are A/D converted once and then stopped.

2. Continuous mode (MS = "1")

A/D conversions in the range of channels set using the CS and CE bits are executed successively until stopped by the software.

At initial reset, the normal mode is selected.

Selecting a trigger

Use TS[1:0] (D[4:3]) / A/D trigger register (0x40242) to select a trigger to start A/D conversion from among the four types shown in Table 2.4.

Table 2.4 Trigger Selection

TS1	TS0	Trigger		
1 1 External trigger (K52/#ADTRG)				
1	1 0 8-bit programmable timer 0			
0 1 16-bit programmable timer 0		16-bit programmable timer 0		
0	0	Software		

1. External trigger

The signal input to the #ADTRG pin is used as a trigger.

When this trigger is used, the K52 pin must be set for #ADTRG in advance by writing "1" to CFK52 (D2) / K5 function select register (0x402C0).

A/D conversion is started at a falling edge of the #ADTRG signal.

2. Programmable timer

The underflow signal of 8-bit programmable timer 0 or the comarison match B signal of the 16-bit programmable timer 0 is used as a trigger. Since the cycle can be programmed using each timer, this trigger is effective when cyclic A/D conversions are required.

For details on how to set a timer, refer to the explanation of each programmable timer in this manual.

3. Software trigger


Writing "1" to ADST (D1) / A/D enable register (0x40244) in the software serves as a trigger to start A/D conversion.

Setting the sampling time

The A/D converter contains ST[1:0] (D[1:0]) / A/D sampling register (0x40245) that allows the analog-signal input sampling time to be set in four steps (3, 5, 7, or 9 times the input clock period).

However, this register should be used as set by default (ST = "11"; x9 clock periods).

Control and Operation of A/D Conversion



(2) Continuous mode Figure 2.2 Operation of A/D Converter

Starting up the A/D converter circuit

After the settings specified in the preceding section have been made, write "1" to ADE (D2) / A/D enable register (0x40244) to enable the A/D converter. The A/D converter is thereby readied to accept a trigger to start A/D conversion. To set the A/D converter again, or if it is not be used, set ADE to "0".

Starting A/D conversion

When a trigger is input while ADE = "1", A/D conversion is started. If a software trigger has been selected, A/D conversion is started by writing "1" to ADST (D1) / A/D enable register (0x40244).

Only the trigger selected using TS[1:0] (D[4:3]) / A/D trigger register (0x40242) are valid; no other trigger is accepted.

When a trigger is input, the A/D converter samples and A/D-converts the analog input signal, beginning with the conversion start channel selected by CS[2:0].

Upon completion of the A/D conversion in that channel, the A/D converter stores the conversion result, in 10-bit data registers ADD[9:0] (ADD[9:8] = D[1:0]/0x40241, ADD[7:0] = D[7:0]/0x40240), and sets the conversion-complete flag ADF (D3) / A/D enable register (0x40244) and interrupt factor flag FADE (D0) / Port input 4–7, clock timer and A/D interrupt factor flag register (0x40287). If multiple channels are specified using CS[2:0] and CE[2:0], A/D conversions in the subsequent channels are performed in succession.

The ADST used for the software trigger is set to "1" during A/D conversion, even when it is started by some other trigger, so it can be used as an A/D-conversion status bit.

The channel in which conversion is underway can be identified by reading CH[2:0] (D[2:0]) / A/D trigger register (0x40242).

Reading out A/D conversion results

As explained earlier, the results of A/D conversion are stored in the ADD[9:0] register each time conversion in one channel is completed. Since an interrupt can be generated simultaneously, this interrupt is normally used to read out the converted data. In addition, be sure to reset the interrupt factor flag (by writing "0") to prepare the A/D converter for the next operation.

Since the interrupt factor of the A/D converter can also be used to invoke DMA, the conversion results can automatically be transferred to a specified memory location.

If multiple A/D conversion channels are specified, the conversion results in one channel must be read out prior to completion of conversion in the next channel. If the A/D conversion currently under way is completed before the previous conversion results are read out, the ADD[9:0] register is overwritten with the new conversion results.

If ADD[9:0] is updated when the conversion-complete flag ADF = "1" (before the converted data is read out), the overwrite-error flag OWE (D0) / A/D enable register (0x40244) is set to "1". The conversion-complete flag ADF is reset to "0" when the converted data is read out. If ADD[9:0] is updated when ADF = "0", OWE remains at "0", indicating that the operation has been completed normally. When reading out data, also read the OWE flag also to make sure the data is valid. Once OWE is set, it remains set until it is reset to "0" in the software. Note also that if OWE is set, ADF also is set. In this case, read out the converted data and reset ADF.

Terminating A/D conversion

For normal mode (MS = "1")

In the normal mode, A/D conversion is performed successively from the conversion start channel specified using CS[2:0] to the conversion end channel specified using CE[2:0], and is completed after these conversions are executed in one operation. ADST is reset to "0" upon completion of the conversion.

• For continuous mode (MS = "0")

In the continuous mode, A/D conversion from the conversion-start to the conversion-end channels is executed repeatedly, without being stopped in the hardware. To terminate conversion, therefore, ADST must be reset to "0" in the software. The A/D conversion being executed when ADST is reset to "0" is forcibly stopped. Therefore, the results of this conversion cannot be obtained.

· Forced termination

In either normal or continuous mode, A/D conversion is immediately terminated by writing "0" to ADST. The results of the conversion then under-way cannot be obtained.

In addition, ADST is reset to "0" by writing "0" to ADE, so the conversion under-way is terminated.

A/D Converter Interrupt and DMA

Upon completion of A/D conversion in each channel, the A/D converter generates an interrupt and invokes the DMA if necessary.

Control registers of the interrupt controller

The following shows the interrupt control registers available for the A/D converter:

Interrupt factor flag: FADE (D0) / Port input 4–7, clock timer, A/D interrupt factor flag register (0x40287)

Interrupt enable: EADE (D0) / Port input 4–7, clock timer, A/D interrupt enable register (0x40277)

Interrupt level: PAD[2:0] (D[6:4]) / Serial I/F Ch.1, A/D interrupt priority register (0x4026A)

The A/D converter sets the interrupt factor flag to "1" when A/D conversion in one channel is completed, and the conversion results are stored in the ADD register. At this time, if the interrupt enable register bit has been set to "1", an interrupt request is generated.

Interrupts can be disabled by leaving the interrupt enable register bit set to "0". The interrupt factor flag is set to "1" upon completion of A/D conversion in each channel, regardless of the setting of the interrupt enable register (even when it is set to "0").

The interrupt priority register sets the priority level (0 to 7) of an interrupt. An interrupt request to the CPU is accepted no other interrupt request of a higher priority has been generated.

In addition, it is only when the PSR's IE bit = "1" (interrupts enabled) and the set value of the IL is smaller than the A/D-converter interrupt level set by the interrupt priority register, that the A/D converter's interrupt request is actually accepted by the CPU.

For details on these interrupt control registers, as well as the device operation when an interrupt has occurred, refer to "ITC (Interrupt Controller)".

Intelligent DMA

The A/D converter can invoke the intelligent DMA (IDMA) through the use of its interrupt factor. This allows the conversion results to be transferred to a specified memory location with no need to execute an interrupt processing routine.

The IDMA channel number assigned to the A/D converter is 0x1B.

Before IDMA can be invoked, the IDMA request and IDMA enable bits must be set to "1". Transfer conditions on the IDMA side must also be set in advance.

IDMA request: RADE (D2)/ Serial I/F Ch.1, A/D, Port input 4–7 IDMA request register (0x40293) IDMA enable: DEADE (D2)/ Serial I/F Ch.1, A/D, Port input 4–7 IDMA enable register (0x40297)

If an interrupt factor occurs when the IDMA request and IDMA enable bits are set to "1", IDMA is invoked. No interrupt request is generated at that point. An interrupt request is generated upon completion of the DMA transfer. Otherwise, the bit can be set so as not to generate an interrupt, with only a DMA transfer performed. For details on DMA transfers and how to control interrupts upon completion of a DMA transfer, refer to "IDMA (Intelligent DMA)".

High-speed DMA

The A/D interrupt factor can also invoke high-speed DMA (HSDMA). The following shows the HSDMA channel number and trigger set-up bit:

Table 2.5 HSDMA Trigger Set-up Bits

HSDMA channel	Trigger set-up bits							
0	HSD0S[3:0] (D[3:0]) / HSDMA Ch.0/1 trigger set-up register (0x40298)							
1	HSD1S[3:0] (D[7:4]) / HSDMA Ch.0/1 trigger set-up register (0x40298)							
2	HSD2S[3:0] (D[3:0]) / HSDMA Ch.2/3 trigger set-up register (0x40299)							
3	HSD3S[3:0] (D[7:4]) / HSDMA Ch.2/3 trigger set-up register (0x40299)							

For HSDMA to be invoked, the trigger set-up bits should be set to "1100" in advance. Transfer conditions, etc. must also be set on the HSDMA side.

If the A/D interrupt factor is selected as the HSDMA trigger, the HSDMA channel is invoked through generation of the interrupt factor.

For details on HSDMA transfer, refer to "HSDMA (High-Speed DMA)".

IV ANALOG BLOCK: A/D CONVERTER

Trap vector

The A/D converter's interrupt trap-vector default address is set as follows: $0\mathrm{x}0\mathrm{C}00100$

The base address of the trap table can be changed using the TTBR register (0x48134 to 0x48137).

I/O Memory of A/D Converter

Table 2.6 shows the control bits of the A/D converter.

For details on the I/O memory of the prescaler used to set clocks, refer to "Prescaler". For details on the I/O memory of the programmable timers used for a trigger, refer to "8-Bit Programmable Timers" or "16-Bit Programmable Timers".

Table 2.6 Control Bits of A/D Converter

Register name	Address	Bit	Name	Function		Setting			R/W	Remarks
A/D conversion	0040240	D7	ADD7	A/D converted data			to 0x3FF	Init.	R	
result (low-	(B)	D6	ADD6	(low-order 8 bits)			order 8 bits)	0	'`	
order) register	(5)	D5	ADD5	ADD0 = LSB		(1044-0	nder o bita)	0		
order) register		D4	ADD4	ADD0 = LOB				0		
		D3	ADD3					0		
		D3	ADD3					0		
		D1	ADD1					0		
		D0	ADD0					0		
A/D conversion	0040241	D7-2	-				_	_	0 when being read.	
result (high-	(B)	D1	ADD9	A/D converted data		۸۷۸	to 0x3FF	0	R	o when being read.
order) register	(6)	D0	ADD3	(high-order 2 bits) ADD9 = MSB			order 2 bits)	0	1	
	0040040		ADDO	(High-order 2 bits) ADDS = WOD		(High-	bruer z bitaj	_		O when being read
A/D trigger	0040242	D7-6	-	A/D conversion made colortion	1 00	maining	- Normal		- DAM	0 when being read.
register	(B)	D5 D4	MS TS1	A/D conversion mode selection A/D conversion trigger selection		ontinuou		0	R/W R/W	
		D3	TS0	A/D conversion ingger selection	1	[1:0] 1	Trigger	0	FK/VV	
		53	130		1	0	#ADTRG pin 8-bit timer 0	U		
					0	1	16-bit timer 0			
					0	0	Software			
		D2	CH2	A/D conversion channel status	_	[2:0]	Channel	0	R	
		D1	CH1	A/D conversion charmer states		1 1	AD7	0	'`	
		D0	CH0		l I	1 0	AD6	0		
		50	0110			0 1	AD5	0		
						0 0	AD4			
					l I	1 1	AD3			
					l I	1 0	AD2			
					l I	0 1	AD1			
					l I	0 0	AD0			
A/D channel	0040243	D7-6	_	_			_			0 when being read.
register	(B)	D5	CE2	A/D converter	CEI	[2:0]	End channel	0	R/W	o when being read.
	(-)	D4	CE1	end channel selection	-	1 1	AD7	0		
		D3	CE0			1 0	AD6	0		
					1 (0 1	AD5			
					1 (0 0	AD4			
					0 /	1 1	AD3			
					0 /	1 0	AD2			
					0 (0 1	AD1			
					0 (0 0	AD0			
		D2	CS2	A/D converter	CS[[2:0]	Start channel	0	R/W	
		D1	CS1	start channel selection	1 1	1 1	AD7	0		
		D0	CS0			1 0	AD6	0		
					l I	0 1	AD5			
						0 0	AD4			
						1 1	AD3			
					l I	1 0	AD2			
						0 1	AD1			
					0 (0 0	AD0			
A/D enable	0040244	D7-4	-	_	<u> </u>		-	_	_	0 when being read.
register	(B)	D3	ADF	Conversion-complete flag		mplete	,	0	R	Reset when ADD is read.
		D2	ADE	A/D enable		abled	0 Disabled	0	R/W	
		D1	ADST	A/D conversion control/status	-	art/Run		0	R/W	
		D0	OWE	Overwrite error flag	1 Err	ror	0 Normal	0	R/W	, ,
A/D sampling	0040245	D7-2	-	_			_	_	_	0 when being read.
register	(B)	D1	ST1	Input signal sampling time setup		[1:0]	Sampring time	1	R/W	Use with 9 clocks.
		D0	ST0		1	1	9 clocks	1		
					1	0	7 clocks			
		1			0	1	5 clocks 3 clocks			
					0	0				

Table 2.6 Control Bits of A/D Converter (continue)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
Serial I/F Ch.1,	004026A	D7	-	reserved	Г	-			_	_	0 when being read.
A/D interrupt	(B)	D6	PAD2	A/D converter interrupt level		0 t	07		Х	R/W	Ŭ
priority register	` ′	D5	PAD1	•					Х		
		D4	PAD0						Х		
		D3	_	reserved		_		_	-	0 when being read.	
		D2	PSIO12	Serial interface Ch.1		0 to 7		Х	R/W	Ŭ	
		D1	PSIO11	interrupt level					Х		
		D0	PSIO10	·					Х		
Port input 4–7,	0040277	D7-6	_	reserved		-	_		_	_	0 when being read.
clock timer,	(B)	D5	EP7	Port input 7	1	Enabled	0	Disabled	0	R/W	, , , , , , , , , , , , , , , , , , ,
A/D interrupt	` ′	D4	EP6	Port input 6	1				0	R/W	
enable register		D3	EP5	Port input 5	1				0	R/W	
		D2	EP4	Port input 4	1				0	R/W	
		D1	ECTM	Clock timer	1				0	R/W	
		D0	EADE	A/D converter	1				0	R/W	
Port input 4–7,	0040287	D7-6	-	reserved	T		_		_	_	0 when being read.
clock timer, A/D	(B)	D5	FP7	Port input 7	1	Factor is	0	No factor is	Х	R/W	J 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
interrupt factor	` ′	D4	FP6	Port input 6	1	generated		generated	Х	R/W	
flag register		D3	FP5	Port input 5	1			ı o	Х	R/W	
		D2	FP4	Port input 4	1				Х	R/W	
		D1	FCTM	Clock timer	1				Х	R/W	
		D0	FADE	A/D converter	1				Х	R/W	
Serial I/F Ch.1,	0040293	D7	RP7	Port input 7	1	IDMA	n	Interrupt	0	R/W	
A/D,	(B)	D6	RP6	Port input 6	┨ .	request	ľ	request	0	R/W	
port input 4–7	(5)	D5	RP5	Port input 5	1	request		roquosi	0	R/W	
IDMA request		D4	RP4	Port input 4	1				0	R/W	
register		D3	_	reserved			_			-	0 when being read.
- Grand		D2	RADE	A/D converter	1	IDMA	0	Interrupt	0	R/W	gg
		D1	RSTX1	SIF Ch.1 transmit buffer empty	1	request	ľ	request	0	R/W	
		D0	RSRX1	SIF Ch.1 receive buffer full	1				0	R/W	
Serial I/F Ch.1,	0040297	D7	DEP7	Port input 7	1	IDMA	0	IDMA	0	R/W	
A/D,	(B)	D6	DEP6	Port input 6	1	enabled	ľ	disabled	0	R/W	
port input 4–7	(-/	D5	DEP5	Port input 5	1				0	R/W	
IDMA enable		D4	DEP4	Port input 4	1				0	R/W	
register		D3	-	reserved		-	_		_	_	0 when being read.
		D2	DEADE	A/D converter	1	IDMA	0	IDMA	0	R/W	Ü
		D1	DESTX1	SIF Ch.1 transmit buffer empty	1	enabled		disabled	0	R/W	
		D0	DESRX1	SIF Ch.1 receive buffer full	1				0	R/W	
K5 function	00402C0	D7-5	_	reserved			_	•	_	_	0 when being read.
select register	(B)	D4	CFK54	K54 function selection	1	#DMAREQ3	0	K54	0	R/W	Ü
	, ,	D3	CFK53	K53 function selection	1	#DMAREQ2	0	K53	0	R/W	
		D2	CFK52	K52 function selection	1	#ADTRG	0	K52	0	R/W	
		D1	CFK51	K51 function selection	1	#DMAREQ1	0	K51	0	R/W	
		D0	CFK50	K50 function selection	1	#DMAREQ0	0	K50	0	R/W	
K6 function	00402C3	D7	CFK67	K67 function selection	1	AD7	0	K67	0	R/W	
select register	(B)	D6	CFK66	K66 function selection	1	AD6	0	K66	0	R/W	
	` ′	D5	CFK65	K65 function selection	1	AD5	0	K65	0	R/W	
		D4	CFK64	K64 function selection	1	AD4	0	K64	0	R/W	
		D3	CFK63	K63 function selection	1	AD3	0	K63	0	R/W	
		D2	CFK62	K62 function selection	1	AD2	0	K62	0	R/W	
		D1	CFK61	K61 function selection	1	AD1	0	K61	0	R/W	
		D0	CFK60	K60 function selection	1	AD0	0	K60	0	R/W	
					· ·		ı-				

CFK52: K52 pin function selection (D2) / K5 function select register (0x402C0) **CFK67–CFK60**: K6[7:0] pin function selection (D[7:0]) / K6 function select register (0x402C3)

Selects the pins used by the A/D converter.

Write "1": A/D converter Write "0": Input port Read: Valid

When an external trigger is used, write "1" to CFK52 to set the K52 pin for external trigger input #ADTRG. Select the pin used for analog input from among K60 (AD0) through K67 (AD7) by writing "1" to CFK60 through CFK67. If the function select bit for a pin is set to "0", the pin is set for an input port.

At cold start, CFK is set to "0" (input port). At hot start, CFK retains its state from prior to the initial reset.

ADD9–ADD0: A/D converted data (D[1:0]) / A/D conversion result (high-order) register (0x40241) (D[7:0]) / A/D conversion result (low-order) register (0x40240)

Stores the results of A/D conversion.

The LSB is stored in ADD0, and the MSB is stored in ADD9. ADD0 and ADD1 are mapped to bits D0 and D1 at the address 0x40241, but bits D2 through D7 are always 0 when read.

This is a read-only register, so writing to this register is ignored.

At initial reset, the data in this register is cleared to "0".

MS: A/D conversion mode selection (D5) / A/D trigger register (0x40242)

Selects an A/D conversion mode.

Write "1": Continuous mode Write "0": Normal mode Read: Valid

The A/D converter is set for the continuous mode by writing "1" to MS. In this mode, A/D conversions in the range of the channels selected using CS and CE are executed continuously until stopped in the software.

When MS = "0", the A/D converter operates in the normal mode. In this mode, A/D conversion is completed after all inputs in the range of the channels selected by CS and CE are converted in one operation.

At initial reset, MS is set to "0" (normal mode).

TS1-TS0: Trigger selection (D[4:3]) / A/D trigger register (0X40242)

Selects a trigger to start A/D conversion.

Table 2.7 Trigger Selection

TS1	TS0	Trigger			
1	1	External trigger (K52/#ADTRG)			
1	0	8-bit programmable timer 0			
0	1	16-bit programmable timer 0			
0	0	Software			

When an external trigger is used, use the CFK52 bit to set the K52 pin for #ADTRG.

When a programmable timer is used, since its underflow signal (8-bit timer) or comarison match B signal (16-bit timer) serves as a trigger, set the cycle and other parameters for the programmable timer.

At initial reset, TS is set to "0" (software trigger).

CH2-CH0: Conversion channel status (D[2:0]) / A/D trigger register (0X40242)

Indicates the channel number (0 to 7) currently being A/D-converted.

When A/D conversion is performed in multiple channels, read this bit to identify the channel in which conversion is underway.

At initial reset, CH is set to "0" (AD0).

CE2-CE0: Conversion end-channel setup (D[5:3]) / A/D channel register (0x40243)

Sets the conversion end channel by selecting a channel number from 0 to 7.

Analog inputs can be A/D-converted successively from the channel set using CS to the channel set using this bit in one operation. If only one channel is to be A/D converted, set the same channel number in both the CS and CE bits. At initial reset, CE is set to "0" (AD0).

CS2-CS0: Conversion start-channel setup (D[2:0]) / A/D channel register (0x40243)

Sets the conversion start channel by selecting a channel number from 0 to 7.

Analog inputs can be A/D-converted successively from the channel set using this bit to the channel set using CE in one operation. If only one channel is to be A/D converted, set the same channel number in both the CS and CE bits. At initial reset, CS is set to "0" (AD0).

ADF: Conversion-complete flag (D3) / A/D enable register (0x40244)

Indicates that A/D conversion has been completed.

Read "1": Conversion completed

Read "0": Being converted or standing by

Write: Invalid

This flag is set to "1" when A/D conversion is completed, and the converted data is stored in the data register and is reset to "0" when the converted data is read out. When A/D conversion is performed in multiple channels, if the next A/D conversion is completed while ADF = "1" (before the converted data is read out), the data register is overwritten with the new conversion results, causing an overrun error to occur. Therefore, ADF must be reset by reading out the converted data before the next A/D conversion is completed.

ADE: A/D enable (D2) / A/D enable register (0x40244)

At initial reset, ADF is set to "0" (being converted or standing by).

Enables the A/D converter (readied for conversion).

Write "1": Enabled Write "0": Disabled Read: Valid

When ADE is set to "1", the A/D converter is enabled, meaning it is ready to start A/D conversion (i.e., ready to accept a trigger). When ADE = "0", the A/D converter is disabled, meaning it is unable to accept a trigger. Before setting the conversion mode, start/end channels, etc. for the A/D converter, be sure to reset ADE to "0". This helps to prevent the A/D converter from operating erratically.

At initial reset, ADE is set to "0" (disabled).

ADST: A/D conversion control/status (D1) / A/D enable register (0x40244)

Controls A/D conversion.

Write "1": Software trigger

Write "0": A/D conversion is stopped

Read: Valid

If A/D conversion is to be started by a software trigger, set ADST to "1". If any other trigger is used, ADST is automatically set to "1" by the hardware.

ADST remains set while A/D conversion is underway.

In normal mode, upon completion of A/D conversion in selected channels, ADST is reset to "0" and the A/D conversion circuit is turned off. To stop A/D conversion during operation in continuous mode, reset ADST by writing "0".

When ADE = "0" (A/D conversion disabled), ADST is fixed to "0", with no trigger accepted. In addition, ADST is reset to "0" when ADE is reset by writing "0" during A/D conversion.

At initial reset, ADST is set to "0" (A/D conversion stopped).

OWE: Overwrite-error flag (D0) / A/D enable register (0x40244)

Indicates that the converted data has been overwritten.

Read "1": Overwritten Read "0": Normal Write "1": Invalid Write "0": Flag is set

During A/D conversion in multiple channels, if the conversion results for the next channel are written to the converted-data register (overwritten) before the converted data is read out to reset the conversion-complete flag ADF that has been set through conversion of the preceding channel, OWE is set to "1". When ADF is reset, because this means that the converted data has been read out, OWE is not set.

Once OWE is set to "1", it remains set until it is reset by writing "0" in the software.

At initial reset, OWE is set to "0" (normal).

ST1-ST0: Sampling-time setup (D[1:0]) / A/D sampling register (0x40245)

Sets the analog input sampling time.

Table 2.8 Sampling Time

rabie zie Gampinig inne				
ST1	ST0	Sampling Time		
1	1	9-clock period		
1	0	7-clock period		
0	1	5-clock period		
0	0	3-clock period		

The A/D converter input clock is used for counting.

At initial reset, ST is set to "11" (9-clock period).

To maintain the conversion accuracy, use ST as set by default (9-clock period).

PAD2-PAD0: A/D converter interrupt level (D[6:4]) / Serial I/F Ch.1, A/D interrupt priority register (0x4026A)

Sets the priority level of the A/D-converter interrupt in the range of 0 to 7.

At initial reset, PAD becomes indeterminate.

EADE: A/D converter interrupt enable (D0) / Port input 4-7, clock timer, A/D interrupt enable register (0x40277)

Enables or disables an interrupt to the CPU generated by the A/D converter.

Write "1": Interrupt enabled Write "0": Interrupt disabled

Read: Valid

EADE is an interrupt enable bit to control the A/D converter interrupt.

When EADE is set to "1", the A/D converter interrupt is enabled. When EADE is set to "0", the A/D-converter interrupt is disabled.

At initial reset, EADE is set to "0" (interrupt disabled).

FADE: A/D converter interrupt factor flag (D0) / Port input 4–7, clock timer, A/D interrupt factor flag register (0x40287)

Indicates the status of an A/D-converter interrupt factor generated.

When read

Read "1": Interrupt factor has occurred Read "0": No interrupt factor has occurred

When written using the reset-only method (default)

Write "1": Interrupt factor flag is reset

Write "0": Invalid

When written using the read/write method

Write "1": Interrupt flag is set Write "0": Interrupt flag is reset

FADE is the interrupt factor flag of the A/D converter. It is set to "1" upon completion of A/D conversion in one channel (i.e., when the conversion results are written into the ADD register).

At this time, if the following conditions are met, an interrupt to the CPU is generated:

- 1. The corresponding interrupt enable register bit is set to "1".
- 2. No other interrupt request of a higher priority has been generated.
- 3. The IE bit of the PSR is set to "1" (interrupts enabled).
- 4. The value set in the corresponding interrupt priority register is higher than the interrupt level (IL) of the CPU. When using the interrupt factor of the A/D converter to request IDMA, note that even when the above conditions are met, no interrupt request to the CPU is generated for the interrupt factor that has occurred. If interrupts are enabled at the setting of IDMA, an interrupt is generated under the above conditions after the data transfer by IDMA is completed.

The interrupt factor flag is set to "1" whenever interrupt generation conditions are met, regardless of how the interrupt enable and interrupt priority registers are set.

IV ANALOG BLOCK: A/D CONVERTER

If the next interrupt is to be accepted after an interrupt has occurred, it is necessary that the interrupt factor flag be reset, and that the PSR be set again (by setting the IE bit to "1" after setting the IL to a value lower than the level indicated by the interrupt priority register, or by executing the reti instruction).

The interrupt factor flag can be reset only by writing to it in the software. Note that if the PSR is set again to accept interrupts generated (or if the reti instruction is executed) without resetting the interrupt factor flag, the same interrupt occurs again. Note also that the value to be written to reset the flag is "1" when the reset-only method (RSTONLY = "1") is used, and "0" when the read/write method (RSTONLY = "0") is used.

At initial reset, the content of FADE becomes indeterminate, so be sure to reset it in the software.

RADE: A/D converter IDMA request (D2) / Serial I/F Ch.1, A/D, port input 4-7 IDMA request register (0x40293)

Specifies whether to invoke IDMA when an interrupt factor occurs.

When using the set-only method (default)

Write "1": IDMA request Write "0": Not changed Read: Valid

When using the read/write method

Write "1": IDMA request Write "0": Interrupt request

Read: Valid

When RADE is set to "1", IDMA is invoked when an interrupt factor occurs, thereby performing a programmed data transfer. If RADE is set to "0", normal interrupt processing is performed, without invoking IDMA.

For details on IDMA, refer to "IDMA (Intelligent DMA)".

At initial reset, RADE is set to "0" (interrupt request).

DEADE: A/D converter IDMA enable (D2) / Serial I/F Ch.1, A/D, port input 4-7 IDMA enable register (0x40297)

Enables IDMA transfer by means of an interrupt factor.

When using the set-only method (default)

Write "1": IDMA enabled Write "0": Not changed Read: Valid

When using the read/write method

Write "1": IDMA enabled Write "0": IDMA disabled

Read: Valid

If DEADE is set to "1", the IDMA request by the interrupt factor is enabled. If this bit is set to "0", the IDMA request is disabled.

After an initial reset, DEADE is set to "0" (IDMA disabled).

Programming Notes

- (1) Before setting the conversion mode, start/end channels, etc. for the A/D converter, be sure to disable the A/D converter (ADE (D2) / A/D enable register (0x40244) = "0"). A change in settings while the A/D converter is enabled could cause it to operate erratically.
- (2) The A/D converter operates only when the prescaler is operating. When the A/D converter registers are set up, the prescaler must be operating. Therefore, start the prescaler first and make sure the A/D converter is supplied with its operating clock before setting up the A/D converter registers.
 - In consideration of the conversion accuracy, we recommend that the A/D converter operating clock be min. 32 kHz to max. 2 MHz.
- (3) Do not start an A/D conversion when the clock supplied from the prescaler to the A/D converter is turned off, and do not turn off the prescaler's clock output when an A/D conversion is underway, as doing so could cause the A/D converter to operate erratically.
- (4) After an initial reset, the interrupt factor flag (FADE) becomes indeterminate. To prevent generation of an unwanted interrupt or IDMA request, be sure to reset this flag and register in a program.
- (5) To prevent the regeneration of interrupts due to the same factor following the occurrence an interrupt, always be sure to reset the interrupt factor flag before setting the PSR again or executing the reti instruction.
- (6) If the A/D converter is enabled, current will flow between AVDDE and Vss even when the A/D converter is not operating and result in power consumption. Therefore, applications should disable the A/D converter when it is not being used by setting ADE (D2) in the A/D enable register (0x40244) to "0" (the default value).
- (7) Once A/D conversion ends, further A/D conversion will not be performed correctly if restarted within an interval shorter than one cycle of the A/D converter operating clock set by the prescaler.
- (8) When the 8-bit programmable timer 0 underflow signal or the 16-bit programmable timer 0 compare match B signal is used as a trigger factor, the division ratio of the prescaler used by the relevant timer must not be set to $\theta/1$.

THIS PAGE IS BLANK.

V DMA BLOCK

V-1 INTRODUCTION

The DMA block is configured with two types of DMA controllers: HSDMA (High-Speed DMA) that has on-chip registers for controlling DMA command information and IDMA (Intelligent DMA) that uses a memory area for storing DMA command information.




Figure 1.1 DMA Block

V DMA BLOCK: INTRODUCTION

THIS PAGE IS BLANK.

V-2 HSDMA (High-Speed DMA)

Functional Outline of HSDMA

The DMA Block contains four channels of HSDMA (High-Speed DMA) circuits that support dual-address transfer and single-address transfer methods.

Since the control registers required for the DMA function are built into the chip, DMA requests for data transfer can be responded to instantaneously.

Dual-address transfer

In this method, a source address and a destination address for DMA transfer can be specified and a DMA transfer is performed in two phases. The first phase reads data at the source address into the on-chip temporary register. The second phase writes the temporary register data to the destination address.

Unlike IDMA (Intelligent DMA), which has transfer information in memory, this DMA method does not support a DMA link function but allows high-speed data transfers because it is not necessary to read transfer information from a memory.




Figure 2.1 Dual-Address Transfer Method

Single-address transfer

In this method, data transfers that are normally accomplished by executing data read and write operations back-to-back are executed on the external bus collectively at one time, thus further speeding up the transfer operation. The #DMAACKx and #DMAENDx signals are used to control data transfer.

Unlike dual-address transfer, this method does not allow memory to memory data transfer but data transfers can be performed in minimum cycles.




Figure 2.2 Single-Address Transfet Method

Note: Channels 0 to 3 are configured in the same way and have the same functionality. Signal and control bit names are assigned channel numbers 0 to 3 to distinguish them from other channels. In this manual, however, channel numbers 0 to 3 are designated with an "x" except where they must be distinguished, as the explanation is the same for all channels.

I/O Pins of HSDMA

Table 2.1 lists the I/O pins used for HSDMA.

Table 2.1 I/O Pins of HSDMA

Pin name	I/O	Function	Function select bit
K50/#DMAREQ0	1	Input port / High-speed DMA request 0	CFK50(D0)/K5 function select register(0x402C0)
K51/#DMAREQ1	-	Input port / High-speed DMA request 1	CFK51(D1)/K5 function select register(0x402C0)
K53/#DMAREQ2	1	Input port / High-speed DMA request 2	CFK53(D3)/K5 function select register(0x402C0)
K54/#DMAREQ3	1	Input port / High-speed DMA request 3	CFK54(D4)/K5 function select register(0x402C0)
P04/SIN1/	I/O	I/O port / Serial IF Ch.1 data input /	CFEX4(D4)/Port function extension register(0x402DF)
#DMAACK2		#DMAACK2 output (Ex)	
P05/SOUT1/	I/O	I/O port / Serial IF Ch.1 data output /	CFEX5(D5)/Port function extension register(0x402DF)
#DMAEND2		#DMAEND2 output (Ex)	
P06/#SCLK1/	I/O	I/O port / Serial IF Ch.1 clock input/output /	CFEX6(D6)/Port function extension register(0x402DF)
#DMAACK3		#DMAACK3 output (Ex)	
P07/#SRDY1/	I/O	I/O port / Serial IF Ch.1 ready input/output /	CFEX7(D7)/Port function extension register(0x402DF)
#DMAEND3		#DMAEND3 output (Ex)	
P15/EXCL4/	I/O	I/O port / 16-bit timer 4 event counter input (I) /	CFP15(D5)/P1 function select register(0x402D4)
#DMAEND0		High-speed DMA Ch.0 end signal output (O)	
P16/EXCL5/	I/O	I/O port / 16-bit timer 5 event counter input (I) /	CFP16(D6)/P1 function select register(0x402D4)
#DMAEND1		High-speed DMA Ch.1 end signal output (O)	
P32/#DMAACK0	I/O	I/O port / #DMAACK0 output	CFP32(D2)/P3 function select register(0x402DC)
P33/#DMAACK1	I/O	I/O port / #DMAACK1 output	CFP33(D3)/P3 function select register(0x402DC)

(I): Input mode, (O): Output mode, (Ex): Extended function

#DMAREQx (DMA request input pin)

This pin is used to input a DMA request signal from an external peripheral circuit. One data transfer operation is performed by this trigger (either the rising edge or the falling edge of the signal can be selected). The #DMAREQ0 to #DMAREQ3 pins correspond to channel 0 to channel 3, respectively.

In addition to this external input, software trigger or an interrupt factor can be selected for the HSDMA trigger factor using the register in the interrupt controller.

#DMAACKx (DMA acknowledge signal output pin for single-address mode)

This signal is output to indicate that a DMA request has been acknowledged by the DMA controller. In single-address mode, the I/O device that is the source or destination of transfer outputs data to the external bus or takes in data from the external data synchronously with this signal.

The #DMAACK0 to #DMAACK3 pins correspond to channel 0 to channel 3, respectively.

This signal is not output in dual-address mode.

#DMAENDx (End-of-transfer signal output pin)

This signal is output to indicate that the number of data transfer operations that is set in the control register have been completed. The #DMAEND0 to #DMAEND3 pins correspond to channel 0 to channel 3, respectively.

Method for setting HSDMA I/O pins

As shown in Table 2.1, the pins used for HSDMA are shared with input ports and I/O ports. At cold start, all of these are set as input and I/O port pins (function select register = "0"). According to the signals to be used, set the corresponding pin function select bit by writing "1". At hot start, the register retains the previous status before a reset.

The #DMAEND3, #DMAACK3, #DMAEND2 and #DMAACK2 outputs are the extended functions of the P04 to P07 ports. When using these signals, the extended function bit (CFEX[7:4]) must be set to "1". In addition, setup of the #DMAEND0 pin or #DMAEND1 pin further requires setting the I/O port's I/O control bit IOC15 (D5) or IOC16 (D6) / P1 I/O control register (0x402D6) by writing "1" in order to direct the pin for output. If this pin is directed for input, it functions as a 16-bit programmable timer's event counter input and cannot be used to output the #DMAENDx signal. At cold start, this pin is set for input. At hot start, it retains the previous status.

Programming Control Information

The HSDMA operates according to the control information set in the registers.

Note that some control bits change their functions according to the address mode.

The following explains how to set the contents of control information. Before using HSDMA, make each the settings described below.

Setting the Registers in Dual-Address Mode

Make sure that the HSDMA channel is disabled (HSx_EN = "0") before setting the control information.

Address mode

The address mode select bit DUALMx should be set to "1" (dual-address mode). This bit is set to "0" (single-address mode) at initial reset.

```
DUALM0: Ch. 0 address mode selection (DF) / HSDMA Ch. 0 control register (0x48222)
```

DUALM1: Ch. 1 address mode selection (DF) / HSDMA Ch. 1 control register (0x48232)

DUALM2: Ch. 2 address mode selection (DF) / HSDMA Ch. 2 control register (0x48242)

DUALM3: Ch. 3 address mode selection (DF) / HSDMA Ch. 3 control register (0x48252)

Transfer mode

A transfer mode should be set using the DxMOD[1:0] bits.

```
D0MOD[1:0]: Ch. 0 transfer mode (D[F:E]) / HSDMA Ch. 0 high-order destination address set-up register (0x4822A)
```

D1MOD[1:0]: Ch. 1 transfer mode (D[F:E]) / HSDMA Ch. 1 high-order destination address set-up register (0x4823A)

D2MOD[1:0]: Ch. 2 transfer mode (D[F:E]) / HSDMA Ch. 2 high-order destination address set-up register (0x4824A)

D3MOD[1:0]: Ch. 3 transfer mode (D[F:E]) / HSDMA Ch. 3 high-order destination address set-up register (0x4825A)

The following three transfer modes are available:

Single transfer mode (DxMOD = "00", default)

In this mode, a transfer operation invoked by one trigger is completed after transferring one unit of data of the size set by DATSIZEx. If data transfer need to be performed a number of times as set by the transfer counter, an equal number of triggers are required.

Successive transfer mode (DxMOD = "01")

In this mode, data transfer operations are performed by one trigger a number of times as set by the transfer counter. The transfer counter is decremented to 0 each time data is transferred.

Block transfer mode (DxMOD = "10")

In this mode, a transfer operation invoked by one trigger is completed after transferring one block of data of the size set by BLKLENx. If a block transfer need to be performed a number of times as set by the transfer counter, an equal number of triggers are required.

Transfer data size

The DATSIZEx bit is used to set the unit size of data to be transferred.

A half-word size (16 bits) is assumed if this bit is "1" and a byte size (8 bits) is assumed if this bit is "0" (default).

```
DATSIZEO: Ch. 0 transfer data size (DE) / HSDMA Ch. 0 high-order source address set-up register (0x48226)
```

DATSIZE1: Ch. 1 transfer data size (DE) / HSDMA Ch. 1 high-order source address set-up register (0x48236)

DATSIZE2: Ch. 2 transfer data size (DE) / HSDMA Ch. 2 high-order source address set-up register (0x48246)

DATSIZE3: Ch. 3 transfer data size (DE) / HSDMA Ch. 3 high-order source address set-up register (0x48256)

Block length

When using block transfer mode (DxMOD = "10"), the data block length (in units of DATSIZEx) should be set using the BLKLENx[7:0] bits.

```
BLKLEN0[7:0]: Ch. 0 block length (D[7:0]) / HSDMA Ch. 0 transfer counter register (0x48220)
```

BLKLEN1[7:0]: Ch. 1 block length (D[7:0]) / HSDMA Ch. 1 transfer counter register (0x48230)

BLKLEN2[7:0]: Ch. 2 block length (D[7:0]) / HSDMA Ch. 2 transfer counter register (0x48240)

BLKLEN3[7:0]: Ch. 3 block length (D[7:0]) / HSDMA Ch. 3 transfer counter register (0x48250)

Note: The block size thus set is decremented according to the transfers performed. If the block size is set to 0, it is decremented to all Fs by the first transfer performed. This means that you have set the maximum value that is determined by the number of bits available.

In single transfer and successive transfer modes, these bits are used as the bits7-0 of the transfer counter.

Transfer counter

Block transfer mode

```
In block transfer mode, up to 16 bits of transfer count can be specified.
```

```
TC0\_L[7:0]: Ch.\ 0\ transfer\ counter\ [7:0]\ (D[F:8])\ /\ HSDMA\ Ch.\ 0\ transfer\ counter\ register\ (0x48220)
```

TC1_L[7:0]: Ch. 1 transfer counter [7:0] (D[F:8]) / HSDMA Ch. 1 transfer counter register (0x48230)

TC2 L[7:0]: Ch. 2 transfer counter [7:0] (D[F:8]) / HSDMA Ch. 2 transfer counter register (0x48240)

TC3_L[7:0]: Ch. 3 transfer counter [7:0] (D[F:8]) / HSDMA Ch. 3 transfer counter register (0x48250)

TC0_H[7:0]: Ch. 0 transfer counter [15:8] (D[7:0]) / HSDMA Ch. 0 control register (0x48222)

 $TC1_H[7:0]: Ch.\ 1\ transfer\ counter\ [15:8]\ (D[7:0])\ /\ HSDMA\ Ch.\ 1\ control\ register\ (0x48232)$

TC2_H[7:0]: Ch. 2 transfer counter [15:8] (D[7:0]) / HSDMA Ch. 2 control register (0x48242)

TC3_H[7:0]: Ch. 3 transfer counter [15:8] (D[7:0]) / HSDMA Ch. 3 control register (0x48252)

Single transfer and successive transfer modes

```
In single transfer and successive transfer modes, up to 24 bits of transfer count can be specified.
```

BLKLEN0[7:0]: Ch. 0 transfer counter [7:0] (D[7:0]) / HSDMA Ch.0 transfer counter register (0x48220).

BLKLEN1[7:0]: Ch. 1 transfer counter [7:0] (D[7:0]) / HSDMA Ch.1 transfer counter register (0x48230).

BLKLEN2[7:0]: Ch. 2 transfer counter [7:0] (D[7:0]) / HSDMA Ch.2 transfer counter register (0x48240).

BLKLEN3[7:0]: Ch. 3 transfer counter [7:0] (D[7:0]) / HSDMA Ch.3 transfer counter register (0x48250).

TC0_L[7:0]: Ch. 0 transfer counter [15:8] (D[F:8]) / HSDMA Ch. 0 transfer counter register (0x48220)

TC1_L[7:0]: Ch. 1 transfer counter [15:8] (D[F:8]) / HSDMA Ch. 1 transfer counter register (0x48230)

TC2_L[7:0]: Ch. 2 transfer counter [15:8] (D[F:8]) / HSDMA Ch. 2 transfer counter register (0x48240)

TC3_L[7:0]: Ch. 3 transfer counter [15:8] (D[F:8]) / HSDMA Ch. 3 transfer counter register (0x48250)

TC0_H[7:0]: Ch. 0 transfer counter [23:16] (D[7:0]) / HSDMA Ch. 0 control register (0x48222)

TC1_H[7:0]: Ch. 1 transfer counter [23:16] (D[7:0]) / HSDMA Ch. 1 control register (0x48232)

TC2_H[7:0]: Ch. 2 transfer counter [23:16] (D[7:0]) / HSDMA Ch. 2 control register (0x48242)

TC3_H[7:0]: Ch. 3 transfer counter [23:16] (D[7:0]) / HSDMA Ch. 3 control register (0x48252)

Note: The transfer count thus set is decremented according to the transfers performed. If the transfer count is set to 0, it is decremented to all Fs by the first transfer performed. This means that you have set the maximum value that is determined by the number of bits available.

Source and destination addresses

```
In dual-address mode, a source address and a destination address for DMA transfer can be specified.
```

SOADRL[15:0]: Ch. 0 source address [15:0] (D[F:0]) / Ch. 0 low-order source address set-up register (0x48224)

S1ADRL[15:0]: Ch. 1 source address [15:0] (D[F:0]) / Ch. 1 low-order source address set-up register (0x48234)

S2ADRL[15:0]: Ch. 2 source address [15:0] (D[F:0]) / Ch. 2 low-order source address set-up register (0x48244)

S3ADRL[15:0]: Ch. 3 source address [15:0] (D[F:0]) / Ch. 3 low-order source address set-up register (0x48254)

S0ADRH[11:0]: Ch. 0 source address [27:16] (D[B:0]) / Ch. 0 high-order source address set-up register (0x48226)

S1ADRH[11:0]: Ch. 1 source address [27:16] (D[B:0]) / Ch. 1 high-order source address set-up register (0x48236)

S2ADRH[11:0]: Ch. 2 source address [27:16] (D[B:0]) / Ch. 2 high-order source address set-up register (0x48246)

S3ADRH[11:0]: Ch. 3 source address [27:16] (D[B:0]) / Ch. 3 high-order source address set-up register (0x48256)

D0ADRL[15:0]: Ch. 0 destination address [15:0] (D[F:0]) / Ch. 0 low-order destination address set-up register (0x48228)

D1ADRL[15:0]: Ch. 1 destination address [15:0] (D[F:0]) / Ch. 1 low-order destination address set-up register (0x48238)

D2ADRL[15:0]: Ch. 2 destination address [15:0] (D[F:0]) / Ch. 2 low-order destination address set-up register (0x48248)

 $D3ADRL[15:0]: \ Ch.\ 3\ destination\ address\ [15:0]\ (D[F:0])\ /\ Ch.\ 3\ low-order\ destination\ address\ set-up\ register\ (0x48258)$

 $D0ADRH[11:0]: \ Ch.\ 0\ destination\ address\ [27:16]\ (D[B:0])\ /\ Ch.\ 0\ high-order\ destination\ address\ set-up\ register\ (0x4822A)$

D1ADRH[11:0]: Ch. 1 destination address [27:16] (D[B:0]) / Ch. 1 high-order destination address set-up register (0x4823A)

D2ADRH[11:0]: Ch. 2 destination address [27:16] (D[B:0]) / Ch. 2 high-order destination address set-up register (0x4824A) D3ADRH[11:0]: Ch. 3 destination address [27:16] (D[B:0]) / Ch. 3 high-order destination address set-up register (0x4825A)

Address increment/decrement control

The source and/or destination addresses can be incremented or decremented when one data transfer is completed. The SxIN[1:0] bits (for source address) and DxIN[1:0] bits (for destination address) are used to set this function.

SOIN[1:0]: Ch. 0 source address control (D[D:C]) / Ch. 0 high-order source address set-up register (0x48226)

S1IN[1:0]: Ch. 1 source address control (D[D:C]) / Ch. 1 high-order source address set-up register (0x48236)

S2IN[1:0]: Ch. 2 source address control (D[D:C]) / Ch. 2 high-order source address set-up register (0x48246)

S3IN[1:0]: Ch. 3 source address control (D[D:C]) / Ch. 3 high-order source address set-up register (0x48256)

D0IN[1:0]: Ch. 0 destination address control (D[D:C]) / Ch. 0 high-order destination address set-up register (0x4822A)

D1IN[1:0]: Ch. 1 destination address control (D[D:C]) / Ch. 1 high-order destination address set-up register (0x4823A)

D2IN[1:0]: Ch. 2 destination address control (D[D:C]) / Ch. 2 high-order destination address set-up register (0x4824A)

D3IN[1:0]: Ch. 3 destination address control (D[D:C]) / Ch. 3 high-order destination address set-up register (0x4825A)

SxIN/DxIN = "00": address fixed (default)

The address is not changed by a data transfer performed. Even when transferring multiple data, the transfer data is always read/write from/to the same address.

SxIN/DxIN = "01": address decremented without initialization

The address is decremented by an amount equal to the data size set by DATSIZEx when one data transfer is completed. The address that has been decremented during transfer does not return to the initial value.

SxIN/DxIN = "10": address incremented with initialization

If this function is selected in single and successive transfer modes, the address is incremented by an amount equal to the data size set by DATSIZEx when one data transfer is completed. The address that has been incremented during transfer does not return to the initial value.

In block transfer mode too, the address is incremented when one data unit is transferred. However, the address that has been incremented during a block transfer recycles returns to the initial value when the block transfer is completed.

SxIN/DxIN = "11": address incremented without initialization

The address is incremented by an amount equal to the data size set by DATSIZEx when one data transfer is completed. The address that has been incremented during transfer does not return to the initial value.

Setting the Registers in Single-Address Mode

Make sure that the HSDMA channel is disabled (HSx_EN = "0") before seffing the control information.

Address mode

The address mode select bit DUALMx should be set to "0" (single-address mode). This bit is set to "0" at initial reset.

Transfer mode

A transfer mode should be set using the DxMOD[1:0] bits.

- Single transfer mode (DxMOD = "00", default)
- Successive transfer mode (DxMOD = "01")
- Block transfer mode (DxMOD = "10")

Refer to the explanation in "Setting the Registers in Dual-Address Mode".

Direction of transfer

The direction of data transfer should be set using DxDIR.

D0DIR: Ch. 0 transfer direction control (DE) / HSDMA Ch. 0 control register (0x48222)

D1DIR: Ch. 1 transfer direction control (DE) / HSDMA Ch. 1 control register (0x48232)

D2DIR: Ch. 2 transfer direction control (DE) / HSDMA Ch. 2 control register (0x48242)

D3DIR: Ch. 3 transfer direction control (DE) / HSDMA Ch. 3 control register (0x48252)

Memory write operations (data transfer from I/O device to memory) are specified by writing "1" and memory read operations (data transfer from memory to I/O device) are specified by writing "0".

Transfer data size

The DATSIZEx bit is used to set the unit size of data to be transferred.

A half-word size (16 bits) is assumed if this bit is "1" and a byte size (8 bits) is assumed if this bit is "0" (default).

Block length

When using block transfer mode (DxMOD = "10"), the data block length (in units of DATSIZEx) should be set using the BLKLENx[7:0] bits.

In single transfer and successive transfer modes, BLKLENx[7:0] is used as the bits7–0 of the transfer counter.

Transfer counter

Block transfer mode

In block transfer mode, up to 16 bits of transfer count can be specified using TCx_L[7:0] and TCx_H[7:0].

Single transfer and successive transfer modes

In single transfer and successive transfer modes, up to 24 bits of transfer count can be specified using BLKLENx[7:0], TCx_L[7:0] and TCx_H[7:0].

Memory address

In single-address mode, SxADRL[15:0] and SxADRH[11:0] are used to specify a memory address.

SOADRL[15:0]: Ch. 0 memory address [15:0] (D[F:0]) / Ch. 0 low-order source address set-up register (0x48224)

 $S0ADRH[11:0]: \ Ch.\ 0\ memory\ address\ [27:16]\ (D[B:0])\ /\ Ch.\ 0\ high-order\ source\ address\ set-up\ register\ (0x48226)$

S1ADRL[15:0]: Ch. 1 memory address [15:0] (D[F:0]) / Ch. 1 low-order source address set-up register (0x48234)

S1ADRH[11:0]: Ch. 1 memory address [27:16] (D[B:0]) / Ch. 1 high-order source address set-up register (0x48236)

S2ADRL[15:0]: Ch. 2 memory address [15:0] (D[F:0]) / Ch. 2 low-order source address set-up register (0x48244)

 $S2ADRH[11:0]: \ Ch.\ 2\ memory\ address\ [27:16]\ (D[B:0])\ /\ Ch.\ 2\ high-order\ source\ address\ set-up\ register\ (0x48246)$

S3ADRL[15:0]: Ch. 3 memory address [15:0] (D[F:0]) / Ch. 3 low-order source address set-up register (0x48254)

 $S3ADRH[11:0]: \ Ch.\ 3\ memory\ address\ [27:16]\ (D[B:0])\ /\ Ch.\ 3\ high-order\ source\ address\ set-up\ register\ (0x48256)$

In single-address mode, data transfer is performed between the memory connected to the system interface and an external I/O device. The I/O device is accessed directly by the #DMAACKx signal, so it is unnecessary to specify an address. DxADRL[15:0] and DxADRH[11:0] are not used in single-address mode.

Address increment/decrement control

The memory addresses can be incremented or decremented when one data transfer is completed. SxIN[1:0] is used to set this function.

SOIN[1:0]: Ch. 0 memory address control (D[D:C]) / Ch. 0 high-order source address set-up register (0x48226)

S1IN[1:0]: Ch. 1 memory address control (D[D:C]) / Ch. 1 high-order source address set-up register (0x48236)

S2IN[1:0]: Ch. 2 memory address control (D[D:C]) / Ch. 2 high-order source address set-up register (0x48246)

S3IN[1:0]: Ch. 3 memory address control (D[D:C]) / Ch. 3 high-order source address set-up register (0x48256)

SxIN = "00": address fixed (default)

SxIN = "01": address decremented without initialization

SxIN = "10": address incremented with initialization

SxIN = "00": address incremented without initialization

Refer to the explanation in "Setting the Registers in Dual-Address Mode".

D0IN[1:0] is not used in single-address mode.

Enabling/Disabling DMA Transfer

The HSDMA transfer is enabled by writing "1" to the enable bit HSx_EN.

HS0_EN: Ch. 0 enable (D0) / Ch. 0 enable register (0x4822C)

HS1_EN: Ch. 1 enable (D0) / Ch. 1 enable register (0x4823C)

HS2_EN: Ch. 2 enable (D0) / Ch. 2 enable register (0x4824C)

HS3_EN: Ch. 3 enable (D0) / Ch. 3 enable register (0x4825C)

However, the control information must always be set correctly before enabling a DMA transfer.

Note that the control information cannot be set when $HSx_EN = "1"$.

When HSx_EN is set to "0", HSDMA requests are no longer accepted.

When a DMA transfer is completed (transfer counter = 0), HSx_EN is reset to "0" to disable the following trigger inputs.

Trigger Factor

A HSDMA tigger factor can be selected from among 13 types using the HSDMA trigger set-up register for each channel. This function is supported by the interrupt controller.

HSD0S[3:0]: Ch. 0 trigger set-up (D[3:0]) / HSDMA Ch. 0/1 trigger set-up register (0x40298)

HSD1S[3:0]: Ch. 1 trigger set-up (D[7:4]) / HSDMA Ch. 0/1 trigger set-up register (0x40298)

HSD2S[3:0]: Ch. 2 trigger set-up (D[3:0]) / HSDMA Ch. 2/3 trigger set-up register (0x40299)

HSD3S[3:0]: Ch. 3 trigger set-up (D[7:4]) / HSDMA Ch. 2/3 trigger set-up register (0x40299)

Table 2.2 shows the setting value and the corresponding trigger factor.

Table 2.2 HSDMA Trigger Factor

Value	Ch.0 trigger factor	Ch.1 trigger factor	Ch.2 trigger factor	Ch.3 trigger factor
0000	Software trigger	Software trigger	Software trigger	Software trigger
0001	K50 port input (falling edge)	K51 port input (falling edge)	K53 port input (falling edge)	K54 port input (falling edge)
0010	K50 port input (rising edge)	K51 port input (rising edge)	K53 port input (rising edge)	K54 port input (rising edge)
0011	Port 0 input	Port 1 input	Port 2 input	Port 3 input
0100	Port 4 input	Port 5 input	Port 6 input	Port 7 input
0101	8-bit timer 0 underflow	8-bit timer 1 underflow	8-bit timer 2 underflow	8-bit timer 3 underflow
0110	16-bit timer 0 compare B	16-bit timer 1 compare B	16-bit timer 2 compare B	16-bit timer 3 compare B
0111	16-bit timer 0 compare A	16-bit timer 1 compare A	16-bit timer 2 compare A	16-bit timer 3 compare A
1000	16-bit timer 4 compare B	16-bit timer 5 compare B	16-bit timer 4 compare B	16-bit timer 5 compare B
1001	16-bit timer 4 compare A	16-bit timer 5 compare A	16-bit timer 4 compare A	16-bit timer 5 compare A
1010	Serial I/F Ch.0 Rx buffer full	Serial I/F Ch.1 Rx buffer full	Serial I/F Ch.0 Rx buffer full	Serial I/F Ch.1 Rx buffer full
1011	Serial I/F Ch.0 Tx buffer empty	Serial I/F Ch.1 Tx buffer empty	Serial I/F Ch.0 Tx buffer empty	Serial I/F Ch.1 Tx buffer empty
1100	A/D conversion completion	A/D conversion completion	A/D conversion completion	A/D conversion completion
1101	Single-master I ² C-bus Ch.0	Single-master I ² C-bus Ch.1	Single-master I ² C-bus Ch.0	Single-master I ² C-bus Ch.1
	read DMA request	read DMA request	read DMA request	read DMA request
1110	Single-master I ² C-bus Ch.0	Single-master I ² C-bus Ch.1	Single-master I ² C-bus Ch.0	Single-master I ² C-bus Ch.1
	write DMA request	write DMA request	write DMA request	write DMA request

By selecting an interrupt factor with the HSDMA trigger set-up register, the HSDMA channel is invoked when the selected interrupt factor occurs. The interrupt control bits (interrupt factor flag, interrupt enable register, IDMA request register, interrupt priority register) do not affect this invocation. The interrupt factor that invokes HSDMA sets the interrupt factor flag, and HSDMA does not reset the flag. Consequently, when the DMA transfer is completed (even if the transfer counter is not 0), an interrupt request to the CPU will be generated if the interrupt has been enabled. To generate an interrupt only when the transfer counter reaches 0, disable the interrupt by the interrupt factor that invokes HSDMA and use the HSDMA transfer completion interrupt.

When software trigger is selected, the HSDMA channel can be invoked by writing "1" to the HSTx bit.

HST0: Ch. 0 software trigger (D0) / HSDMA software trigger register (0x4029F)

HST1: Ch. 1 software trigger (D1) / HSDMA software trigger register (0x4029F)

HST2: Ch. 2 software trigger (D2) / HSDMA software trigger register (0x4029F)

HST3: Ch. 3 software trigger (D3) / HSDMA software trigger register (0x4029F)

When the selected trigger factor occurs, the trigger flag is set to "1" to invoke the HSDMA channel.

The HSDMA starts a DMA transfer if it has been enabled and the trigger flag is cleared by the hardware at the same time. This makes it possible to queue the HSDMA triggers that have been generated.

The trigger flag can be read and cleared using the HSx_TF bit.

HS0_TF: Ch. 0 trigger flag status/clear (D0) / Ch. 0 trigger flag register (0x4822E)

HS1_TF: Ch. 1 trigger flag status/clear (D0) / Ch. 1 trigger flag register (0x4823E)

HS2_TF: Ch. 2 trigger flag status/clear (D0) / Ch. 2 trigger flag register (0x4824E)

HS3_TF: Ch. 3 trigger flag status/clear (D0) / Ch. 3 trigger flag register (0x4825E)

By writing "1" to this bit, the set trigger flag can be cleared if the DMA transfer has not been started.

When this bit is read, "1" indicates that the flag is set and "0" indicates that the flag is cleared.

Operation of HSDMA

An HSDMA channel starts data transfer by the selected trigger factor.

Make sure that transfer conditions and a trigger factor are set and the HSDMA channel is enabled before starting a DMA transfer.

Operation in Dual-Address Mode

In dual-address mode, both the source and destination addresses are accessed according to the bus condition set by the BCU

HSDMA has three transfer modes, in each of which data transfer operates differently. The following describes the operation of HSDMA in each transfer mode.

Single transfer mode

The channel for which DxMOD in control information is set to "00" operates in single transfer mode. In this mode, a transfer operation invoked by one trigger is completed after transferring one data unit of the size set by DATSIZEx. If a data transfer needs to be performed a number of times as set by the transfer counter, an equal number of triggers are required.

The operation of HSDMA in single transfer mode is shown by the flow chart in Figure 2.3.




Figure 2.3 Operation Flow in Single Transfer Mode

- (1) When a trigger is accepted, the trigger flag HSx_TF is cleared and then data of the size set in the control information is read from the source address.
- (2) The read data is written to the destination address.
- (3) The addresses are incremented or decremented according to the SxIN/DxIN settings.
- (4) The transfer counter is decremented.
- (5) The HSDMA enable bit HSx_EN is cleared and HSDMA interrupt factor flag in ITC is set when the transfer counter reaches 0.

Successive transfer mode

The channel for which DxMOD in control information is set to "01" operates in successive transfer mode. In this mode, a data transfer is performed by one trigger a number of times as set by the transfer counter. The transfer counter is decremented to "0" by one transfer executed.

The operation of HSDMA in successive transfer mode is shown by the flow chart in Figure 2.4.




Figure 2.4 Operation Flow in Successive Transfer Mode

- (1) When a trigger is accepted, the trigger flag HSx_TF is cleared and then data of the size set in the control information is read from the source address.
- (2) The read data is written to the destination address.
- (3) The addresses are incremented or decremented according to the SxIN/DxIN settings.
- (4) The transfer counter is decremented.
- (5) Steps (1) to (4) are repeated until the transfer counter reaches 0.
- (6) The HSDMA enable bit HSx_EN is cleared and HSDMA interrupt factor flag in ITC is set when the transfer counter reaches 0.

Block transfer mode

The channel for which DxMOD in control information is set to "10" operates in block transfer mode. In this mode, a transfer operation invoked by one trigger is completed after transferring one block of data of the size set by BLKLENx. If a block transfer needs to be performed a number of times as set by the transfer counter, an equal number of triggers are required.

The operation of HSDMA in block transfer mode is shown by the flow chart in Figure 2.5.




Figure 2.5 Operation Flow in Block Transfer Mode

- (1) When a trigger is accepted, the trigger flag HSx_TF is cleared and then data of the size set in the control information is read from the source address.
- (2) The read data is written to the destination address.
- (3) The address is incremented or decremented and BLKLENx is decremented.
- (4) Steps (1) to (3) are repeated until BLKLEN reaches 0.
- (5) If SxIN or DxIN is "10", the address is recycled to the initial value.
- (6) The transfer counter is decremented.
- (7) The HSDMA enable bit HSx_EN is cleared and HSDMA interrupt factor flag in ITC is set when the transfer counter reaches 0.

Operation in Single-Address Mode

The operation of each transfer mode is almost the same as that of dual-address mode (see the previous section). However, data read/write operation is performed simultaneously in single-address mode.

The following explains the data transfer operation different from dual-address mode.

#DMAACKx signal output and bus operation

When the HSDMA circuit accepts the DMA request, it outputs a low-level pulse from the #DMAACKx pin and starts bus operation for the memory at the same time.

The contents of this bus operation are as follows:

· Data transfer from I/O device to memory

The address that has been set in the memory address register is output to the address bus.

A write operation is performed under the interface conditions set on the area to which the memory at the destination of transfer belongs. The data bus is left floating.

The external I/O device outputs the transfer data onto the data bus using the #DMAACKx signal as the read signal. The memory takes in this data using the write signal.

· Data transfer from memory to an I/O device

The address that has been set in the memory address register is output to the address bus.

A read operation is performed under the interface conditions set on the area to which the memory at the source of transfer belongs.

The memory outputs the transfer data onto the data bus using the read signal.

The external I/O device takes in the data from the data bus using the #DMAACKx signal as the write signal.

If the transfer data size is 16 bits and the I/O device is an 8-bit device, two bus operations are performed. Otherwise, transfer is completed in one bus operation.

#DMAENDx signal output

When the transfer counter reaches 0, the end-of-transfer signal is output from the #DMAENDx pin indicating that a specified number of transfers has been completed. At the same time, the interrupt factor for the completion of HSDMA is generated.

Timing Chart

Dual-address mode

(1) SRAM

Example: When 2 (RD)/1 (WR) wait cycles are inserted




Figure 2.6 #DMAEND Signal Output Timing (SRAM)

(2) DRAM

Example: Page mode, RAS: 1 cycle; CAS: 2 cycles; Precharge: 1 cycle




Figure 2.7 #DMAEND Signal Output Timing (DRAM)

Single-address mode

(1) SRAM

Example: When 2 (RD)/1 (WR) wait cycles are inserted




Figure 2.8 #DMAACK/#DMAEND Signal Output Timing (SRAM)

(2) Burst ROM

Example: When 4-consecutive-burst and 2-wait cycles are set during the first access




Figure 2.9 #DMAACK/#DMAEND Signal Output Timing (Burst ROM)

(3) DRAM

Example: Page mode, RAS: 1 cycle; CAS: 2 cycles; Precharge: 1 cycle




Figure 2.10 #DMAACK/#DMAEND Signal Output Timing (DRAM)

Interrupt Function of HSDMA

The DMA controller can generate an interrupt when the transfer counter in each HSDMA channel reaches 0. Furthermore, channels 0 and 1 can invoke IDMA using their interrupt factor.

Control registers of the interrupt controller

Table 2.3 shows the control registers of the interrupt controller that are provided for each channel.

Table 2.3 Control Registers of Interrupt Controller

Channel	Interrupt factor flag	Interrupt enable register	Interrupt priority register
Ch. 0	FHDM0(D0/0x40281)	EHDM0(D0/0x40271)	PHSD0L[2:0](D[2:0]/0x40263)
Ch. 1	FHDM1(D1/0x40281)	EHDM1(D1/0x40271)	PHSD1L[2:0](D[6:4]/0x40263)
Ch. 2	FHDM2(D2/0x40281)	EHDM2(D2/0x40271)	PHSD2L[2:0](D[2:0]/0x40264)
Ch. 3	FHDM3(D3/0x40281)	EHDM3(D3/0x40271)	PHSD3L[2:0](D[6:4]/0x40264)

The HSDMA controller sets the HSDMA interrupt factor flag to "1" when the transfer counter reaches 0 after completing a series of HSDMA transfers. If the corresponding bit of the interrupt enable register is set to "1" at this time, an interrupt request is generated. Interrupts can be disabled by leaving the interrupt enable register bit set to "0". The HSDMA interrupt factor flag is always set to "1" when the data transfer in each channel is completed no matter what value the interrupt enable register bit is set to. (This is true even when it is set to "0".)

The interrupt priority register sets an interrupt priority level (0 to 7). An interrupt request to the CPU is accepted only when there is no other interrupt request of higher priority. Furthermore, it is only when the PSR's IE bit = "1" (interrupt enable) and the set value of IL is smaller than the HSDMA interrupt level which is set in the interrupt priority register that the CPU actually accepts a HSDMA interrupt. For details about the interrupt control register and for the device operation when an interrupt occurs, refer to "ITC (Interrupt Controller)".

Intelligent DMA

Intelligent DMA (IDMA) can be invoked by the end-of-transfer interrupt factor of channels 0 and 1 of HSDMA. The following shows the IDMA channels set in HSDMA:

IDMA channel

Channel 0 end-of-transfer interrupt: 0x05 Channel 1 end-of-transfer interrupt: 0x06

Before IDMA can be invoked, the corresponding bits of the IDMA request and IDMA enable registers must be set to "1". Settings of transfer conditions on the IDMA side are also required.

Table 2.4 Control Bits for IDMA Transfer

Channel	IDMA request bit	IDMA enable bit
Ch. 0	RHDM0(D4/0x40290)	DEHDM0(D4/0x40294)
Ch. 1	RHDM1(D5/0x40290)	DEHDM1(D5/0x40294)

If the IDMA request and enable bits are set to "1", IDMA is invoked through generation of an interrupt factor. No interrupt request is generated at that point. An interrupt request is generated after the DMA transfer is completed. The registers can also be set so as not to generate an interrupt, with only a DMA transfer performed. For details on IDMA transfers and interrupt control upon completion of IDMA transfer, refer to "IDMA (Intelligent DMA)".

Trap vector

The trap vector addresses for interrupt factors in each channel are set by default as follows:

Channel 0 end-of-transfer interrupt: 0x0C00058 Channel 1 end-of-transfer interrupt: 0x0C0005C Channel 2 end-of-transfer interrupt: 0x0C00060 Channel 3 end-of-transfer interrupt: 0x0C00064

Note that the trap table base address can be modified using the TTBR registers (0x48134 to 0x48137).

I/O Memory of HSDMA

Table 2.5 shows the control bits of HSDMA.

Table 2.5 Control Bits of HSDMA

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
High-speed	0040263	D7	-	reserved			_		_	_	0 when being read.
DMA Ch.0/1	(B)	D6	PHSD1L2	High-speed DMA Ch.1		0 t	o 7		Х	R/W	
interrupt		D5	PHSD1L1	interrupt level					Х		
priority register		D4	PHSD1L0								
		D3	-	reserved		-	_		-	-	0 when being read.
		D2	PHSD0L2	High-speed DMA Ch.0		0 t	o 7		Х	R/W	
		D1	PHSD0L1	interrupt level					Х		
		D0	PHSD0L0						Х		
High-speed	0040264	D7	-	reserved		-	-		_	_	0 when being read.
DMA Ch.2/3	(B)	D6	PHSD3L2	High-speed DMA Ch.3		0 t	o 7		Х	R/W	
interrupt		D5	PHSD3L1	interrupt level					Х		
priority register		D4	PHSD3L0						Х		
		D3	-	reserved		-	-		-	_	0 when being read.
		D2	PHSD2L2	High-speed DMA Ch.2		0 t	o 7		Х	R/W	
		D1	PHSD2L1	interrupt level					Х		
		D0	PHSD2L0						Χ		
DMA interrupt	0040271	D7-5	-	reserved		-	-		_	_	0 when being read.
enable register	(B)	D4	EIDMA	IDMA	1	Enabled	0	Disabled	0	R/W	
		D3	EHDM3	High-speed DMA Ch.3					0	R/W	
		D2	EHDM2	High-speed DMA Ch.2					0	R/W	
		D1	EHDM1	High-speed DMA Ch.1					0	R/W	
		D0	EHDM0	High-speed DMA Ch.0					0	R/W	
DMA interrupt	0040281	D7-5	-	reserved		-			-	_	0 when being read.
factor flag	(B)	D4	FIDMA	IDMA	1	Factor is	0	No factor is	Х	R/W	
register		D3	FHDM3	High-speed DMA Ch.3		generated		generated	Х	R/W	
		D2	FHDM2	High-speed DMA Ch.2					Х	R/W	
		D1	FHDM1	High-speed DMA Ch.1					Х	R/W	
		D0	FHDM0	High-speed DMA Ch.0					Х	R/W	
Port input 0-3,	0040290	D7	R16TC0	16-bit timer 0 comparison A	1	IDMA	0	Interrupt	0	R/W	
high-speed	(B)	D6	R16TU0	16-bit timer 0 comparison B		request		request	0	R/W	
DMA, 16-bit		D5	RHDM1	High-speed DMA Ch.1					0	R/W	
timer 0		D4	RHDM0	High-speed DMA Ch.0					0	R/W	
IDMA request		D3	RP3	Port input 3					0	R/W	
register		D2	RP2	Port input 2	_				0	R/W	
		D1	RP1	Port input 1					0	R/W	
		D0	RP0	Port input 0					0	R/W	
Port input 0-3,	0040294	D7	DE16TC0	16-bit timer 0 comparison A	1	IDMA	0	IDMA	0	R/W	
high-speed	(B)	D6	DE16TU0	16-bit timer 0 comparison B	_	enabled		disabled	0	R/W	
DMA, 16-bit		D5	DEHDM1	High-speed DMA Ch.1	_				0	R/W	
timer 0		D4	DEHDM0	High-speed DMA Ch.0	_				0	R/W	
IDMA enable		D3	DEP3	Port input 3	_				0	R/W	
register		D2	DEP2	Port input 2	_				0	R/W	
		D1	DEP1	Port input 1	4				0	R/W	
		D0	DEP0	Port input 0					0	R/W	

Table 2.5 Control Bits of HSDMA (continue)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks
High-speed	0040298	D7	HSD1S3	High-speed DMA Ch.1	0	Software trigger		0	R/W	
DMA Ch.0/1	(B)	D6	HSD1S2	trigger set-up	1	K51 input (falling	g edge)	0		
trigger set-up		D5	HSD1S1		2	K51 input (rising	gedge)	0		
register		D4	HSD1S0		3	Port 1 input		0		
					4	Port 5 input				
					5	8-bit timer Ch.1				
					7	16-bit timer Ch.1				
					8	16-bit timer Ch.1 16-bit timer Ch.5				
					9	16-bit timer Ch.5				
					A	SI/F Ch.1 Rx bu				
					В	SI/F Ch.1 Tx bu				
					С	A/D conversion	completion			
					D	Single-master I2C-bus Ch.	1 read DMA request			
					Е	Single-master I2C-bus Ch.				
		D3	HSD0S3	High-speed DMA Ch.0	0	Software trigger		0	R/W	
		D2	HSD0S2	trigger set-up	1	K50 input (falling		0		
		D1	HSD0S1		2	K50 input (rising	g eage)	0		
		D0	HSD0S0		3	Port 0 input Port 4 input		0		
					5	8-bit timer Ch.0	underflow			
					1	16-bit timer Ch.0				
					7	16-bit timer Ch.0				
					8	16-bit timer Ch.4	compare B			
					9	16-bit timer Ch.4	compare A			
					Α	SI/F Ch.0 Rx bu				
					1	SI/F Ch.0 Tx bu				
					С	A/D conversion				
					E	Single-master I2C-bus Ch. Single-master I2C-bus Ch.				
High speed	0040299	D7	HSD3S3	High-speed DMA Ch.3	0	-		0	R/W	
High-speed DMA Ch.2/3	(B)	D6	HSD3S2	trigger set-up	1	Software trigger K54 input (falling		0	IK/VV	
trigger set-up	(6)	D5	HSD3S1	lingger set-up	2	K54 input (rising		0		
register		D4	HSD3S0		3	Port 3 input	, cago,	0		
					4	Port 7 input				
					5	8-bit timer Ch.3	underflow			
					6	16-bit timer Ch.3	3 compare B			
					7					
					1	16-bit timer Ch.5				
					9	16-bit timer Ch.5				
					A	SI/F Ch.1 Rx bu SI/F Ch.1 Tx bu				
					C	A/D conversion				
					D	Single-master I2C-bus Ch.				
					Е	Single-master I2C-bus Ch.				
		D3	HSD2S3	High-speed DMA Ch.2	0	Software trigger		0	R/W	
		D2	HSD2S2	trigger set-up	1	K53 input (falling	g edge)	0		
		D1	HSD2S1		2	K53 input (rising	g edge)	0		
		D0	HSD2S0		3	Port 2 input		0		
						Port 6 input 8-bit timer Ch.2	undorflow			
					ı	16-bit timer Ch.2				
					1	16-bit timer Ch.2				
						16-bit timer Ch.4				
					9	16-bit timer Ch.4	compare A			
					1	SI/F Ch.0 Rx bu				
					1	SI/F Ch.0 Tx bu				
					С	A/D conversion				
					1	Single-master I2C-bus Ch.				
I li ale and	004000	D7 (<u> </u>		E	Single-master I2C-bus Ch.	write DMA request			0
High-speed DMA software	004029A	D7-4		reserved	1	Trigger 0	Invalid	0	– W	0 when being read.
trigger register	(B)	D3 D2	HST3 HST2	HSDMA Ch.3 software trigger HSDMA Ch.2 software trigger	┤	Trigger 0	IIIVallU	0	W	
yyor register		D1	HST1	HSDMA Ch.1 software trigger	1			0	W	
		D0	HST0	HSDMA Ch.0 software trigger	1			0	W	
			1	1	_					I .

Table 2.5 Control Bits of HSDMA (continue)

Register name	Address	Bit	Name	Function	Setting				Init.	R/W	Remarks
			Name		_			1	111111	10,00	<u> </u>
K5 function	00402C0	D7-5	- OFKE4	reserved K54 function selection	_	#DMADEO0	_	1/54	-	R/W	0 when being read.
select register	(B)	D4	CFK54		1		_	K54	0		4
		D3	CFK53	K53 function selection	1	#DMAREQ2	0		0	R/W	-
		D2	CFK52	K52 function selection	1	#ADTRG	0		0	R/W	-
		D1	CFK51	K51 function selection	1	#DMAREQ1	-	K51	0	R/W	4
		D0	CFK50	K50 function selection	1	#DMAREQ0	0	K50	0	R/W	<u> </u>
P1 function	00402D4	D7	-	reserved		-	_		-	_	0 when being read.
select register	(B)	D6	CFP16	P16 function selection	1	EXCL5	0	P16	0	R/W	
						#DMAEND1					
		D5	CFP15	P15 function selection	1	EXCL4	0	P15	0	R/W	
					_	#DMAEND0	_				
		D4	CFP14	P14 function selection	1	FOSC1	0	P14	0	R/W	Extended functions
		Do.	05540	Dio.	_	EVOLO	_	D40		D 0 4 /	(0x402DF)
		D3	CFP13	P13 function selection	1	EXCL3	0	P13	0	R/W	
		- DO	OFD40	D40 for ation colored	_	T8UF3	_	D40		DAM	
		D2	CFP12	P12 function selection	1	EXCL2	U	P12	0	R/W	
			OFD44	D44 for etion coloration	_	T8UF2	_	D44	_	DAM	
		D1	CFP11	P11 function selection	1	EXCL1	U	P11	0	R/W	
		DO	CFP10	P10 function coloction	1	T8UF1	0	P10	0	R/W	
		D0	OFF IU	P10 function selection	1	EXCL0	١	F 10	0	FX/VV	
D4 1/0	004655					T8UF0					
P1 I/O control	00402D6	D7	-	reserved		-	-		-	-	0 when being read.
register	(B)	D6	IOC16	P16 I/O control	1	Output	0	Input	0	R/W	
		D5	IOC15	P15 I/O control					0	R/W	
		D4	IOC14	P14 I/O control					0	R/W	
		D3	IOC13	P13 I/O control					0	R/W	
		D2	IOC12	P12 I/O control					0	R/W	
		D1	IOC11	P11 I/O control					0	R/W	
		D0	IOC10	P10 I/O control					0	R/W	
P3 function	00402DC	D7-6	-	reserved		-			-	_	0 when being read.
select register	(B)	D5	CFP35	P35 function selection	1	#BUSACK	0	P35	0	R/W	
		D4	CFP34	P34 function selection	1	#BUSREQ	0	P34	0	R/W	
						#CE6					
		D3	CFP33	P33 function selection	1	#DMAACK1	0	P33	0	R/W	
		D2	CFP32	P32 function selection	1	#DMAACK0	0	P32	0	R/W	
		D1	CFP31	P31 function selection	1	#BUSGET	0	P31	0	R/W	Ext. func.(0x402DF)
		D0	CFP30	P30 function selection	1	#WAIT	0	P30	0	R/W	
						#CE4/#CE5					
Port function	00402DF	D7	CFEX7	P07 port extended function	1	#DMAEND3	0	P07, etc.	0	R/W	
extension	(B)	D6	CFEX6	P06 port extended function	1	#DMAACK3	0	P06, etc.	0	R/W	
register		D5	CFEX5	P05 port extended function	1	#DMAEND2	0	P05, etc.	0	R/W	
		D4	CFEX4	P04 port extended function	1	#DMAACK2	0	P04, etc.	0	R/W	
		D3	CFEX3	P31 port extended function	1	#GARD	0	P31, etc.	0	R/W	
		D2	CFEX2	P21 port extended function	1	#GAAS	0	P21, etc.	0	R/W	
		D1	CFEX1	P10, P11, P13 port extended	1	DST0	0	P10, etc.	1	R/W	
				function		DST1		P11, etc.			
						DPC0		P13, etc.			
		D0	CFEX0	P12, P14 port extended function	1	DST2		P12, etc.	1	R/W	
						DCLK		P14, etc.			
High-speed	0048220	DF	TC0_L7	Ch.0 transfer counter[7:0]					Х	R/W	
DMA Ch.0	(HW)	DE	TC0_L6	(block transfer mode)					Х		
transfer		DD	TC0_L5						Х		
counter		DC	TC0_L4	Ch.0 transfer counter[15:8]					Х		
register		DB	TC0_L3	(single/successive transfer mode)					Х		
		DA	TC0_L2						Х		
		D9	TC0_L1						Х		
		D8	TC0_L0						Х		
		D7	BLKLEN07	Ch.0 block length					Х	R/W	
		D6	BLKLEN06	(block transfer mode)					Х		
		D5	BLKLEN05						Х		
		D4	BLKLEN04	Ch.0 transfer counter[7:0]					Х		
		D3	BLKLEN03	(single/successive transfer mode)					Х		
		D2	BLKLEN02	,					Х		
		D1	BLKLEN01						Х		
I	1	D0	BLKLEN00						Х		

Table 2.5 Control Bits of HSDMA (continue)

Register name	Address	Bit	Name	Function		Setting	Init.	R/W	Remarks
High-speed	0048222	DF	DUALM0	Ch.0 address mode selection	1 Dual a	ddr 0 Single addr	0	R/W	
DMA Ch.0	(HW)	DE	D0DIR	D) Invalid	<u> </u>	-	_	-	
control register	, ,			S) Ch.0 transfer direction control	1 Memor	ry WR 0 Memory RD	0	R/W	
		DD-8	_	reserved	·	_	_	_	Undefined in read.
Note:		D7	TC0_H7	Ch.0 transfer counter[15:8]			Х	R/W	
D) Dual address mode		D6	TC0_H6	(block transfer mode)			Х		
S) Single		D5	TC0_H5				Х		
address		D4	TC0_H4	Ch.0 transfer counter[23:16]			Х		
mode		D3	TC0_H3	(single/successive transfer mode)			Х		
		D2	TC0_H2				Х		
		D1	TC0_H1				Х		
		D0	TC0_H0				Х		
High-speed	0048224	DF		D) Ch.0 source address[15:0]			Х	R/W	
DMA Ch.0	(HW)	DE		S) Ch.0 memory address[15:0]			Х		
low-order		DD	S0ADRL13				Х		
source address		DC	S0ADRL12				Х		
set-up register		DB	S0ADRL11				Х		
Noto:		DA	S0ADRL10				X		
Note: D) Dual address		D9	SOADRL9				X		
mode		A8	SOADRL8				X		
S) Single		D7 D6	S0ADRL7 S0ADRL6				X		
address							X		
mode		D5 D4	S0ADRL5 S0ADRL4				X		
		D3	S0ADRL4				X		
		D2	S0ADRL2				X		
		D1	S0ADRL1				X		
		D0	S0ADRL0				X		
High-speed	0048226	DF	-	reserved		_	_	-	Undefined in read.
DMA Ch.0	(HW)	DE	DATSIZE0	Ch.0 transfer data size	1 Half w	ord 0 Byte	0	R/W	
high-order		DD	S0IN1	D) Ch.0 source address control	S0IN[1:0)] Inc/dec	0	R/W	
source address		DC	S0IN0	S) Ch.0 memory address control	1 1	I Inc.(no init)	0		
set-up register					1 0	Inc.(init)			
					0 1	Dec.(no init)			
Note:					0 0) Fixed			
D) Dual address mode		DB		D) Ch.0 source address[27:16]			X	R/W	
S) Single		DA		S) Ch.0 memory address[27:16]			Х		
address		D9	S0ADRH9				Х		
mode		A8	S0ADRH8				X		
		D7	S0ADRH7				X		
		D6	S0ADRH6				X		
		D5 D4	S0ADRH5 S0ADRH4				X		
			S0ADRH3				X		
		D3 D2	SOADRH2				X		
		D2	S0ADRH1				X		
		D0	S0ADRH0				X		
High-speed	0048228	DF		D) Ch.0 destination address[15:0]			Х	R/W	
DMA Ch.0	(HW)	DE	DOADRL13				X	10,00	
low-order	,	DD	D0ADRL13				X		
destination		DC	D0ADRL12				X		
address set-up		DB	D0ADRL11				X		
register		DA	D0ADRL10				X		
_		D9	D0ADRL9				Х		
Note:		A8	D0ADRL8				Х		
D) Dual address		D7	D0ADRL7				Х		
mode S) Single		D6	D0ADRL6				Х		
address		D5	D0ADRL5				Х		
mode		D4	D0ADRL4				Х		
		D3	D0ADRL3				Х		
		D2	D0ADRL2				Х		
		D1	D0ADRL1				Х		
		D0	D0ADRL0				Х		

Table 2.5 Control Bits of HSDMA (continue)

Register name	Address	Bit	Name	Function		s	etting	Init.	R/W	Remarks
High-speed	004822A	DF	D0MOD1	Ch.0 transfer mode	DOMO	OD[1:0]	Mode	0	R/W	
DMA Ch.0	(HW)	DE	D0MOD0		1	1	Invalid	0		
high-order	()				1	0	Block	•		
destination					0	1	Successive			
address set-up					0	0	Single			
register		DD	D0IN1	D) Ch.0 destination address	_	N[1:0]	Inc/dec	0	R/W	
. og.o.o.		DC	D0IN0	control	1	1	Inc.(no init)	0		
Note:				S) Invalid	1	0	Inc.(init)	ľ		
D) Dual address				<i>5)</i> a.a	0	1	Dec.(no init)			
mode					0	0	Fixed			
S) Single		DB	D0ADRH11	D) Ch.0 destination	Ť		1 1/100	Х	R/W	
address mode		DA	D0ADRH10	address[27:16]				X		
mode		D9	D0ADRH9	S) Invalid				X		
		A8	D0ADRH8	<i>5)</i> a.a				X		
		D7	D0ADRH7					X		
		D6	DOADRH6					X		
		D5	D0ADRH5					X		
		D4	D0ADRH4					X		
		D3	DOADRH3					x		
		D3	DOADRH2					x		
		D2 D1	DOADRH1					X		
		D0	D0ADRH0					x		
High and d	0040000		DUADKIIU							Lindsfined in seed
High-speed DMA Ch.0	004822C	DF-1	-	reserved			_	-	_	Undefined in read.
enable register	(HW)	D0	HS0_EN	Ch.0 enable	1 Er	nable	0 Disable	0	R/W	
					1	lable	0 Disable	_	_	
High-speed	004822E	DF-1	-	reserved			_	-	-	Undefined in read.
DMA Ch.0	(HW)	- Do	1100 TE		4 10		Tolu :	_	D 0 4 /	
trigger flag register		D0	HS0_TF	Ch.0 trigger flag clear (writing) Ch.0 trigger flag status (reading)	1 CI	ear	0 No operation 0 Cleared	0	R/W	
	0040000	DF	TC1 L7		1 30	- I	O Cleared		DAA	
High-speed DMA Ch.1	0048230	DF	_	Ch.1 transfer counter[7:0]				X	R/W	
	(HW)	DE	TC1_L6	(block transfer mode)				X		
transfer		DD DC	TC1_L5	Ch 1 transfer as inter[15:0]				X		
counter			TC1_L4	Ch.1 transfer counter[15:8]						
register		DB	TC1_L3	(single/successive transfer mode)				X		
		DA D9	TC1_L2					X		
		D9	TC1_L1					X		
		D7	TC1_L0 BLKLEN17	Ch.1 block length				X	R/W	
		D6	BLKLEN16	(block transfer mode)				x	17/44	
		D5	BLKLEN15	(block transfer friode)				x		
		D3	BLKLEN13	Ch.1 transfer counter[7:0]				x		
		D3	BLKLEN13	(single/successive transfer mode)				X		
		D3	BLKLEN13	(animorauccessive transfer infode)				X		
		D2	BLKLEN12					X		
		D0	BLKLEN10					x		
High-speed	0048232	DF	DUALM1	Ch.1 address mode selection	1 D	ual addr	0 Single addr	0	R/W	
DMA Ch.1	(HW)	DE	D1DIR	D) Invalid	1.15	aai uuul	-	-	-	
control register	(,			S) Ch.1 transfer direction control	1 M	emory W	/R 0 Memory RD	0	R/W	
		DD-8	_	reserved		, **	-	<u> </u>	T -	Undefined in read.
Note:		D7	TC1_H7	Ch.1 transfer counter[15:8]				Х	R/W	
D) Dual address		D6	TC1_H6	(block transfer mode)				Х		
mode		D5	TC1_H5	,				Х		
S) Single address		D4	TC1_H4	Ch.1 transfer counter[23:16]				Х		
mode		D3	TC1_H3	(single/successive transfer mode)				Х		
		D2	TC1_H2	,				Х		
		D1	TC1_H1					Х		
		D0	TC1_H0					X		

Table 2.5 Control Bits of HSDMA (continue)

Register name	Address	Bit	Name	Function	IVII	S	etting	Init.	R/W	Remarks
High-speed	0048234	DF	S1ADRL15	D) Ch.1 source address[15:0]				Х	R/W	
DMA Ch.1	(HW)	DE.	S1ADRL14					X		
low-order	,	DD	S1ADRL13					X		
source address		DC	S1ADRL12					X		
set-up register		DB	S1ADRL11					X		
up 12g.222		DA	S1ADRL10					Х		
Note:		D9	S1ADRL9					Х		
D) Dual address		A8	S1ADRL8					Х		
mode		D7	S1ADRL7					Х		
S) Single address		D6	S1ADRL6					Х		
mode		D5	S1ADRL5					Х		
		D4	S1ADRL4					Х		
		D3	S1ADRL3					Х		
		D2	S1ADRL2					Х		
		D1	S1ADRL1					Х		
		D0	S1ADRL0					Х		
High-speed	0048236	DF	-	reserved			_	_	_	Undefined in read.
DMA Ch.1	(HW)	DE	DATSIZE1	Ch.1 transfer data size	1 Ha	lf word	0 Byte	0	R/W	
high-order	' '	DD	S1IN1	D) Ch.1 source address control		V[1:0]	Inc/dec	0	R/W	
source address		DC	S1IN0	S) Ch.1 memory address control	1	1	Inc.(no init)	0		
set-up register				_	1	0	Inc.(init)			
					0	1	Dec.(no init)			
Note:					0	0	Fixed			
D) Dual address		DB	S1ADRH11	D) Ch.1 source address[27:16]				Х	R/W	
mode S) Single		DA	S1ADRH10	S) Ch.1 memory address[27:16]				Х		
address		D9	S1ADRH9					Х		
mode		A8	S1ADRH8					Х		
		D7	S1ADRH7					Х		
		D6	S1ADRH6					Х		
		D5	S1ADRH5					Х		
		D4	S1ADRH4					Х		
		D3	S1ADRH3					Х		
		D2	S1ADRH2					Х		
		D1	S1ADRH1					Х		
		D0	S1ADRH0					Х		
High-speed	0048238	DF	D1ADRL15	1 '				Х	R/W	
DMA Ch.1	(HW)	DE	D1ADRL14	S) Invalid				Х		
low-order		DD	D1ADRL13					Х		
destination		DC	D1ADRL12					Х		
address set-up		DB	D1ADRL11					Х		
register		DA	D1ADRL10					Х		
Nata		D9	D1ADRL9					Х		
Note: D) Dual address		A8	D1ADRL8					Х		
mode		D7	D1ADRL7					Х		
S) Single		D6	D1ADRL6					Х		
address		D5	D1ADRL5					Х		
mode		D4	D1ADRL4					Х		
		D3	D1ADRL3					Х		
		D2	D1ADRL2					Х		
		D1	D1ADRL1					Х		
		D0	D1ADRL0					Х		

Table 2.5 Control Bits of HSDMA (continue)

Register name	Address	Bit	Name	Function		S	etting	Init.	R/W	Remarks
High-speed	004823A	DF	D1MOD1	Ch.1 transfer mode	D1M0	DD[1:0]	Mode	0	R/W	
DMA Ch.1	(HW)	DE	D1MOD1	S Harlord mode	1	1	Invalid	0	,,,,	
high-order	(,		DIMODU		1	0	Block	"		
destination					0	1	Successive			
address set-up					0	0	Single			
register		DD	D1IN1	D) Ch.1 destination address	_	N[1:0]	Inc/dec	0	R/W	
register		DC	D1IN0	control	1	1	Inc.(no init)	0	10,00	
Note:			21	S) Invalid	1	0	Inc.(init)	ľ		
D) Dual address				o) invalid	0	1	Dec.(no init)			
mode					0	0	Fixed			
S) Single		DB	D1ADRH11	D) Ch.1 destination	_	0	TIXCU	Х	R/W	
address mode		DA	D1ADRH10	address[27:16]				X		
mode		D9	D1ADRH9	S) Invalid				X		
		A8	D1ADRH8	o) invalid				X		
		D7	D1ADRH7					X		
		D6	D1ADRH6					x		
		D5	D1ADRH5					x		
		D3	D1ADRH4					X		
		D4								
		D3	D1ADRH3 D1ADRH2					X		
								X		
		D1	D1ADRH1					X		
	0040	D0	D1ADRH0					Х	_	
High-speed	004823C	DF-1	-	reserved			_	_	-	Undefined in read.
DMA Ch.1	(HW)	D0	HO4 EN	Ola 4 ara alala	4 15.		l o l Dissella	_	DAA	
enable register		D0	HS1_EN	Ch.1 enable	1 Er	nable	0 Disable	0	R/W	
High-speed	004823E	DF-1	-	reserved			_	-	-	Undefined in read.
DMA Ch.1	(HW)									
trigger flag		D0	HS1_TF	Ch.1 trigger flag clear (writing)		ear	0 No operation	0	R/W	
register				Ch.1 trigger flag status (reading)	1 S	et	0 Cleared	_		
High-speed	0048240	DF	TC2_L7	Ch.2 transfer counter[7:0]				Х	R/W	
DMA Ch.2	(HW)	DE	TC2_L6	(block transfer mode)				Х		
transfer		DD	TC2_L5					X		
counter		DC	TC2_L4	Ch.2 transfer counter[15:8]				Х		
register		DB	TC2_L3	(single/successive transfer mode)				X		
		DA	TC2_L2					X		
		D9	TC2_L1					X		
		D8	TC2_L0					X	D 0 4 /	
		D7	BLKLEN27	Ch.2 block length				X	R/W	
		D6	BLKLEN26	(block transfer mode)				X		
		D5	BLKLEN25	Ch 2 transfer as 17:01				X		
		D4	BLKLEN24					X		
		D3	BLKLEN23	(single/successive transfer mode)				X		
		D2	BLKLEN22					X		
		D1	BLKLEN21					X		
High and d	0040040	D0	BLKLEN20	Ob O address made adapt.			0 0:		DAG	
High-speed	0048242	DF	DUALM2	Ch.2 address mode selection	1 D	ual addr	0 Single addr	0	R/W	
DMA Ch.2	(HW)	DE	D2DIR	D) Invalid	1 M	emory W	/P 0 Momani DD	0	R/W	
control register		DD-8	_	S) Ch.2 transfer direction control reserved	i livi	eniory W	/R 0 Memory RD	-	FX/VV	Undefined in read.
Note:		DD-6	TC2 ⊔7	Ch.2 transfer counter[15:8]				X	R/W	Onucinicu III Iedu.
D) Dual address		D6	TC2_H7 TC2_H6	(block transfer mode)				X	17/44	
mode				(block transfer fridge)				X		
S) Single		D5	TC2_H5	Ch 2 transfer counter[22:46]						
address		D4	TC2_H4	Ch.2 transfer counter[23:16]				X		
mode		D3	TC2_H3	(single/successive transfer mode)				X		
		D2	TC2_H2					X		
		D1	TC2_H1					X		
		D0	TC2_H0					Х	1	

Table 2.5 Control Bits of HSDMA (continue)

Register name	Address	Bit	Name	Function		•	etting	Init.	R/W	Remarks
High-speed	0048244	DF	S2ADRL15	D) Ch.2 source address[15:0]				Х	R/W	
DMA Ch.2	(HW)	DE.	S2ADRL14					X		
low-order	(,	DD	S2ADRL13					X		
source address		DC	S2ADRL12					X		
set-up register		DB	S2ADRL11					X		
up 12g.222		DA	S2ADRL10					Х		
Note:		D9	S2ADRL9					Х		
D) Dual address		A8	S2ADRL8					Х		
mode		D7	S2ADRL7					X		
S) Single		D6	S2ADRL6					Х		
address mode		D5	S2ADRL5					Х		
mode		D4	S2ADRL4					Х		
		D3	S2ADRL3					X		
		D2	S2ADRL2					X		
		D1	S2ADRL1					X		
		D0	S2ADRL0					X		
High-speed	0048246	DF	_	reserved			_		 	Undefined in read.
DMA Ch.2	(HW)	DE	DATSIZE2	Ch.2 transfer data size	1 Ha	lf word	0 Byte	0	R/W	Officerifica in read.
high-order	()	DD	S2IN1	D) Ch.2 source address control		√[1:0]	Inc/dec	0	R/W	
source address		DC	S2IN0	S) Ch.2 memory address control	1	1	Inc.(no init)	0	10,00	
set-up register		- 50	OZ.IIIO	o, on.2 memory address someon	1	0	Inc.(init)	ľ		
oct up register					0	1	Dec.(no init)			
Note:					0	0	Fixed			
D) Dual address		DB	S2ADRH11	D) Ch.2 source address[27:16]			1 mou	Х	R/W	
mode		DA		S) Ch.2 memory address[27:16]				Х		
S) Single		D9	S2ADRH9					Х		
address mode		A8	S2ADRH8					Х		
		D7	S2ADRH7					Х		
		D6	S2ADRH6					Х		
		D5	S2ADRH5					Х		
		D4	S2ADRH4					Х		
		D3	S2ADRH3					Х		
		D2	S2ADRH2					Х		
		D1	S2ADRH1					Х		
		D0	S2ADRH0					Х		
High-speed	0048248	DF	D2ADRL15	D) Ch.2 destination address[15:0]				Х	R/W	
DMA Ch.2	(HW)	DE	D2ADRL14	1 '				Х		
low-order	` ′	DD	D2ADRL13					Х		
destination		DC	D2ADRL12					Х		
address set-up		DB	D2ADRL11					Х		
register		DA	D2ADRL10					Х		
		D9	D2ADRL9					Х		
Note:		A8	D2ADRL8					Х		
D) Dual address		D7	D2ADRL7					Х		
mode		D6	D2ADRL6					Х		
S) Single address		D5	D2ADRL5					Х		
mode		D4	D2ADRL4					Х		
		D3	D2ADRL3					Х		
		D2	D2ADRL2					Х		
		D1	D2ADRL1					Х		
		D0	D2ADRL0					Х		
			,	1				<u> </u>		

Table 2.5 Control Bits of HSDMA (continue)

Register name	Address	Bit	Name	Function		S	etting	Init.	R/W	Remarks
High-speed	004824A	DF	D2MOD1	Ch.2 transfer mode	D2M	DD[1:0]	Mode	0	R/W	
DMA Ch.2	(HW)	DE	D2MOD1	S.I. Galloloi Mode	1	1	Invalid	0	' ' ' '	
high-order	(1111)		DZINIODU		1	0	Block	"		
destination					0	1	Successive			
address set-up					0	0	Single			
register		DD	D2IN1	D) Ch.2 destination address	_	N[1:0]	Inc/dec	0	R/W	
register		DC	D2IN0	control	1	1	Inc.(no init)	0	10,00	
Note:			DZIIIO	S) Invalid	1	0	Inc.(init)	ľ		
D) Dual address				o) invalid	0	1	Dec.(no init)			
mode					0	0	Fixed			
S) Single		DB	D2ADRH11	D) Ch.2 destination	Ů	1 -	TIXOU	Х	R/W	
address mode		DA	D2ADRH10	address[27:16]				X		
mode		D9	D2ADRH9	S) Invalid				X		
		A8	D2ADRH8	o) invalid				X		
		D7	D2ADRH7					X		
		D6	D2ADRH6					x		
		D5	D2ADRH5					x		
								x		
		D4 D3	D2ADRH4					l		
		D3	D2ADRH3					X		
			D2ADRH2					X		
		D1	D2ADRH1					X		
		D0	D2ADRH0					Х		
High-speed	004824C	DF-1	-	reserved			_	-	-	Undefined in read.
DMA Ch.2	(HW)	D0	HOO EN	Oh O sashis	4 15		l o l Dissella	_	DAA	
enable register		D0	HS2_EN	Ch.2 enable	1 E	nable	0 Disable	0	R/W	
High-speed	004824E	DF-1	-	reserved			_	-	-	Undefined in read.
DMA Ch.2	(HW)									
trigger flag		D0	HS2_TF	Ch.2 trigger flag clear (writing)		lear	0 No operation	0	R/W	
register				Ch.2 trigger flag status (reading)	1 S	et	0 Cleared			
High-speed	0048250	DF	TC3_L7	Ch.3 transfer counter[7:0]				Х	R/W	
DMA Ch.3	(HW)	DE	TC3_L6	(block transfer mode)				Х		
transfer		DD	TC3_L5					Х		
counter		DC	TC3_L4	Ch.3 transfer counter[15:8]				Х		
register		DB	TC3_L3	(single/successive transfer mode)				Х		
		DA	TC3_L2					Х		
		D9	TC3_L1					Х		
		D8	TC3_L0					Х		
		D7	BLKLEN37	Ch.3 block length				X	R/W	
		D6	BLKLEN36	(block transfer mode)				X		
		D5	BLKLEN35					X		
		D4	BLKLEN34					X		
		D3	BLKLEN33	(single/successive transfer mode)				X		
		D2	BLKLEN32					X		
		D1	BLKLEN31					X		
		D0	BLKLEN30		 , -		Tala: :	Х		
High-speed	0048252	DF	DUALM3	Ch.3 address mode selection	1 D	ual addr	0 Single addr	0	R/W	
DMA Ch.3	(HW)	DE	D3DIR	D) Invalid	4 1		- 	-	-	
control register		DD 1		S) Ch.3 transfer direction control	1 M	emory V	/R 0 Memory RD	0	R/W	Undefined in an a
Note:		DD-8	TC2 117	Ch 2 transfer as unter[45:0]			_	-	- DAA'	Undefined in read.
D) Dual address		D7	TC3_H7	Ch.3 transfer counter[15:8]				X	R/W	
mode		D6	TC3_H6	(block transfer mode)				X		
S) Single		D5	TC3_H5	0.0.				X		
address		D4	TC3_H4	Ch.3 transfer counter[23:16]				X		
mode		D3	TC3_H3	(single/successive transfer mode)				X		
		D2	TC3_H2					X		
		D1	TC3_H1					X		
		D0	TC3_H0					Х		

Table 2.5 Control Bits of HSDMA (continue)

Register name	Address	Bit	Name	Function		•	etting	Init.	R/W	Remarks
High-speed	0048254	DF	S3ADRL15	D) Ch.3 source address[15:0]	<u> </u>		Х	R/W		
DMA Ch.3	(HW)	DE	S3ADRL14					X		
low-order	(,	DD	S3ADRL13	2, 22				X		
source address		DC	S3ADRL12					X		
set-up register		DB	S3ADRL11					X		
		DA	S3ADRL10					Х		
Note:		D9	S3ADRL9					Х		
D) Dual address		A8	S3ADRL8					Х		
mode		D7	S3ADRL7					X		
S) Single		D6	S3ADRL6					Х		
address mode		D5	S3ADRL5					Х		
mode		D4	S3ADRL4					Х		
		D3	S3ADRL3					X		
		D2	S3ADRL2					X		
		D1	S3ADRL1					X		
		D0	S3ADRL0					X		
High-speed	0048256	DF	_	reserved			_			Undefined in read.
DMA Ch.3	(HW)	DE	DATSIZE3	Ch.3 transfer data size	1 Ha	lf word	0 Byte	0	R/W	Officerifica in read.
high-order	('''')	DD	S3IN1	D) Ch.3 source address control		∥[1:0]	Inc/dec	0	R/W	
source address		DC	S3IN0	S) Ch.3 memory address control	1	1	Inc.(no init)	0	10,00	
set-up register		- 50	00	o, one memory address control	1	0	Inc.(init)	ľ		
oct up register					0	1	Dec.(no init)			
Note:					0	0	Fixed			
D) Dual address		DB	S3ADRH11	D) Ch.3 source address[27:16]	-	Ū	TIXOU	Х	R/W	
mode		DA		S) Ch.3 memory address[27:16]				Х		
S) Single		D9	S3ADRH9	[]				X		
address mode		A8	S3ADRH8					X		
mode		D7	S3ADRH7					Х		
		D6	S3ADRH6					X		
		D5	S3ADRH5					Х		
		D4	S3ADRH4					Х		
		D3	S3ADRH3					Х		
		D2	S3ADRH2					Х		
		D1	S3ADRH1					X		
		D0	S3ADRH0					X		
High-speed	0048258	DF	D3ADRL15	D) Ch.3 destination address[15:0]				Х	R/W	
DMA Ch.3	(HW)	DE	D3ADRL14	1 '				X		
low-order	()	DD	D3ADRL13					X		
destination		DC	D3ADRL12					X		
address set-up		DB	D3ADRL11					X		
register		DA	D3ADRL10					X		
		D9	D3ADRL9					X		
Note:		A8	D3ADRL8					Х		
D) Dual address		D7	D3ADRL7					X		
mode		D6	D3ADRL6					Х		
S) Single		D5	D3ADRL5					X		
address mode		D4	D3ADRL4					X		
mode		D3	D3ADRL3					X		
		D2	D3ADRL2					X		
		D1	D3ADRL1					X		
		D0	D3ADRL0					X		
		20	- SADILLO					_^_		

Register name | Address Bit Name Function Init. R/W Remarks D3MOD[1:0] High-speed D3MOD1 DE Mode R/W 0048254 Ch.3 transfer mode Λ DMA Ch.3 (HW) DE D3MOD0 Invalid 0 high-order 1 0 Block destination 0 Successive 1 address set-up 0 0 Single DD D3IN1 D) Ch.3 destination address R/W D3IN 1:0] register 0 Inc/dec DC D3IN0 control Inc.(no init) S) Invalid 0 Inc (init) 1 D) Dual address 0 Dec.(no init) mode 0 0 Fixed S) Single D3ADRH11 D) Ch.3 destination DB Х R/W address mode DA D3ADRH10 address[27:16] Χ D3ADRH9 S) Invalid D9 Х Α8 D3ADRH8 Χ D3ADRH7 Х D7 D3ADRH6 Х D6 D5 D3ADRH5 Χ D3ADRH4 D4 Χ D3 D3ADRH3 Χ D3ADRH2 D2 Χ D1 D3ADRH1 Χ D3ADRH0 D0 Х 004825C **High-speed** DF-1 reserved Undefined in read. DMA Ch.3 (HW) HS3_EN 1 Enable 0 Disable R/W enable register D0 Ch.3 enable 0 High-speed 004825E DF-1 reserved Undefined in read. (HW) DMA Ch.3 trigger flag HS3 TF Ch.3 trigger flag clear (writing) 1 Clear 0 No operation 0 R/W register Ch.3 trigger flag status (reading) 1 Set 0 Cleared

Table 2.5 Control Bits of HSDMA (continue)

CFK51–CFK50: K5[1:0] pin function selection (D[1:0]) / K5 function select register (0x402C0) **CFK54–CFK53**: K5[4:3] pin function selection (D[4:3]) / K5 function select register (0x402C0)

Set the #DMAREQx pin of HSDMA.

Write "1": #DMAREOx input

Write "0": Input port
Read: Valid

CFK50, CFK51, CFK53 and CFK54 are the function select bits for K50 (#DMAREQ0), K51 (#DMAREQ1), K53 (#DMAREQ2) and K54 (#DMAREQ3), respectively. When using the #DMAREQx signal, write "1" to CFK5x to set the K5x port for inputting the signal.

If this bit is set to "0", the pin is set for an input port.

At cold start, CFK5x is set to "0" (input port). At hot start, CFK5x retains the previous status before an initial reset.

CFP16-CFP15: P1[6:5] pin function selection (D[6:5]) / P1 function select register (0x402D4)

Set the #DMAENDx pin of HSDMA.

Write "1": #DMAENDx output

Write "0": I/O port Read: Valid

When using the #DMAEND0 signal, set the P15 pin for the #DMAEND0 output pin by writing "1" to CFP15. Similarly, when using the #DMAEND1 signal, set the P16 pin for the #DMAEND1 output pin by writing "1" to CFP16. Furthermore, direct these pins for output by writing "1" to the corresponding I/O control register. If CFP1x is set to "0", the pin is set for an I/O port.

At cold start, CFP1x is set to "0" (I/O port). At hot start, CFP1x retains the previous status before an initial reset.

IOC16-IOC15: P1[6:5] port I/O control (D[6:5]) / P1 I/O control register (0x402D6)

Direct the I/O port for input or output.

Write "1": Output mode Write "0": Input mode Read: Valid

To use the #DMAEND0 pin (channel 0), direct the pin for output by writing "1" to IOC15; to use the #DMAEND1 pin (channel 1), direct the pin for output by writing "1" to IOC16. If these pins are set for input, the P15 and P16 pins do not function as the #DMAENDx output pins even when CFP15 and CFP16 are set to "1".

At cold start, IOC1x is set to "0" (input mode). At hot start, IOC1x retains the previous state before an initial reset.

CFP33-CFP32: P3[3:2] pin function selection (D[3:2]) / P3 function select register (0x402DC)

Set the #DMAACKx pin of HSDMA.

Write "1": #DMAACKx output

Write "0": I/O port Read: Valid

When using the #DMAACK0 signal, set the P32 pin for the #DMAACK0 output pin by writing "1" to CFP32. Similarly, when using the #DMAACK1 signal, set the P33 pin for the #DMAACK1 output pin by writing "1" to CFP33.

If CFP3x is set to "0", the pin is set for an I/O port.

At cold start, CFP3x is set to "0" (I/O port). At hot start, CFP3x retains the previous status before an initial reset.

CFEX7-CFEX4: P0[7:4] function extension (D[7:4]) / Port function extension register (0x402DF)

Set the #DMAACKx and #DMAENDx pins of HSDMA.

Write "1": HSDMA output pin

Write "0": I/O-port/serial interface I/O pin

Read: Valid

CFEX4, CFEX5, CFEX6 and CFEX7 are the function extention bits for P04 (#DMAACK2), P05 (#DMAEND2), P06 (#DMAACK3) and P07 (#DMAEND3), respectively. When using the HSDMA signal, write "1" to CFEXx to set the P0x port for outputting the signal.

When CFEXx is set to "0", the corresponding CFP bit becomes effective.

At cold start, these bits are set to "0" (I/O-port/serial interface I/O pin). At hot start, these bits retain the previous status before an initial reset.

HSD0S3-HSD0S0: Ch. 0 trigger set-up (D[3:0]) / HSDMA Ch. 0/1 trigger set-up register (0x40298)

HSD1S3-HSD1S0: Ch. 1 trigger set-up (D[7:4]) / HSDMA Ch. 0/1 trigger set-up register (0x40298)

HSD2S3-HSD2S0: Ch. 2 trigger set-up (D[3:0]) / HSDMA Ch. 2/3 trigger set-up register (0x40299)

HSD3S3-HSD3S0: Ch. 3 trigger set-up (D[7:4]) / HSDMA Ch. 2/3 trigger set-up register (0x40299)

Select a trigger factor for each HSDMA channel.

Table 2.6 HSDMA Trigger Factor

Value	Ch.0 trigger factor	Ch.1 trigger factor	Ch.2 trigger factor	Ch.3 trigger factor	
0000	Software trigger	Software trigger	Software trigger	Software trigger	
0001	K50 port input (falling edge)	K51 port input (falling edge)	K53 port input (falling edge)	K54 port input (falling edge)	
0010	K50 port input (rising edge)	K51 port input (rising edge)	K53 port input (rising edge)	K54 port input (rising edge)	
0011	Port 0 input	Port 1 input	Port 2 input	Port 3 input	
0100	Port 4 input	Port 5 input	Port 6 input	Port 7 input	
0101	8-bit timer 0 underflow	8-bit timer 1 underflow	8-bit timer 2 underflow	8-bit timer 3 underflow	
0110	16-bit timer 0 compare B	16-bit timer 1 compare B	16-bit timer 2 compare B	16-bit timer 3 compare B	
0111	16-bit timer 0 compare A	16-bit timer 1 compare A	16-bit timer 2 compare A	16-bit timer 3 compare A	
1000	16-bit timer 4 compare B	16-bit timer 5 compare B	16-bit timer 4 compare B	16-bit timer 5 compare B	
1001	16-bit timer 4 compare A	16-bit timer 5 compare A	16-bit timer 4 compare A	16-bit timer 5 compare A	
1010	Serial I/F Ch.0 Rx buffer full	Serial I/F Ch.1 Rx buffer full	Serial I/F Ch.0 Rx buffer full	Serial I/F Ch.1 Rx buffer full	
1011	Serial I/F Ch.0 Tx buffer empty	Serial I/F Ch.1 Tx buffer empty	Serial I/F Ch.0 Tx buffer empty	Serial I/F Ch.1 Tx buffer empty	
1100	A/D conversion completion	A/D conversion completion	A/D conversion completion	A/D conversion completion	
1101	Single-master I ² C-bus Ch.0	Single-master I ² C-bus Ch.1	Single-master I ² C-bus Ch.0	Single-master I ² C-bus Ch.1	
	read DMA request	read DMA request	read DMA request	read DMA request	
1110	Single-master I ² C-bus Ch.0	Single-master I ² C-bus Ch.1	Single-master I ² C-bus Ch.0	Single-master I ² C-bus Ch.1	
	write DMA request	write DMA request	write DMA request	write DMA request	

At initial reset, HSDxS is set to "0000" (software trigger).

HST0: Ch. 0 software trigger (D0) / HSDMA software trigger register (0x4029A)

HST1: Ch. 1 software trigger (D1) / HSDMA software trigger register (0x4029A)

HST2: Ch. 2 software trigger (D2) / HSDMA software trigger register (0x4029A)

HST3: Ch. 3 software trigger (D3) / HSDMA software trigger register (0x4029A)

Start a DMA transfer.

Write "1": Trigger Write "0": Invalid Read: Invalid

Writing "1" to HSTx generates a trigger pulse that starts a DMA transfer.

HSTx is effective only when software trigger is selected as the trigger factor of the HSDMA channel by the HSDxS bits.

At initial reset, HSTx is set to "0".

HS0_TF: Ch. 0 trigger flag clear/status (D0) / HSDMA Ch. 0 trigger flag register (0x4022E)

HS1_TF: Ch. 1 trigger flag clear/status (D0) / HSDMA Ch. 1 trigger flag register (0x4023E)

HS2_TF: Ch. 2 trigger flag clear/status (D0) / HSDMA Ch. 2 trigger flag register (0x4024E)

HS3_TF: Ch. 3 trigger flag clear/status (D0) / HSDMA Ch. 3 trigger flag register (0x4025E)

These bits are used to check and clear the trigger flag status.

Write "1": Trigger flag clear

Write "0": Invalid

Read "1": Trigger flag has been set Read "0": Trigger flag has been cleared

The trigger flag is set when the trigger factor is input to the HSDMA channel and is cleared when the HSDMA channel starts a data transfer. By reading HSx_TF, the flag status can be checked. Writing "1" to HSx_TF clears the trigger flag if the DMA transfer has not been started.

At initial reset, HSx_TF is set to "0".

```
HS0_EN: Ch. 0 enable (D0) / HSDMA Ch. 0 enable register (0x4822C)
HS1_EN: Ch. 1 enable (D1) / HSDMA Ch. 1 enable register (0x4823C)
HS2_EN: Ch. 2 enable (D2) / HSDMA Ch. 2 enable register (0x4824C)
HS3_EN: Ch. 3 enable (D3) / HSDMA Ch. 3 enable register (0x4825C)
```

Enable a DMA transfer.

Write "1": Enabled Write "0": Disabled Read: Valid

DMA transfer is enabled by writing "1" to this bit.

HSDMA is placed in a state ready to accept a DMA request from the #DMAREQx pin or by the selected trigger factor.

DMA transfer is disabled by writing "0" to this bit.

When DMA transfers are completed (transfer counter = 0), HSx_EN is cleared by the hardware.

Be sure to disable DMA transfers (HSx_EN = "0") before setting the transfer condition.

At initial reset, HSx_EN is set to "0" (disabled).

```
DUALM0: Ch. 0 address mode selection (DF) / HSDMA Ch. 0 control register (0x48222)

DUALM1: Ch. 1 address mode selection (DF) / HSDMA Ch. 1 control register (0x48232)

DUALM2: Ch. 2 address mode selection (DF) / HSDMA Ch. 2 control register (0x48242)

DUALM3: Ch. 3 address mode selection (DF) / HSDMA Ch. 3 control register (0x48252)
```

Select an address mode.

Write "1": Dual-address mode Write "0": Single-address mode

Read: Valid

When "1" is written to DUALMx, the HSDMA channel enters dual-address mode that allows specification of source and destination addresses. When "0" is written, the HSDMA channel enters single-address mode for high-speed data transfer between the external memory and an I/O device.

At initial reset, DUALMx is set to "0" (single-address mode).

```
D0DIR: Ch. 0 transfer direction control (DE) / HSDMA Ch.0 control register (0x48222)
D1DIR: Ch. 1 transfer direction control (DE) / HSDMA Ch.1 control register (0x48232)
D2DIR: Ch. 2 transfer direction control (DE) / HSDMA Ch.2 control register (0x48242)
D3DIR: Ch. 3 transfer direction control (DE) / HSDMA Ch.3 control register (0x48252)
```

Control the direction of data transfer in single-address mode.

Write "1": Memory write (I/O to memory)
Write "0": Memory read (memory to I/O)

Read: Valid

Data transfer from an external I/O device to external memory is performed by writing "1" to DxDIR. Data transfer from external memory to an external I/O is performed by writing "0".

At initial reset, DxDIR is set to "0" (memory to I/O).

This bit is effective only in single-address mode.

D0MOD1–D0MOD0: Ch. 0 transfer mode (D[F:E]) / Ch. 0 high-order destination address set-up register (0x4822A) **D1MOD1–D1MOD0**: Ch. 1 transfer mode (D[F:E]) / Ch. 1 high-order destination address set-up register (0x4823A) **D2MOD1–D2MOD0**: Ch. 2 transfer mode (D[F:E]) / Ch. 2 high-order destination address set-up register (0x4824A) **D3MOD1–D3MOD0**: Ch. 3 transfer mode (D[F:E]) / Ch. 3 high-order destination address set-up register (0x4825A)

Select a transfer mode.

Table 2.7 Transfer Mode

DxMOD1	DxMOD0	Mode
1	1	Invalid
1	0	Block transfer mode
0	1	Successive transfer mode
0	0	Single transfer mode

In single transfer mode, a transfer operation invoked by one trigger is completed after transferring one unit of data of the size set by DATSIZEx.

In successive transfer mode, data transfer operations are performed by one trigger a number of times as set by the transfer counter.

In block transfer mode, a transfer operation invoked by one trigger is completed after transferring one block of data of the size set by BLKLENx.

At initial reset, DxMOD is set to "00" (single transfer mode).

DATSIZEO: Ch. 0 transfer data size (DE) / Ch. 0 high-order source address register (0x48226)

DATSIZE1: Ch. 1 transfer data size (DE) / Ch. 1 high-order source address register (0x48236)

DATSIZE2: Ch. 2 transfer data size (DE) / Ch. 2 high-order source address register (0x48246)

DATSIZE3: Ch. 3 transfer data size (DE) / Ch. 3 high-order source address register (0x48256)

Select the data size to be transferred.

Write "1": Half-word (16 bits)

Write "0": Byte (8 bits) Read: Valid

The transfer data size is set to 16 bits by writing "1" to DATSIZEx and set to 8 bits by writing "0".

At initial reset, DATSIZEx is set to "0" (8 bits).

S0IN1–S0IN0: Ch. 0 source address control (D[D:C]) / Ch. 0 high-order source address set-up register (0x48226) **S1IN1–S1IN0**: Ch. 1 source address control (D[D:C]) / Ch. 1 high-order source address set-up register (0x48236)

S2IN1–S2IN0: Ch. 2 source address control (D[D:C]) / Ch. 2 high-order source address set-up register (0x48246) **S3IN1–S3IN0**: Ch. 3 source address control (D[D:C]) / Ch. 3 high-order source address set-up register (0x48256)

Control the incrementing or decrementing of the memory address.

Table 2.8 Address Control

ĺ	SxIN1	SxIN0	Address control		
	1	1	Increment without initialization		
Ī	1	0	Increment with initialization		
Ī	0	1	Decrement without initialization		
ĺ	0	0	Fixed		

In dual-address mode, this setting applies to the source address. In single-address mode, this setting applies to the external memory address.

When "address fixed" (00) is selected, the source address is not changed by a data transfer performed. Even when transferring multiple data, the transfer data is always read from the same address.

When "address increment" (11 or 10) is selected in single and successive transfer modes, the source address is incremented by an amount equal to the data size set by DATSIZEx when one data transfer is completed.

When "address decrement" (01) is selected, the source address is decremented in the same way.

In block transfer mode too, the source address is incremented or decremented when one data unit is transferred. However, if SxIN is set to "10", the source address that has been incremented during a block transfer recycles back to the initial value when the block transfer is completed.

At initial reset, SxIN is set to "00" (Fixed).

D0IN1-D0IN0: Ch. 0 destination address control (D[D:C]) / Ch. 0 high-order destination address set-up register (0x4822A)
D1IN1-D1IN0: Ch. 1 destination address control (D[D:C]) / Ch. 1 high-order destination address set-up register (0x4823A)
D2IN1-D2IN0: Ch. 2 destination address control (D[D:C]) / Ch. 2 high-order destination address set-up register (0x4824A)
D3IN1-D3IN0: Ch. 3 destination address control (D[D:C]) / Ch. 3 high-order destination address set-up register (0x4825A)

Control the incrementing or decrementing of the memory address.

Table 2.9 Address Control

DxIN1	DxIN0	Address control		
1	1	Increment without initialization		
1	0	Increment with initialization		
0	1	Decrement without initialization		
0	0	Fixed		

In dual-address mode, this setting applies to the destination address. In single-address mode, these bits are not used. When "address fixed" (00) is selected, the destination address is not changed by a data transfer performed. Even when transferring multiple data, the transfer data is always written to the same address.

When "address increment" (11 or 10) is selected in single and successive transfer modes, the destination address is incremented by an amount equal to the data size set by DATSIZEx when one data transfer is completed.

When "address decrement" (01) is selected, the destination address is decremented in the same way.

In block transfer mode too, the destination address is incremented or decremented when one data unit is transferred. However, if DxIN is set to "10", the destination address that has been incremented during a block transfer recycles back to the initial value when the block transfer is completed.

At initial reset, DxIN is set to "00" (Fixed).

BLKLEN07–BLKLEN00: Ch. 0 block length/transfer counter[7:0] (D[7:0]) / Ch. 0 transfer counter register (0x48220) BLKLEN17–BLKLEN10: Ch. 1 block length/transfer counter[7:0] (D[7:0]) / Ch. 1 transfer counter register (0x48230) BLKLEN27–BLKLEN20: Ch. 2 block length/transfer counter[7:0] (D[7:0]) / Ch. 2 transfer counter register (0x48240) BLKLEN37–BLKLEN30: Ch. 3 block length/transfer counter[7:0] (D[7:0]) / Ch. 3 transfer counter register (0x48250)

In block transfer mode, these bits are used to specify a transfer block size. A transfer operation invoked by one trigger is completed after transferring one block of data of the size set by BLKLENx.

In single or successive transfer mode, these bits are used to specifythe 8 low-order bits of the transfer counter. At initial reset, these bits are not initialized.

TC0_L7-TC0_L0: Ch. 0 transfer counter[7:0]/[15:8] (D[F:8]) / Ch. 0 transfer counter register (0x48220)

TC0_H7-TC0_H0: Ch. 0 transfer counter[15:8]/[23:16] (D[F:8]) / Ch. 0 control register (0x48222)

TC1_L7-TC1_L0: Ch. 1 transfer counter[7:0]/[15:8] (D[F:8]) / Ch. 1 transfer counter register (0x48230)

TC1_H7-TC1_H0: Ch. 1 transfer counter[15:8]/[23:16] (D[F:8]) / Ch. 1 control register (0x48232)

TC2 L7-TC2 L0: Ch. 2 transfer counter[7:0]/[15:8] (D[F:8]) / Ch. 2 transfer counter register (0x48240)

TC2 H7-TC2 H0: Ch. 2 transfer counter[15:8]/[23:16] (D[F:8]) / Ch. 2 control register (0x48242)

TC3_L7-TC3_L0: Ch. 3 transfer counter[7:0]/[15:8] (D[F:8]) / Ch. 3 transfer counter register (0x48250)

TC3_H7-TC3_H0: Ch. 3 transfer counter[15:8]/[23:16] (D[F:8]) / Ch. 3 control register (0x48252)

Set the data transfer count.

In block transfer mode, TCx_L[7:0] is bits[7:0] of the transfer counter, and TCx_H[7:0] is bits[15:8] of the transfer counter.

In single or successive transfer mode, TCx_L[7:0] is bits[15:8] of the transfer counter, and TCx_H[7:0] is bits[23:16] of the transfer counter. The 8 low-order bits are specified by BLKLENx[7:0].

This counter is decremented each time a DMA transfer in the corresponding channel is performed. When the counter reaches 0, an interrupt factor is generated. In single-address mode, the end-of-transfer signal is output from the #DMAENDx pin at the same time.

Even when the counter is 0, a DMA request is accepted and the counter is decremented to "0xFFFF" (or "0xFFFFFF").

Be sure to disable DMA transfers (HSx_EN = "0") before writing and reading to and from the counter. At initial reset, these bits are not initialized.

S0ADRL15-S0ADRL0: Ch. 0 source address[15:0]

(D[F:0]) / Ch. 0 low-order source address set-up register (0x48224)

S0ADRH11-S0ADRH0: Ch. 0 source address[27:16]

(D[B:0]) / Ch. 0 high-order source address set-up register (0x48226)

S1ADRL15–S1ADRL0: Ch. 1 source address[15:0]

(D[F:0]) / Ch. 1 low-order source address set-up register (0x48234)

S1ADRH11-S1ADRH0: Ch. 1 source address[27:16]

(D[B:0]) / Ch. 1 high-order source address set-up register (0x48236)

S2ADRL15–S2ADRL0: Ch. 2 source address[15:0]

(D[F:0]) / Ch. 2 low-order source address set-up register (0x48244)

S2ADRH11-S2ADRH0: Ch. 2 source address[27:16]

(D[B:0]) / Ch. 2 high-order source address set-up register (0x48246)

S3ADRL15–S3ADRL0: Ch. 3 source address[15:0]

(D[F:0]) / Ch. 3 low-order source address set-up register (0x48254)

S3ADRH11-S3ADRH0: Ch. 3 source address[27:16]

(D[B:0]) / Ch. 3 high-order source address set-up register (0x48256)

In dual-address mode, these bits are used to specify a source address. In single-address mode, an external memory address at the destination or source of transfer is specified.

Use SxADRL to set the 16 low-order bits of the address and SxADRH to set the 12 high-order bits.

Be sure to disable DMA transfers (HSx_EN = "0") before writing or reading to and from these registers.

The address is incremented or decremented (as set by SxIN) according to the transfer data size each time a DMA transfer in the corresponding channel is performed.

At initial reset, these bits are not initialized.

D0ADRL15-D0ADRL0: Ch. 0 destination address[15:0]

(D[F:0]) / Ch. 0 low-order destination address set-up register (0x48228)

D0ADRH11–D0ADRH0: Ch. 0 destination address[27:16]

(D[B:0]) / Ch. 0 high-order destination address set-up register (0x4822A)

D1ADRL15-D1ADRL0: Ch. 1 destination address[15:0]

(D[F:0]) / Ch. 1 low-order destination address set-up register (0x48238)

D1ADRH11-D1ADRH0: Ch. 1 destination address[27:16]

(D[B:0]) / Ch. 1 high-order destination address set-up register (0x4823A)

D2ADRL15–D2ADRL0: Ch. 2 destination address[15:0]

(D[F:0]) / Ch. 2 low-order destination address set-up register (0x48248)

D2ADRH11-D2ADRH0: Ch. 2 destination address[27:16]

(D[B:0]) / Ch. 2 high-order destination address set-up register (0x4824A)

D3ADRL15-D3ADRL0: Ch. 3 destination address[15:0]

(D[F:0]) / Ch. 3 low-order destination address set-up register (0x48258)

D3ADRH11–D3ADRH0: Ch. 3 destination address[27:16]

(D[B:0]) / Ch. 3 high-order destination address set-up register (0x4825A)

In dual-address mode, these bits are used to specify a destination address. In single-address mode, these bits are not used.

Be sure to disable DMA transfers (HSx_EN = "0") before writing or reading to and from these registers.

The address is incremented or decremented (as set by DxIN) according to the transfer data size each time a DMA transfer in the corresponding channel is performed.

At initial reset, these bits are not initialized.

PHSD0L2-PHSD0L0: Ch. 0 interrupt level (D[2:0]) / HSDMA Ch. 0/1 interrupt priority register (0x40263) PHSD1L2-PHSD1L0: Ch. 1 interrupt level (D[6:4]) / HSDMA Ch. 0/1 interrupt priority register (0x40263) PHSD2L2-PHSD2L0: Ch. 2 interrupt level (D[2:0]) / HSDMA Ch. 2/3 interrupt priority register (0x40264) PHSD3L2-PHSD3L0: Ch. 3 interrupt level (D[6:4]) / HSDMA Ch. 2/3 interrupt priority register (0x40264)

Set the priority level of an end-of-DMA interrupt in the range of 0 to 7.

At initial reset, these registers become indeterminate.

```
EHDM0: Ch. 0 interrupt enable (D0) / DMA interrupt enable register (0x40271)
EHDM1: Ch. 1 interrupt enable (D1) / DMA interrupt enable register (0x40271)
EHDM2: Ch. 2 interrupt enable (D2) / DMA interrupt enable register (0x40271)
EHDM3: Ch. 3 interrupt enable (D3) / DMA interrupt enable register (0x40271)
```

Enable or disable interrupt generation to the CPU.

Write "1": Interrupt enabled Write "0": Interrupt disabled

Read: Valid

EHDMx is the interrupt enable bit for HSDMA channel x. The interrupt is enabled when EHDMx is set to "1" and disabled when EHDMx is set to "0".

At initial reset, EHDMx is set to "0" (interrupt disabled).

```
FHDM0: Ch. 0 interrupt factor flag (D0) / DMA interrupt factor flag register (0x40281)
FHDM1: Ch. 1 interrupt factor flag (D1) / DMA interrupt factor flag register (0x40281)
FHDM2: Ch. 2 interrupt factor flag (D2) / DMA interrupt factor flag register (0x40281)
FHDM3: Ch. 3 interrupt factor flag (D3) / DMA interrupt factor flag register (0x40281)
```

Indicate the occurrence status of HSDMA interrupt factor.

When read

Read "1": Interrupt factor generated Read "0": No interrupt factor generated

When written using the reset-only method (default)

Write "1": Factor flag is reset

Write "0": Invalid

When written using the read/write method

Write "1": Factor flag is set Write "0": Factor flag is reset

FHDMx is the interrupt factor flag for HSDMA channel x. These flags are set to "1" when the transfer counter reaches 0. An interrupt to the CPU is generated if the following conditions are met at this time:

- 1. The corresponding interrupt enable register is set to "1".
- 2. No other interrupt request of higher priority is generated.
- 3. The IE bit of the PSR is set to "1" (interrupt enable).
- 4. The corresponding interrupt priority register is set to a level higher than the CPU's interrupt level (IL).

When using an interrupt factor to request IDMA, note that even when the above conditions are met, no interrupt request to the CPU is generated for the interrupt factor that has occurred. If interrupts are enabled at the setting of the IDMA side, an interrupt is generated under the above conditions after the data transfer by IDMA is completed. The interrupt factor flag is always set to "1" when an interrupt factor occurs no matter how the interrupt enable and interrupt priority registers are set.

In order for the next interrupt to be accepted after interrupt generation, the interrupt factor flag must be reset and the PSR must be set up again (by setting the IL below the level indicated by the interrupt priority register and setting the IE bit to "1" or executing the reti instruction).

The interrupt factor flag can only be reset by a write instruction in the software application. If the PSR is again set up to accept interrupts (or the reti instruction is executed) without resetting the interrupt factor flag, the same interrupt may occur again. Note also that the value to be written to reset the flag is "1" when using the reset-only method (RSTONLY = "1") and "0" when using the read/write method (RSTONLY = "0"). Be careful not to confuse these two cases.

The FHDMx flag becomes indeterminate when initially reset, so be sure to reset the flag in the software application.

RHDM0: Ch.0 IDMA request (D4) / Port input 0–3, HSDMA, 16-bit timer 0 IDMA request register (0x40290) **RHDM1**: Ch.1 IDMA request (D5) / Port input 0–3, HSDMA, 16-bit timer 0 IDMA request register (0x40290)

Specify whether IDMA need to be invoked when an interrupt factor occurs.

When using the set-only method (default)

Write "1": IDMA request Write "0": Not changed Read: Valid

When using the read/write method

Write "1": IDMA request Write "0": Interrupt request

Read: Valid

RHDM0 and RHDM1 are the IDMA request bits for HSDMA channels 0 and 1, respectively. If the bit is set to "1", IDMA is invoked when an interrupt factor occurs, thus performing a programmed data transfer. If the register is set to "0", regular interrupt processing is performed without ever invoking IDMA.

For details on IDMA, refer to "IDMA (Intelligent DMA)".

At initial reset, RHDMx is set to "0" (interrupt request).

DEHDM0: Ch.0 IDMA enable (D4) / Port input 0–3, HSDMA, 16-bit timer 0 IDMA enable register (0x40294) **DEHDM1**: Ch.1 IDMA enable (D5) / Port input 0–3, HSDMA, 16-bit timer 0 IDMA enable register (0x40294)

Enables IDMA transfer by means of an interrupt factor.

When using the set-only method (default)

Write "1": IDMA enabled Write "0": Not changed

Read: Valid

When using the read/write method

Write "1": IDMA enabled Write "0": IDMA disabled

Read: Valid

DEHDM0 and DEHDM1 are the IDMA enable bits for HSDMA channels 0 and 1, respectively. If DEHDMx is set to "1", the IDMA request by the interrupt factor is enabled. If the bit is set to "0", the IDMA request is disabled. At initial reset, DEHDMx is set to "0" (IDMA disabled).

Programming Notes

- (1) When setting the transfer conditions, always make sure the DMA controller is inactive (HSx_EN = "0").
- (2) After an initial reset, the interrupt factor flag (FHDMx) becomes indeterminate. Always be sure to reset the flag to prevent interrupts or IDMA requests from being generated inadvertently.
- (3) To prevent an interrupt from being generated repeatedly for the same factor, be sure to reset the interrupt factor flag before setting up the PSR again or executing the reti instruction.
- (4) The HSDMA function is set to a higher priority level for simultaneously occurring interrupts than IDMA (intelligent DMA) and the CPU. However, since HSDMA and IDMA share the same circuit, HSDMA cannot gain the bus ownership while an IDMA transfer is under way. Requests for HSDMA invocation that have occurred during an IDMA transfer are kept pending until the IDMA transfer is completed. A request for IDMA invocation or an interrupt request that has occurred during a HSDMA transfer are accepted after completion of the HSDMA transfer.
- (5) In HALT mode, since the DMA and BCU clocks operate, if the next operation is performed in HALT mode, not HALT2 mode, with a setting of 0 in clock option register HLT20 (0x0040190 bit 3), that operation will be an unpredictable erroneous operation.
 - If a DMA trigger occurs and DMA is invoked while the CPU is stopped after HALT mode execution, erroneous operation will result. Ensure that DMA is not invoked in HALT mode. In HALT2 mode, DMA is not invoked since the DMA and BCU clocks are stopped.

B-V-2-36 EPSON S1C33T01 FUNCTION PART

V-3 IDMA (Intelligent DMA)

Functional Outline of IDMA

The DMA Block contains an intelligent DMA (IDMA), a function that allows control information to be programmed in RAM. Up to 128 channels can be programmed, including 31 channels that are invoked by an interrupt factor that occurs in some internal peripheral circuit.

Although an additional overhead for loading and storing control information in RAM may be incurred, this intelligent DMA supports such functions as successive transfers, block transfers, and linking to another IDMA.

IDMA is invoked by an interrupt factor that occurs in some internal peripheral circuit or a software trigger, thereby performing a data transfer according to the control information in RAM. When the transfer is completed, IDMA can generate an interrupt or invoke another IDMA according to link settings.

Programming Control Information

The intelligent DMA operates according to the control information prepared in RAM. The control information can be stored in either internal RAM or external RAM should the necessary area be allocated.

The control information is 3 words (12 bytes) per channel in size, and must be located at contiguous addresses beginning with the base address that is set in the software application as the starting address of channel 0. Consequently, an area of 384 words (1,536 bytes) in RAM is required in order for all of 128 channels to be used.

The following explains how to set the base address and the contents of control information. Before using IDMA, make each the settings described below.

Setting the base address

Set the starting address of control information (starting address of channel 0) in the IDMA base address register.

16 low-order bits: DBASEL[15:0](D[15:0]) / IDMA base address low-order register (0x48200) 12 high-order bits: DBASEH[11:0](D[11:0]) / IDMA base address high-order register (0x48202)

When initially reset, the base address is set to 0x0C003A0.

- Notes: The address you set in the IDMA base address registermust always be a word (32-bit) boundary address.
 - Be sure to disable DMA transfers (IDMAEN = "0") before setting the base address. Writing to the IDMA base address register is ignored when the DMA transfer is enabled (IDMAEN = "1"). When the register is read, the read data is indeterminate.

Control information

Write the control information for the IDMA channels used to RAM.

The addresses at which the control information of each channel is placed are determined by the base address and a channel number.

Starting address of channel = base address + (channel number × 12 [bytes])

Note: The control information must be written only when the channel to be set does not start a DMA transfer. If a DMA transfer starts when the control information is being written to the RAM, proper transfer cannot performed. Reading the control information can always be done.

The contents of control information (3 words) in each channel are shown in the table below.

Table 3.1 IDMA Control Information

	Table 3.1 IDMA Control Information							
Word	Bit	Name	Function					
1st	D31	LNKEN	IDMA link enable "1" = Enabled, "0" = Disabled					
	D30-24	LNKCHN[6:0]	IDMA link field					
	D23-8	TC[15:0]	Transfer counter (block transfer mode)					
			Transfer of	Transfer counter - high-order 16 bits (single or successive transfer mode)				
	D7-0	BLKLEN[7:0]	Block size	e (block trai	nsfer mode)			
			Transfer of	counter - lo	w-order 8 bits (single or successive transfer mode)			
2nd	D31	DINTEN	End-of-tra	ansfer inter	rupt enable "1" = Enabled, "0" = Disabled			
	D30	DATSIZ	Data size	control	"1" = Half-word, "0" = Byte			
	D29-28	SRINC[1:0]	Source a	ddress con	trol			
			SRINC1	SRINC0	Setting contents			
			1	1	Address incremented			
					(In block transfer mode, the transfer address is			
					updated without reset using the initial value.)			
			1	0	Address incremented			
					(In block transfer mode, the transfer address is			
					updated with the initial value.)			
			0	1	Address decremented			
					(In block transfer mode, the transfer address is			
					updated without reset using the initial value.)			
			0	0	Address fixed			
	D27–0	SRADR[27:0]	Source a					
3rd	D31–30	DMOD[1:0]		`	not set to "11".)			
				DMOD0	Setting contents			
			1	0	Block transfer mode			
			0	1	Successive transfer mode			
		DOINIOIT OF	0	0	Single transfer mode			
	D29–28	DSINC[1:0]		on address				
				DSINC0	Setting contents			
			1	1	Address incremented			
					(In block transfer mode, the transfer address is			
			1	0	updated without reset using the initial value.) Address incremented			
			l I	U	(In block transfer mode, the transfer address is			
					updated with the initial value.)			
			0	1	Address decremented			
				'	(In block transfer mode, the transfer address is			
					updated without reset using the initial value.)			
			0	0	Address fixed			
	D27-0	DSADR[27:0]			7.00.000 17.00			
L	1521 0		Destination	m addices				

LNKEN: IDMA link enable (D31/1st Word)

If this bit remains set (= "1"), the IDMA channel that is set in the IDMA link field is invoked after the completion of a DMA transfer in this channel. DMA transfers in multiple channels can be performed successively by merely triggering the first channel to be executed. There is no limit to the number of channels linked. Set this link in order of the IDMA channels you want to be executed.

If this bit is "0", IDMA is completed by merely executing a DMA transfer in this channel.

LNKCHN[6:0]: IDMA link field (D[30:24]/1st Word)

If you want IDMA to be linked, set the channel numbers (0 to 127) to be executed next. The data in this field is valid only when LINKEN = "1".

TC[15:0]: Transfer counter (D[23:8]/1st Word)

In block transfer mode, a transfer count can be specified using up to 16 bits. Set this value here. In single transfer and successive transfer modes, a transfer count can be specified using up to 24 bits. Set a 16-bit high-order value here.

BLKLEN[7:0]: Block size/transfer counter (D[7:0]/1st Word)

In block transfer mode, set the size of a block that is transferred in one operation (in units of DATSIZ). In single transfer and successive transfer modes, set an 8-bit low-order value for the transfer count here.

Note: The transfer count and block size thus set are decremented according to the transfers performed. If the transfer count or block size is set to 0, it is decremented to all Fs by the first transfer performed. This means that you have set the maximum value that is determined by the number of bits available.

DINTEN: End-of-transfer interrupt enable (D31/2nd Word)

If this bit is left set (= "1"), when the transfer counter reaches 0, an interrupt request to the CPU is generated based on the interrupt factor flag by which IDMA has been invoked.

If this bit is "0", no interrupt request to the CPU is generated even when the transfer counter has reached 0.

DATSIZ: Data size control (D30/2nd Word)

Set the unit size of data to be transferred.

A half-word size (16 bits) is assumed if this bit is "1" and a byte size (8 bits) is assumed if this bit is "0".

SRINC[1:0]: Source address control (D[29:28]/2nd Word)

Set the source address updating format.

If the format is set for "address fixed" (00), the source address is not changed by a data transfer performed.

Even when transferring multiple data, the transfer data is always read from the same address.

If the format is set for "address increment" (11 or 10) in single and successive transfer modes, the source address is incremented by an amount equal to the data size set by DATSIZ when one data transfer is completed. If the format is set for "address decrement" (01), the source address is decremented in the same way.

In block transfer mode too, the source address is incremented or decremented when one data unit is transferred. However, if the set format is "10", the source address that has been incremented during a block transfer

recycles back to the initial value when the block transfer is completed.

SRADR[27:0]: Source address (D[27:0]/2nd Word)

Use these bits to set the starting address at the source of transfer. The content set here is updated according to the setting of SRINC.

DMOD[1:0]: Transfer mode (D[31:30]/3rd Word)

Use these bits to set the desired transfer mode.

The transfer modes are outlined below (to be detailed later):

• Single transfer mode (00)

In this mode, a transfer operation invoked by one trigger is completed after transferring one unit of data of the size set by DATSIZ. If data transfer need to be performed a number of times as set by the transfer counter, an equal number of triggers are required.

Successive transfer mode (01)

In this mode, data transfer operations are performed by one trigger a number of times as set by the transfer counter. The transfer counter is decremented to 0 each time data is transferred.

• Block transfer mode (10)

In this mode, a transfer operation invoked by one trigger is completed after transferring one block of data of the size set by BLKLEN. If a block transfer need to be performed a number of times as set by the transfer counter, an equal number of triggers are required.

DSINC[1:0]: Destination address control (D[29:28]/3rd Word)

Set the destination address update format.

If the format is set for "address fixed" (00), the destination address is not changed by the performance of a data transfer operation. Even when transferring multiple data, the transfer data is always written to the same address. If the format is set for "address increment" (11 or 10) in single and successive transfer modes, the destination address is incremented by an amount equal to the data size set by DATSIZ when one data transfer is completed. If the format is set for "address decrement" (01), the destination address is decremented in the same way. In block transfer mode as well, the destination address is incremented or decremented when one data unit is transferred. However, if the set format is "10", the destination address that has been incremented during a block transfer recycles back to the initial value when the block transfer is completed.

DSADR[27:0]: Destination address (D[27:0]/3rd Word)

Use these bits to set the starting address at the destination of transfer. The content set here is updated according to the setting of DSINC.

Since the control information is placed in RAM, it can be rewritten. However, before rewriting the content of this information, make sure that no DMA transfer is generated in the channel whose information you are going to rewrite.

B-V-3-4 EPSON S1C33T01 FUNCTION PART

IDMA Invocation

The triggers by which IDMA is invoked have the following three causes:

- 1. Interrupt factor in an internal peripheral circuit
- 2. Trigger in the software application
- 3. Link setting

Enabling/disabling DMA transfer

The IDMA controller is enabled by writing "1" to the IDMA enable bit IDMAEN (D0) / IDMA enable register (0x48205), and is ready to accept the triggers described above. However, before enabling a DMA transfer, be sure to set the base address and the control information for the channel to be invoked correctly. If IDMAEN is set to "0", no IDMA invocation request is accepted.

IDMA invocation by an interrupt factor in internal peripheral circuits

Some internal peripheral circuits that have an interrupt generating function can invoke IDMA by an interrupt factor in that circuit. The IDMA channel numbers corresponding to such IDMA invocation are predetermined. The relationship between the interrupt factors that have this function and the IDMA channels is shown in Table 3.2.

Table 3.2 Interrupt Factors Used to Invoke IDMA

Peripheral circuit	Interrupt factor	IDMA Ch.	IDMA request bit	IDMA enable bit
Ports	Port input 0	1	RP0 (D0/0x40290)	DEP0 (D0/0x40294)
	Port input 1	2	RP1 (D1/0x40290)	DEP1 (D1/0x40294)
	Port input 2	3	RP2 (D2/0x40290)	DEP2 (D2/0x40294)
	Port input 3	4	RP3 (D3/0x40290)	DEP3 (D3/0x40294)
High-speed DMA	Ch.0, end of transfer	5	RHDM0 (D4/0x40290)	DEHDM0 (D4/0x40294)
	Ch.1, end of transfer	6	RHDM1 (D5/0x40290)	DEHDM1 (D5/0x40294)
16-bit programmable	Timer 0 comparison B	7	R16TU0 (D6/0x40290)	DE16TU0 (D6/0x40294)
timer	Timer 0 comparison A	8	R16TC0 (D7/0x40290)	DE16TC0 (D7/0x40294)
	Timer 1 comparison B	9	R16TU1 (D0/0x40291)	DE16TU1 (D0/0x40295)
	Timer 1 comparison A	10	R16TC1 (D1/0x40291)	DE16TC1 (D1/0x40295)
	Timer 2 comparison B	11	R16TU2 (D2/0x40291)	DE16TU2 (D2/0x40295)
	Timer 2 comparison A	12	R16TC2 (D3/0x40291)	DE16TC2 (D3/0x40295)
	Timer 3 comparison B	13	R16TU3 (D4/0x40291)	DE16TU3 (D4/0x40295)
	Timer 3 comparison A	14	R16TC3 (D5/0x40291)	DE16TC3 (D5/0x40295)
	Timer 4 comparison B	15	R16TU4 (D6/0x40291)	DE16TU4 (D6/0x40295)
	Timer 4 comparison A	16	R16TC4 (D7/0x40291)	DE16TC4 (D7/0x40295)
	Timer 5 comparison B	17	R16TU5 (D0/0x40292)	DE16TU5 (D0/0x40296)
	Timer 5 comparison A	18	R16TC5 (D1/0x40292)	DE16TC5 (D1/0x40296)
8-bit programmable	Timer 0 underflow	19	R8TU0 (D2/0x40292)	DE8TU0 (D2/0x40296)
timer	Timer 1 underflow	20	R8TU1 (D3/0x40292)	DE8TU1 (D3/0x40296)
	Timer 2 underflow	21	R8TU2 (D4/0x40292)	DE8TU2 (D4/0x40296)
	Timer 3 underflow	22	R8TU3 (D5/0x40292)	DE8TU3 (D5/0x40296)
Serial interface	Ch.0 receive buffer full	23	RSRX0 (D6/0x40292)	DESRX0 (D6/0x40296)
	Ch.0 transmit buffer empty	24	RSTX0 (D7/0x40292)	DESTX0 (D7/0x40296)
	Ch.1 receive buffer full	25	RSRX1 (D0/0x40293)	DESRX1 (D0/0x40297)
	Ch.1 transmit buffer empty	26	RSTX1 (D1/0x40293)	DESTX1 (D1/0x40297)
A/D converter	End of A/D conversion	27	RADE (D2/0x40293)	DEADE (D2/0x40297)
Ports	Port input 4	28	RP4 (D4/0x40293)	DEP4 (D4/0x40297)
	Port input 5	29	RP5 (D5/0x40293)	DEP5 (D5/0x40297)
	Port input 6	30	RP4 (D6/0x40293)	DEP4 (D6/0x40297)
	Port input 7	31	RP7 (D7/0x40293)	DEP7 (D7/0x40297)

Table 3.2 Interrupt Factors Used to Invoke IDMA (continue)

Peripheral circuit	Interrupt factor	IDMA Ch.	IDMA request bit	IDMA enable bit
8-bit programmable	Timer 4 underflow	32	RP0 (D0/0x40290)	DEP0 (D0/0x40294)
timer	Timer 5 underflow	33	RP1 (D1/0x40290)	DEP1 (D1/0x40294)
Serial interface	Ch.2 receive buffer full	34	RP2 (D2/0x40290)	DEP2 (D2/0x40294)
	Ch.2 transmit buffer empty	35	RP3 (D3/0x40290)	DEP3 (D3/0x40294)
	Ch.3 receive buffer full	36	RHDM0 (D4/0x40290)	DEHDM0 (D4/0x40294)
	Ch.3 transmit buffer empty	37	RHDM1 (D5/0x40290)	DEHDM1 (D5/0x40294)
Ports	Port input 8	38	R16TU0 (D6/0x40290)	DE16TU0 (D6/0x40294)
	Port input 9	39	R16TC0 (D7/0x40290)	DE16TC0 (D7/0x40294)
	Port input 10	40	R16TU1 (D0/0x40291)	DE16TU1 (D0/0x40295)
	Port input 11	41	R16TC1 (D1/0x40291)	DE16TC1 (D1/0x40295)
	Port input 12	42	R16TU2 (D2/0x40291)	DE16TU2 (D2/0x40295)
	Port input 13	43	R16TC2 (D3/0x40291)	DE16TC2 (D3/0x40295)
	Port input 14	44	R16TU3 (D4/0x40291)	DE16TU3 (D4/0x40295)
	Port input 15	45	R16TC3 (D5/0x40291)	DE16TC3 (D5/0x40295)
16-bit programmable	Timer 6 comparison B	46	R16TC4 (D7/0x40291)	DE16TC4 (D7/0x40295)
timer	Timer 6 comparison A	47	R16TU5 (D0/0x40292)	DE16TU5 (D0/0x40296)
	Timer 7 comparison B	48	R16TC5 (D1/0x40292)	DE16TC5 (D1/0x40296)
	Timer 7 comparison A	49	R8TU0 (D2/0x40292)	DE8TU0 (D2/0x40296)
	Timer 8 comparison B	50	R8TU1 (D3/0x40292)	DE8TU1 (D3/0x40296)
	Timer 8 comparison A	51	R8TU2 (D4/0x40292)	DE8TU2 (D4/0x40296)
	Timer 9 comparison B	52	R8TU3 (D5/0x40292)	DE8TU3 (D5/0x40296)
	Timer 9 comparison A	53	RSRX0 (D6/0x40292)	DESRX0 (D6/0x40296)
Single master 1 ² C-	I2CSMST Ch.0 read DMA	54	RI2CR0 (D0/0x402B3)	DEI2CR0 (D0/0x402B4)
bus	request			
	I2CSMST Ch.0 write DMA	55	RI2CW0 (D1/0x402B3)	DE12CW0 (D1/0x402B4)
	request			
	I2CSMST Ch.1 read DMA	56	RI2CR1 (D2/0x402B3)	DE12CR1 (D2/0x402B4)
	request			
	I2CSMST Ch.1 write DMA	57	RI2CW1 (D3/0x402B3)	DE12CW1 (D3/0x402B4)
	request			

These interrupt factors are used in common for interrupt requests and IDMA invocation requests.

To invoke IDMA upon the occurrence of an interrupt factor, set the corresponding bits of the IDMA request and IDMA enable registers shown in the table by writing "1". Then when an interrupt factor occurs, an interrupt request to the CPU is kept pending and the corresponding IDMA channel is invoked.

The interrupt factor flag that has been set to "1" remains set until the DMA transfer invoked by it is completed. If the following two conditions are met when one DMA transfer is completed, an interrupt request is generated without resetting the interrupt factor flag.

- The transfer counter has reached 0.
- DINTEN in control information is set to "1" (interrupt enabled).

In this case, the IDMA request register is cleared to "0". Therefore, if IDMA needs to be invoked when an interrupt factor occurs next time, this register must be set up again. To prevent unwanted IDMA requests from being generated, this setting must be performed before enabling interrupts and after resetting the interrupt factor flag. The IDMA enable bit is not cleared and remains set to "1".

If the transfer counter is not 0, the interrupt factor flag is reset when the DMA transfer is completed, so that no interrupt is generated. In this case, the IDMA request bit and IDMA enable bit are not cleared and remain set to "1".

When DINTEN in control information has been set to "0", the interrupt factor flag is reset even if the transfer counter reaches 0, so that no interrupt is generated. In this case, the IDMA request bit is not cleared but the IDMA enable bit is cleared.

If the IDMA request register bit is left reset to "0", the relevant interrupt factor generates an interrupt request and not a IDMA request.

The control registers (interrupt enable register and interrupt priority register) corresponding to the interrupt factor do not affect IDMA invocation. IDMA can be invoked even if the interrupt enable bit in ITC is set to "0" (interrupt disabled). However, these register must be set to enable the interrupt when generating the interrupt after completing the DMA transfer.

IDMA invocation by a trigger in the software application

All IDMA channels for which control information is set, including those corresponding to interrupt factors described above, can be invoked by a trigger in the software application.

The following bits are used for this control:

IDMA channel number set-up: DCHN[6:0] (D[6:0]) / IDMA start register (0x48204) IDMA start control: DSTART (D7) / IDMA start register (0x48204)

When the IDMA channel number to be invoked (0 to 127) is written to DCHN and DSTART is set to "1", the specified IDMA channel starts a DMA transfer.

DSTART remains set (= "1") during a DMA transfer and is reset to "0" in hardware when one DMA transfer operation is completed.

Do not modify these bits during a DMA transfer.

If DINTEN is set to "1" (interrupt enabled), an interrupt factor for the completion of IDMA transfer is generated when one DMA transfer is completed.

IDMA invocation by link setting

If LNKEN in the control information is set to "1" (link enabled), the IDMA channel that is set in the IDMA link field "LNKCHN" is invoked successively after a DMA transfer in the link-enabled channel is completed. The interrupt request by the first channel is generated after transfers in all linked channels are completed if the interrupt conditions are met.

To generate an interrupt at the end of an IDMA transfer, the DINTEN (end-of-transfer interrupt enable) bits in the IDMA control information for the first IDMA channel to be invoked and all the channels to be linked must be set to "1".

IDMA invocation request during a DMA transfer

An IDMA invocation request to another channel that is generated during a DMA transfer is kept pending until the DMA transfer that was being executed at the time is completed. Since an invocation request is not cleared, new requests will be accepted when the DMA transfer under execution is completed.

An IDMA invocation request to the same channel cannot be accepted while the channel is executing a DMA transfer because the same interrupt factor is used. Therefore, an interval longer than the DMA transfer period is required when invoking the same channel.

IDMA invocation request when DMA transfer is disabled

An IDMA invocation request generated when IDMAEN is "0" (DMA transfer disabled) is kept pending until IDMAEN is set to "1". Since an invocation request is not cleared, it is accepted when DMA transfer is enabled.

Simultaneous generation of a software trigger and a hardware trigger

When a software trigger and the hardware trigger for the same channel are generated simultaneously, the software trigger starts IDMA transfer. The IDMA transfer by the hardware trigger is not executed since the interrupt factor is reset when the DMA transfer is completed. However, an operation like this cannot be recommended.

Operation of IDMA

IDMA has three transfer modes, in each of which data transfer operates differently. Furthermore, an interrupt factor is processed differently depending on the type of trigger. The following describes the operation of IDMA in each transfer mode and how an interrupt factor is processed for each type of trigger.

Single transfer mode

The channels for which DMOD in control information is set to "00" operate in single transfer mode. In this mode, a transfer operation invoked by one trigger is completed after transferring one data unit of the size set by DATSIZ. If a data transfer needs to be performed a number of times as set by the transfer counter, an equal number of triggers are required.

The operation of IDMA in single transfer mode is shown by the flow chart in Figure 3.1.




Figure 3.1 Operation Flow in Single Transfer Mode

- (1) When a trigger is accepted, the address for control information is calculated from the base address and channel number.
- (2) Control information is read from the calculated address into the internal temporary register.
- (3) Data of the size set in the control information is read from the source address.
- (4) The read data is written to the destination address.
- (5) The address is incremented or decremented and the transfer counter is decremented.
- (6) The modified control information is written to RAM.
- (7) In the case of a hardware trigger, the interrupt control bits are processed before completing IDMA.

Condition	Interrupt factor flag	IDMA request bit	IDMA enable bit
Transfer counter ≠ "0":	Reset ("0")	Not changed ("1")	Not changed ("1")
Transfer counter = "0", DINTEN = "1":	Not changed ("1")	Reset ("0")	Not changed ("1")
Transfer counter = "0", DINTEN = "0":	Reset ("0")	Not changed ("1")	Reset ("0")

Successive transfer mode

The channels for which DMOD in control information is set to "01" operate in successive transfer mode. In this mode, a data transfer is performed by one trigger a number of times as set by the transfer counter. The transfer counter is decremented to "0" by one transfer executed.

The operation of IDMA in successive transfer mode is shown by the flow chart in Figure 3.2.




Figure 3.2 Operation Flow in Successive Transfer Mode

- (1) When a trigger is accepted, the address for control information is calculated from the base address and channel number.
- (2) Control information is read from the calculated address into the internal temporary register.
- (3) Data of the size set in the control information is read from the source address.
- (4) The read data is written to the destination address.
- (5) The address is incremented or decremented and the transfer counter is decremented.
- (6) Steps (3) to (5) are repeated until the transfer counter reaches 0.
- (7) The modified control information is written to RAM.
- (8) In the case of a hardware trigger, the interrupt control bits are processed before completing IDMA.

Condition	Interrupt factor flag	IDMA request bit	IDMA enable bit
Transfer counter ≠ "0":	Reset ("0")	Not changed ("1")	Not changed ("1")
Transfer counter = "0", DINTEN = "1":	Not changed ("1")	Reset ("0")	Not changed ("1")
Transfer counter = "0", DINTEN = "0":	Reset ("0")	Not changed ("1")	Reset ("0")

Block transfer mode

The channels for which DMOD in control information is set to "10" operate in block transfer mode. In this mode, a transfer operation invoked by one trigger is completed after transferring one block of data of the size set by BLKLEN. If a block transfer needs to be performed a number of times as set by the transfer counter, an equal number of triggers are required.

The operation of IDMA in block transfer mode is shown by the flow chart in Figure 3.3.




Figure 3.3 Operation Flow in Block Transfer Mode

- (1) When a trigger is accepted, the address for control information is calculated from the base address and channel number.
- (2) Control information is read from the calculated address into the internal temporary register.
- (3) Data of the size set in the control information is read from the source address.
- (4) The read data is written to the destination address.
- (5) The address is incremented or decremented and BLKLEN is decremented.
- (6) Steps (3) to (5) are repeated until BLKLEN reaches 0.
- (7) If SRINC and DSINC are "10", the address is recycled to the initial value.
- (8) The transfer counter is decremented.
- (9) The modified control information is written to RAM.
- (10) In the case of a hardware trigger, the interrupt control bits are processed before completing IDMA.

Condition	Interrupt factor flag	IDMA request bit	IDMA enable bit
Transfer counter ≠ "0":	Reset ("0")	Not changed ("1")	Not changed ("1")
Transfer counter = "0", DINTEN = "1":	Not changed ("1")	Reset ("0")	Not changed ("1")
Transfer counter = "0", DINTEN = "0":	Reset ("0")	Not changed ("1")	Reset ("0")

Processing of interrupt factors by type of trigger

· When invoked by an interrupt factor

The interrupt factor flag by which IDMA has been invoked remains set even during a DMA transfer. If the transfer counter is decremented to 0 and DINTEN = "1" (interrupt enabled) when one DMA transfer is completed, the interrupt factor that has invoked IDMA is not reset and an interrupt request is generated. At the same time, the IDMA request register is cleared to "0". The IDMA enable bit is not cleared and remains set to "1".

If the transfer counter is not 0, the interrupt factor flag is reset when the DMA transfer is completed, so that no interrupt is generated. In this case, the IDMA request bit and IDMA enable bit are not cleared and remain set to "1".

When DINTEN has been set to "0" (interrupt disabled), the interrupt factor flag is reset even if the transfer counter reaches 0, so that no interrupt is generated. In this case, the IDMA request bit is not cleared but the IDMA enable bit is cleared.




Figure 3.4 Operation when Invoked by Interrupt Factor

When IDMA is invoked by the software trigger, the IDMA interrupt factor flag FIDMA (D4)/DMA interrupt factor flag register (0x40281) will not be set.

· When invoked by a software trigger

If the transfer counter is decremented to 0 and DINTEN = "1" (interrupt enabled) when one DMA transfer is completed, the IDMA interrupt factor flag FIDMA (D4)/DMA interrupt factor flag register (0x40281) is set, thereby generating an interrupt request.

If the transfer counter is not 0 or DINTEN = "0" (interrupt disabled), the FIDMA flag is not set.

If the interrupt factor flag for the same channel is set during a software-triggered transfer, the IDMA invocation request by that interrupt factor flag is kept pending. However, the interrupt factor flag will be reset when the current execution is completed, so there will be no DMA transfer by the interrupt factor flag.




Figure 3.5 Operation when Invoked by Software Trigger

Linking

If the IDMA channel number to be executed next is set in the IDMA link field "LNKCHN" of control information and LNKEN is set to "1" (link enabled), DMA successive transfer in that IDMA channel can be performed. An example of link setting is shown in Figure 3.6.




Figure 3.6 Example of Link Setting

For the above example, IDMA operates as described below.

· For trigger in hardware

- (1) The IDMA channel 3 is invoked by an interrupt factor and the DMA transfer that is set is performed. Since the IDMA is operating in successive transfer mode and the transfer counter is decremented to 0 and DINTEN is set to "1", the interrupt factor flag by which the channel 3 has been invoked remains set.
- (2) Next, a DMA transfer is performed via the linked IDMA channel 5. Channel 5 is set for single transfer mode and the transfer counter in this transfer is decremented by 1.
- (3) Finally, a DMA transfer in IDMA channel 7 is performed. Although the channel 7 is set for block transfer mode, the transfer counter is decremented to 0 when the transfer is completed because the number of transfers to be performed is 1.
- (4) Since the interrupt factor flag that has invoked IDMA channel 3 in (1) remains set, an interrupt is generated when the IDMA transfer (channel 7) in (3) is completed. The transfer result does not affect the interrupt factor flag of channel 3.
 - To generate an interrupt at the end of an IDMA transfer, the DINTEN (end-of-transfer interrupt enable) bits in the IDMA control information for the first IDMA channel to be invoked and all the channels to be linked must be set to "1".

· For trigger in the software application

- (1) The IDMA channel 3 is invoked by a trigger in the software application and the DMA transfer that is set is performed.
 - Since the IDMA is operating in successive transfer mode and the transfer counter is decremented to 0 and DINTEN is set to "1", the IDMA interrupt factor flag FIDMA (D4)/DMA interrupt factor flag register (0x40281) is set when the transfer is completed.
- (2) Next, a DMA transfer is performed in the linked IDMA channel 5. The channel 5 is set for the single transfer mode and the transfer counter in this transfer is decremented by 1.
- (3) Finally, a DMA transfer in IDMA channel 7 is performed. Although channel 7 is set for the block transfer mode, the transfer counter is decremented to 0 when the transfer is completed because the number of transfers to be performed is 1. The completion of this transfer also causes the FIDMA flag to be set to "1". However, the FIDMA flag has already been set when the transfer is completed in (1) above.
- (4) Since the FIDMA flag is set, an interrupt request is generated here. In cases when IDMA has been invoked by a trigger in the software application, if the transfer counter in any one of the linked channels is decremented to 0 and DINTEN for that channel is set to "1", an interrupt request for the completion of IDMA transfer is generated when a transfer operation in each of the linked channels is completed. The channel in which an interrupt request has been generated can be verified by reading out the transfer counter.

Transfer operations in each channel are performed as described earlier.

Interrupt Function of Intelligent DMA

IDMA can generate an interrupt that causes invocation of IDMA and an interrupt for the completion of IDMA transfer itself.

Interrupt when invoked by an interrupt factor

If the corresponding bits of the IDMA request and interrupt enable registers are left set (= "1"), assertion of an interrupt request is kept pending even when the enabled interrupt factor has occurred and the IDMA channel assigned to that interrupt factor is invoked.

If the transfer counter is decremented to 0 and DINTEN = "1" (interrupt enabled) when one DMA transfer is completed, the interrupt factor that has invoked IDMA is not reset and an interrupt request is generated. At the same time, the IDMA request register is cleared to "0". The IDMA enable bit is not cleared and remains set to "1".

If the transfer counter is not 0, the interrupt factor flag is reset when the DMA transfer is completed, so that no interrupt is generated. In this case, the IDMA request bit and IDMA enable bit are not cleared and remain set to "1".

When DINTEN has been set to "0" (interrupt disabled), the interrupt factor flag is reset even if the transfer counter reaches 0, so that no interrupt is generated. In this case, the IDMA request bit is not cleared but the IDMA enable bit is cleared.

When IDMA is invoked by the software trigger, the IDMA interrupt factor flag FIDMA (D4)/DMA interrupt factor flag register (0x40281) will not be set.

For details about the interrupt factors that can be used to invoke IDMA and the interrupt control registers, refer to the descriptions of the peripheral circuits in this manual.

Note that the priority levels of interrupt factors are set by the interrupt priority register. Refer to "ITC (Interrupt Controller)". However, when compared between IDMA and interrupt requests, IDMA is given higher priority over the other. Consequently, even when an interrupt factor occurring during an IDMA transfer has higher priority than the interrupt factor that invoked the IDMA transfer, an interrupt request for it or a new IDMA invocation request is not accepted until after the current IDMA transfer is completed.

Software-triggered interrupts

If the transfer counter is decremented to 0 and DINTEN = "1" (interrupt enabled) when one DMA transfer operation is completed, the IDMA interrupt factor flag FIDMA (D4)/DMA interrupt factor flag register (0x40281) is set, thereby generating an interrupt request. If the transfer counter is not 0 or DINTEN = "0" (interrupt disabled), the FIDMA flag is not set.

IDMA interrupt control register in the interrupt controller

The following registers are used to control an interrupt for the completion of IDMA transfer:

Interrupt factor flag: FIDMA (D4) /DMA interrupt factor flag register (0x40281)

Interrupt enable: EIDMA (D4) /DMA interrupt enable register (0x40271)

Interrupt level: PDM[2:0](D[2:0]) /IDMA interrupt priority register (0x40265)

When a DMA transfer in the IDMA channel invoked by a trigger in the software application or subsequent link is completed and the transfer counter is decremented to 0, the interrupt factor flag for the completion of IDMA transfer is set to "1". However, this requires as a precondition that interrupt be enabled (DINTEN = "1") in the control information for that channel. If the interrupt enable register bit remains set (= "1") when the flag is set, an interrupt request is generated. Interrupts can be disabled by leaving the interrupt enable register bit cleared (= "0"). Use the interrupt priority register to set interrupt priority levels (0 to 7). An interrupt request to the CPU is accepted on condition that no other interrupt request of higher priority is generated.

Furthermore, it is only when the PSR's IE bit = "1" (interrupt enabled) and the set value of IL is smaller than the IDMA interrupt level which is set by the interrupt priority register that the CPU actually accepts an IDMA interrupt request.

For details about these interrupt control registers, and for information on device operation when an interrupt occurs, refer to "ITC (Interrupt Controller)".

Trap vector

The trap vector address for an interrupt upon completion of IDMA transfer by default is set as follows: 0x0C00068

The trap table base address can be changed using the TTBR registers (0x48134 to 0x48137).

I/O Memory of Intelligent DMA

Table 3.3 shows the control bits of IDMA.

Table 3.3 Control Bits of IDMA

Register name	Address	Bit	Name	Function		Set	ting	3	Init.	R/W	Remarks
IDMA interrupt	0040265	D7-3	i_	reserved						_	0 when being read.
priority register	(B)	D2	PDM2	IDMA interrupt level		O t	o 7		Х	R/W	o whom being read.
priority register	(5)	D1	PDM1	IDWA Interrupt level		0.0	0 1		X	10,44	
		D0	PDM0						X		
DMA interrupt	0040271	D7-5	I Dimo	reserved	\vdash				_		0
enable register	(B)	D7-5	EIDMA	IDMA	1	Enabled	_ 0	Disabled	0	- R/W	0 when being read.
enable register	(B)	D3	EHDM3	High-speed DMA Ch.3	┨ '	Enabled	١٠	Disabled	0	R/W	
		D3	EHDM2	High-speed DMA Ch.2	1				0	R/W	
		D1	EHDM1	High-speed DMA Ch.1	-				0	R/W	
		D0	EHDM0	High-speed DMA Ch.0	1				0	R/W	
DMA interrupt	0040281	D7-5	LIIDMO	reserved	H		<u> </u>		_	10,44	0 when being read.
factor flag	(B)	D7=3	FIDMA	IDMA	1	Factor is	_ To	No factor is	X	R/W	o when being read.
register	(6)	D3	FHDM3	High-speed DMA Ch.3	┨ '	generated	١٣	generated	X	R/W	
register		D2	FHDM2	High-speed DMA Ch.2	1	generated		generated	X	R/W	
		D1	FHDM1	High-speed DMA Ch.1	1				X	R/W	
		D0	FHDM0	High-speed DMA Ch.0	1				X	R/W	
IDMA base	0048200	DF	DBASEL15	IDMA base address	H		<u> </u>		0	R/W	
address low-	(HW)	DE	DBASEL13	low-order 16 bits					0	I FX/ V V	
order register	(HVV)	DD	DBASEL14	(Initial value: 0x0C003A0)					0		
order register		DC	DBASEL13	(Illiliai value. 0x0C003A0)					0		
		DB	DBASEL12						0		
		DA	DBASEL10						0		
		DA D9	DBASEL9						1		
		D8	DBASEL8						1		
		D7	DBASEL7						1		
		D6	DBASEL6						0		
		D5	DBASEL5						1		
		D4	DBASEL4						0		
		D3	DBASEL3						0		
		D2	DBASEL2						0		
		D1	DBASEL1						0		
		D0	DBASEL0						0		
IDMA base	0048202	DF-C	_	reserved	T		_			_	Undefined in read.
address	(HW)	DB	DBASEH11	IDMA base address					0	R/W	
high-order	` '	DA		high-order 12 bits					0		
register		D9	DBASEH9	(Initial value: 0x0C003A0)					0		
"		D8	DBASEH8	,					0		
		D7	DBASEH7						1		
		D6	DBASEH6						1		
		D5	DBASEH5						0		
		D4	DBASEH4						0		
		D3	DBASEH3						0		
		D2	DBASEH2						0		
		D1	DBASEH1						0		
		D0	DBASEH0						0		
IDMA start	0048204	D7	DSTART	IDMA start	1	IDMA start	0	Stop	0	R/W	
register	(B)	D6-0	DCHN	IDMA channel number	T	0 to	_		0	R/W	
IDMA enable	0048205	D7-1	-	reserved	Ħ		_		_	_	
register	(B)	D0	IDMAEN	IDMA enable	1	Enabled	0	Disabled	0	R/W	
_ · J	ι-,				<u> </u>		<u> </u>		_		

DBASEL[15:0]: IDMA base address [15:0] (D[F:0]) / IDMA base address low-order register (0x48200) **DDBASEH[11:0]**: IDMA base address [27:16] (D[B:0]) / IDMA base address high-order register (0x48202)

Specify the starting address of the control information to be placed in RAM.

Use DBASEL to set the 16 low-order bits of the address and DBASEH to set the 12 high-order bits.

The address to be set in these registers must always be a word (32-bit) boundary address.

These registers cannot be read or written in bytes. The registers must be accessed in words for read/write operations to address 0x48200, and in half-words for read/write operations to addresses 0x48200 and 0x48202. Write operations in half-words must be performed in order of 0x48200 and 0x48202. Read operations in half-words may be performed in any order.

Write operations to the IDMA base address registers during a DMA transfer are ignored. When the register is read during a DMA transfer, the read data is indeterminate.

At initial reset, the base address is set to 0xC003A0.

IDMAEN: DMA enable (D0) / DMA enable register (0x48205)

Enable a DMA transfer.

Write "1": Enabled Write "0": Disabled Read: Valid

A data transfer operation by intelligent DMA and high-speed DMA is enabled by writing "1" to IDMAEN. DMA transfer is disabled by writing "0" to IDMAEN.

Be sure to disable DMA transfers (IDMAEN = "0") before you set the base address and transfer conditions. At initial reset, IDMAEN is set to "0" (disabled).

DCHN[6:0]: IDMA channel number (D[6:0]) / IDMA start register (0x48204)

Set the channel numbers (0 to 127) to be invoked by a trigger in the software application. At initial reset, DCHN is set to "0".

DSTART: IDMA start (D7) / IDMA start register (0x48204)

Use this register for a trigger in the software application and for monitoring the operation of IDMA.

When written

Write "1": IDMA started Write "0": Invalid

When read

Read "1": IDMA operating (only when invoked by software trigger)

Read "0": IDMA inactive

When DSTART is set to "1", it functions as a trigger in the software application, invoking the IDMA channel that is set in the DCHN register.

At initial reset, DSTART is set to "0".

PDM2-PDM0: DMA interrupt level (D[2:0]) / IDMA interrupt priority register (0x40265)

Set the priority level of the interrupt upon completion of IDMA transfer in the range of 0 to 7. At initial reset, the contents of this register are indeterminate.

EIDMA: IDMA interrupt enable (D2) / DMA interrupt enable register (0x40271)

Enable or disable occurrence of an interrupt to the CPU.

Write "1": Interrupt enabled Write "0": Interrupt disabled

Read: Valid

This bit controls the interrupt generated upon completion of IDMA transfer. The interrupt is enabled by setting this bit to "1" and disabled by setting this bit to "0".

At initial reset, EIDMA is set to "0" (interrupt disable).

FIDMA: IDMA interrupt factor flag (D2) / DMA interrupt factor flag register (0x40281)

Indicate the occurrence status of an IDMA interrupt request.

When read

Read "1": Interrupt factor occurred Read "0": No interrupt factor occurred

When written using reset-only method (default)

Write "1": Interrupt factor flag is reset

Write "0": Invalid

When written using the read/write method

Write "1": Interrupt factor flag is set Write "0": Interrupt factor flag is reset

This flag is set to "1" when one DMA transfer initiated by a software trigger or subsequent link is completed and the transfer counter is decremented to 0. However, this requires as a precondition that interrupts be enabled in control information (DINTEN = "1").

At this time, an interrupt to the CPU is generated if the following conditions are met:

- 1. The corresponding interrupt enable register bit is set to "1".
- 2. No interrupt request of higher priority is generated.
- 3. The IE bit of the PSR is set to "1" (interrupt enable).
- 4. The corresponding interrupt priority register is set to a level higher than the CPU's interrupt level (IL).

In order for the next interrupt to be accepted after interrupt generation, the interrupt factor flag must be reset and the PSR must be set up again (by setting the IL below the level indicated by the interrupt priority register and setting the IE bit to "1" or executing a reti instruction).

The interrupt factor flag can only be reset by a write instruction in the software application. If the PSR is set up again to accept interrupts (or the reti instruction is executed) without resetting the interrupt factor flag, the same interrupt may occur again. Note also that the value to be written to reset the flag is "1" when using the reset-only method (RSTONLY = "1") and "0" when using the read/write method (RSTONLY = "0"). Be careful not to confuse these two cases.

This flag becomes indeterminate when initially reset, so be sure to reset it in the software application.

Programming Notes

- (1) Before setting the IDMA base address, be sure to disable DMA transfers (IDMAEN = "0"). Writing to the IDMA base address register is ignored when the DMA transfer is enabled (IDMAEN = "1"). Also, when the register is read during a DMA transfer, the data is indeterminate. When setting or rewriting control information for each channel, make sure that DMA transfers will not occur in any channel.
- (2) The address that is set in the IDMA base address register must always be a word (32-bit) boundary address.
- (3) After an initial reset, the interrupt factor flag (FIDMA) becomes indeterminate. To prevent unwanted interrupts from occurring, be sure to reset the flag in a program.
- (4) Once an interrupt occurs, be sure to reset the interrupt factor flag (FIDMA) before setting up the PSR again or executing the reti instruction. This ensures that an interrupt will not be generated for the same factor.
- (5) If all the following conditions are met, the transfer counter value becomes invalid during IDMA transfer so data cannot be transferred properly.
 - The IDMA control information (source/destination addresses, transfer counter, etc.) is placed in the external EDO DR AM
 - 2. The DRAM access timing condition is set to EDO mode by the BCU register.
 - 3. The bus clock is set to x2 speed mode (#X2SPD pin = "0").

When placing the control information in the EDO DRAM in x2 speed mode, the DRAM access timing condition must be set to high-speed page mode.

Or place the control information in the internal RAM. Using the internal RAM increases the performance because the overhead during IDMA transfer is decreased to 6 cycles on both load/store operations.

- (6) The current version of the DMA controller (C33 macroModel2 rev. 2.2) does not set the IDMA interrupt factor flag FIDMA (D4)/DMA interrupt factor flag register (0x40281) even when an IDMA transfer that was started with a software trigger has completed (transfer counter = 0). Therefore, a transfer completion interrupt cannot be used in software trigger mode.
- (7) In HALT mode, since the DMA and BCU clocks operate, if the next operation is performed in HALT mode, not HALT2 mode, with a setting of 0 in clock option register HLT20 (0x0040190 bit 3), that operation will be an unpredictable erroneous operation.
 - If a DMA trigger occurs and DMA is invoked while the CPU is stopped after HALT mode execution, erroneous operation will result. Ensure that DMA is not invoked in HALT mode.
 - In HALT2 mode, DMA is not invoked since the DMA and BCU clocks are stopped.

V DMA BLOCK: IDMA (Intelligent DMA)

THIS PAGE IS BLANK.

S1C33T01 FUNCTION PART Appendix // MAP

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
8-bit timer	0040140	D7-2	-	reserved	-	_	-	0 when being read.
clock select	(B)	D1	P8TPCK5	8-bit timer 5 clock selection	1 θ/1 0 Divided clk.	0	R/W	θ: selected by Prescaler clock
register	, ,	D0	P8TPCK4	8-bit timer 4 clock selection	1 θ/1 0 Divided clk.	0	R/W	select register (0x40181)
16-bit timer 6	0040141	D7-4	-	reserved	_	_	_	0 when being read.
clock control	(B)	D3	P16TON6	16-bit timer 6 clock control	1 On 0 Off	0	R/W	
register	, ,	D2	P16TS62	16-bit timer 6	P16TS6[2:0] Division ratio	0	R/W	θ: selected by
		D1	P16TS61	clock division ratio selection	1 1 1 0/4096	0		Prescaler clock select
		D0	P16TS60		1 1 0 θ/1024	0		register (0x40181)
					1 0 1 0/256			
					1 0 0 0 9/64			
					0 1 1 θ/16			
					0 1 0 θ/4			
					0 0 1 θ/2			
					0 0 0 θ/1			
16-bit timer 7	0040142	D7-4	-	reserved	_	_		0 when being read.
clock control	(B)	D3	P16TON7	16-bit timer 7 clock control	1 On 0 Off	0	R/W	
register		D2	P16TS72	16-bit timer 7	P16TS7[2:0] Division ratio	0	R/W	θ: selected by
		D1	P16TS71	clock division ratio selection	1 1 1 θ/4096	0		Prescaler clock select
		D0	P16TS70		1 1 0 θ/1024	0		register (0x40181)
					1 0 1 θ/256			
					1 0 0 0 0/64			
					0 1 1 9/16			
					0 1 0 θ/4			
					0 0 1 θ/2			
					0 0 0 θ/1			
16-bit timer 8	0040143	D7-4	-	reserved	-	_	-	0 when being read.
clock control	(B)	D3	P16TON8	16-bit timer 8 clock control	1 On 0 Off	0	R/W	
register		D2	P16TS82	16-bit timer 8	P16TS8[2:0] Division ratio	0	R/W	θ: selected by
		D1	P16TS81	clock division ratio selection	1 1 1 0/4096	0		Prescaler clock select
		D0	P16TS80		1 1 0 θ/1024	0		register (0x40181)
					1 0 1 0/256			
					1 0 0 0/64			
					0 1 1 0/16			
					0 1 0 0/4			
					0 0 1 0/2			
				1 .	0 0 0 θ/1			
16-bit timer 9	0040144	D7-4	-	reserved	- 100"	-	-	0 when being read.
clock control	(B)	D3	P16TON9	16-bit timer 9 clock control	1 On 0 Off	0	R/W	Or a alasta d boo
register		D2	P16TS92	16-bit timer 9	P16TS9[2:0] Division ratio	0	R/W	θ: selected by
		D1 D0	P16TS91 P16TS90	clock division ratio selection	. . .	0		Prescaler clock select
		1 00	F 10 1 290		1 1 0 θ/1024 1 0 1 θ/256	U		register (0x40181)
					1 0 1 9/256			
					0 1 1 9/16			
					0 1 0 0/16			
					0 0 1 0 0/4			
					0 0 0 0 0/2			

(B) in [Address] indicates an 8-bit register and (HW) indicates a 6-bit register. The meaning of the symbols described in [Init.] are listed below:

- 0, 1: Initial values that are set at initial reset.
 - (However, the registers for the bus and input/output ports are not initialized at hot start.)
- X: Not initialized at initial reset.
- Not set in the circuit.

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
8-bit timer 4/5	0040145	D7	P8TON5	8-bit timer 5 clock control	1 On 0 Off	0	R/W	
clock control	(B)	D6	P8TS52	8-bit timer 5	P8TS5[2:0] Division ratio	0	R/W	θ: selected by
register		D5	P8TS51	clock division ratio selection	1 1 1 θ/256	0		Prescaler clock selec
		D4	P8TS50		1 1 0 θ/128	0		register (0x40181)
					1 0 1 θ/64			
					1 0 0 0 0/32			8-bit timer 5 can
					0 1 1 0 θ/16 0 1 0 θ/8			generate the clock for the serial I/F Ch.3.
					0 0 1 0 0/6			the senai // Ch.s.
					0 0 0 0 0/2			
		D3	P8TON4	8-bit timer 4 clock control	1 On 0 Off	0	R/W	
		D2	P8TS42	8-bit timer 4	P8TS4[2:0] Division ratio	0	R/W	θ: selected by
		D1	P8TS41	clock division ratio selection	1 1 1 θ/4096	0		Prescaler clock selec
		D0	P8TS40		1 1 0 θ/2048	0		register (0x40181)
					1 0 1 0/64			
					1 0 0 0 0/32			8-bit timer 4 can
					0 1 1 0 θ/16 0 1 0 θ/8			generate the clock for the serial I/F Ch.2.
					0 0 1 0/8			the senai // Ch.z.
					0 0 0 0 0/4			
8-bit timer	0040146	D7-4	_	reserved		+-	 	0 when being read.
clock select	(B)	D3	Р8ТРСК3	8-bit timer 3 clock selection	1 θ/1 0 Divided	_	R/W	θ: selected by
register		D2	P8TPCK2	8-bit timer 2 clock selection	1 θ/1 0 Divided	_	R/W	Prescaler clock selec
		D1	P8TPCK1	8-bit timer 1 clock selection	1 θ/1 0 Divided	lk. 0	R/W	register (0x40181)
		D0	P8TPCK0	8-bit timer 0 clock selection	1 θ/1 0 Divided	lk. 0	R/W	
16-bit timer 0	0040147	D7-4	-	reserved	-		-	0 when being read.
clock control	(B)	D3	P16TON0	16-bit timer 0 clock control	1 On 0 Off	0	R/W	
register		D2	P16TS02	16-bit timer 0	P16TS0[2:0] Division ratio		R/W	θ: selected by
		D1 D0	P16TS01 P16TS00	clock division ratio selection	1 1 1 0 θ/4096 1 1 0 θ/1024	0		Prescaler clock select
		DU	F 101300		1 0 1 9/1024	"		register (0x40181)
					1 0 0 0 0/64			16-bit timer 0 can be
					0 1 1 9/16			used as a watchdog
					0 1 0 θ/4			timer.
					0 0 1 θ/2			
					0 0 0 θ/1			
16-bit timer 1	0040148	D7-4	-	reserved			_	0 when being read.
clock control	(B)	D3	P16TON1	16-bit timer 1 clock control	1 On 0 Off	0	R/W	0 1 (11
register		D2 D1	P16TS12 P16TS11	16-bit timer 1 clock division ratio selection	P16TS1[2:0] Division ration 1 1 1 1 θ/4096	0 0	R/W	θ: selected by
		D0	P16TS10	Clock division ratio selection	1 1 0 0/4096 1 1 0 0/1024	0		Prescaler clock selec register (0x40181)
		50	101010		1 0 1 0/256	"		register (ex-re-re-r)
					1 0 0 0/64			
					0 1 1 θ/16			
					0 1 0 θ/4			
					0 0 1 θ/2			
					0 0 0 θ/1			
16-bit timer 2	0040149			reserved	-		-	0 when being read.
clock control	(B)	D3	P16TON2	16-bit timer 2 clock control	1 On 0 Off	0	R/W	0 1 (11
register		D2 D1	P16TS22 P16TS21	16-bit timer 2 clock division ratio selection	P16TS2[2:0] Division ration 1 1 1 1 θ/4096	0 0	R/W	θ: selected by
		D0	P16TS20	Clock division ratio selection	1 1 1 0 θ/4096 1 1 1 0 θ/1024	0		Prescaler clock selec register (0x40181)
		Do	101020		1 0 1 0/1524 1 0 1 0/256	"		register (0x40101)
					1 0 0 0/64			
					0 1 1 9/16			
					0 1 0 θ/4			
					0 1 0 θ/4 0 0 1 θ/2			
					0 1 0 θ/4			
16-bit timer 3	004014A	D7-4	_	reserved	0 1 0 0/4 0 0 1 0/2 0 0 0 0 0/1			0 when being read.
clock control	004014A (B)	D3	P16TON3	16-bit timer 3 clock control	0 1 0 0/4 0 0 1 0/2 0 0 0 0 0/1 	0	- R/W	
		D3 D2	P16TS32	16-bit timer 3 clock control 16-bit timer 3	0 1 0 0/4 0 0 1 0/2 0 0 0 0 0/1 	0	R/W	θ: selected by
clock control		D3 D2 D1	P16TS32 P16TS31	16-bit timer 3 clock control	0 1 0 0/4 0 0 1 0/2 0 0 0 0 0/1 	0 0	_	θ: selected by Prescaler clock selec
clock control		D3 D2	P16TS32	16-bit timer 3 clock control 16-bit timer 3	0 1 0 0/4 0 0 1 0/2 0 0 0 0 0/1 	0	_	θ: selected by
clock control		D3 D2 D1	P16TS32 P16TS31	16-bit timer 3 clock control 16-bit timer 3	0 1 0 0 0/4 0 0 1 0/2 0 0 0 0 0/1 	0 0	_	θ: selected by Prescaler clock selec
clock control		D3 D2 D1	P16TS32 P16TS31	16-bit timer 3 clock control 16-bit timer 3	0 1 0 0 0/4 0 0 1 0/2 0 0 0 0 0/1 	0 0	_	θ: selected by Prescaler clock selec
clock control		D3 D2 D1	P16TS32 P16TS31	16-bit timer 3 clock control 16-bit timer 3	0 1 0 0 0/4 0 0 1 0/2 0 0 0 0 0/1 1 0 0 0 0/1 1 0 0 0/f P16TS3[2:0] Division ration 1 0 0/1024 1 1 0 0/1024 1 0 1 0/256 1 0 0 0/64	0 0	_	θ: selected by Prescaler clock select
clock control		D3 D2 D1	P16TS32 P16TS31	16-bit timer 3 clock control 16-bit timer 3	0 1 0 0 0/4 0 0 1 0/2 0 0 0 0 0/1 1 0 0 0/1 P16TS3[2:0] Division ratio 1 1 0 0/256 1 0 0 0/256 1 0 0 0/64 0 1 1 0/16	0 0	_	θ: selected by Prescaler clock select

Register name	Address	Bit	Name	Function	Se	etting	Init.	R/W	Remarks
16-bit timer 4	004014B	D7-4	_	reserved		_	_	_	0 when being read.
clock control	(B)	D3	P16TON4	16-bit timer 4 clock control	1 On	0 Off	0	R/W	
register		D2	P16TS42	16-bit timer 4	P16TS4[2:0]	Division ratio	0	R/W	θ: selected by
		D1	P16TS41	clock division ratio selection	1 1 1	θ/4096	0		Prescaler clock select
		D0	P16TS40		1 1 0	θ/1024	0		register (0x40181)
					1 0 1	θ/256			
					1 0 0 0	θ/64 θ/16			
						θ/16 θ/4			
					0 0 1	θ/2			
					0 0 0	θ/1			
16-bit timer 5	004014C	D7-4	_	reserved		_	_	_	0 when being read.
clock control	(B)	D3	P16TON5	16-bit timer 5 clock control	1 On	0 Off	0	R/W	Ŭ
register		D2	P16TS52	16-bit timer 5	P16TS5[2:0]	Division ratio	0	R/W	θ: selected by
		D1	P16TS51	clock division ratio selection	1 1 1	θ/4096	0		Prescaler clock select
		D0	P16TS50		1 1 0	θ/1024	0		register (0x40181)
					1 0 1	θ/256			
					1 0 0	θ/64			
					0 1 1 0	θ/16 θ/4			
						θ/ 4 θ/ 2			
						θ/1			
8-bit timer 0/1	004014D	D7	P8TON1	8-bit timer 1 clock control	1 On	0 Off	0	R/W	
clock control	(B)	D6	P8TS12	8-bit timer 1	P8TS1[2:0]	Division ratio	0	R/W	θ: selected by
register	` '	D5	P8TS11	clock division ratio selection	1 1 1	θ/4096	0		Prescaler clock select
		D4	P8TS10		1 1 0	θ/2048	0		register (0x40181)
					1 0 1	θ/1024			
					1 0 0	θ/512			8-bit timer 1 can
					0 1 1	θ/256			generate the OSC3
					0 1 0 0 0 1	θ/128 θ/64			oscillation-stabilize
						θ/32			waiting period.
		D3	P8TON0	8-bit timer 0 clock control	1 On	0 Off	0	R/W	
		D2	P8TS02	8-bit timer 0	P8TS0[2:0]	Division ratio	0	R/W	θ: selected by
		D1	P8TS01	clock division ratio selection	1 1 1	θ/256	0		Prescaler clock select
		D0	P8TS00		1 1 0	θ/128	0		register (0x40181)
					1 0 1	θ/64			
					1 0 0	θ/32			8-bit timer 0 can
					0 1 1 0	θ/16 θ/8			generate the DRAM refresh clock.
						θ/4			Tellesii clock.
					0 0 0	θ/2			
8-bit timer 2/3	004014E	D7	P8TON3	8-bit timer 3 clock control	1 On	0 Off	0	R/W	
clock control	(B)	D6	P8TS32	8-bit timer 3	P8TS3[2:0]	Division ratio	0	R/W	θ: selected by
register		D5	P8TS31	clock division ratio selection	1 1 1	θ/256	0		Prescaler clock select
		D4	P8TS30		1 1 0	θ/128	0		register (0x40181)
					1 0 1	θ/64			
					1 0 0	θ/32			8-bit timer 3 can
					0 1 1 0	θ/16 θ/8			generate the clock for the serial I/F Ch.1.
						θ/4			the senari/r on.r.
					0 0 0	θ/2			
		D3	P8TON2	8-bit timer 2 clock control	1 On	0 Off	0	R/W	
	l	D2	P8TS22	8-bit timer 2	P8TS2[2:0]	Division ratio	0	R/W	θ: selected by
		D1	P8TS21	clock division ratio selection	1 1 1	0/4096	0		Prescaler clock select
1 1		D0	P8TS20		1 1 0	θ/2048	0		register (0x40181)
	- 1					θ/64	ı		I .
									0 hit timor 2 aan
					1 0 0	θ/32			8-bit timer 2 can
					1 0 0 0 1 1	θ/32 θ/16			generate the clock for
					1 0 0	θ/32			

Register name	Address	Bit	Name	Function			S	Setting	Init.	R/W	Remarks	
A/D clock	004014F	D7-4	_	reserved		_			_	_	0 when being read.	
control register	(B)	D3	PSONAD	A/D converter clock control	1 (1 On		On 0 Off		0	R/W	
		D2	PSAD2	A/D converter clock division ratio	P8 ⁻	TS0[:	2:0]	Division ratio	0	R/W	θ: selected by	
		D1	PSAD1	selection	1	1	1	θ/256	0		Prescaler clock select	
		D0	PSAD0		1	1	0	θ/128	0		register (0x40181)	
					1	0	1	θ/64				
					1	0	0	θ/32				
					0	1	1	θ/16				
					0	1	0	θ/8				
					0	0	1	θ/4				
					0	0	0	θ/2				

Register name	Address	Bit	Name	Function	Setting					l	Init.	R/W	Remarks
Clock timer	0040151	D7-2	-	reserved					-		_	_	0 when being read.
Run/Stop	(B)	D1	TCRST	Clock timer reset	1	Re	eset	t	0	Invalid	Χ	W	0 when being read.
register		D0	TCRUN	Clock timer Run/Stop control	1	Ru	ın		0	Stop	Х	R/W	
Clock timer	0040152	D7	TCISE2	Clock timer interrupt factor	T	CIS	E[2	2:0]	Inte	rrupt factor	Х	R/W	
interrupt	(B)	D6	TCISE1	selection	1	Ι.	1	1		None	Х		
control register		D5	TCISE0		1	-	1	0		Day	Х		
					1	- (0	1		Hour			
					1	- (0	0		Minute			
					0	٠ ٠	1	1		1 Hz			
					0	۱ ا	1	0		2 Hz			
					0		0	1		8 Hz			
					0		0	0		32 Hz			
		D4	TCASE2	Clock timer alarm factor selection	-	CAS	÷		Ala	arm factor	X	R/W	
		D3	TCASE1		1		X	X		Day	X		
		D2	TCASE0		X		1	X		Hour	Х		
					X 0	- 1	X 0	1 0		Minute None			
		D1	TCIF	Interrupt factor generation flag	1	_	-	rated	0	Not generated	Х	R/W	Reset by writing 1.
		D0	TCAF	Alarm factor generation flag	1	-		rated	_	Not generated	X	R/W	Reset by writing 1.
0	0040450			· · ·	⊨	+		ialeu	_				Treset by writing 1.
Clock timer	0040153	D7	TCD7	Clock timer data 1 Hz	1	+-			_	Low	X	R	
divider register	(B)	D6 D5	TCD6 TCD5	Clock timer data 2 Hz Clock timer data 4 Hz	1	Hi	_		<u> </u>	Low	X	R R	
		D5	TCD5	Clock timer data 4 Hz	1		_		_	Low	X	R	
		D4	TCD4	Clock timer data 8 Hz	1	+ `	_		_	Low	X	R	
		D2	TCD2	Clock timer data 32 Hz	1	_	_		_	Low	X	R	
		D2	TCD2	Clock timer data 64 Hz	1	 `	_		0	Low	X	R	
		D0	TCD0	Clock timer data 128 Hz	1	Hig	_		0	Low	X	R	
Clock timer	0040154	D7-6		reserved	Ħ	<u> </u>			<u> </u>		_		0 when being read.
second	(B)	D5	TCMD5	Clock timer second counter data			0	to 59) sec	nnds	Х	R	o when being read.
register	(5)	D4	TCMD4	TCMD5 = MSB			Ū	10 01	, 000	Sildo	X	٠.	
. og.o.o.		D3	TCMD3	TCMD0 = LSB							X		
		D2	TCMD2	1.0							X		
		D1	TCMD1								Х		
		D0	TCMD0								Х		
Clock timer	0040155	D7-6	_	reserved	İ				_		_	_	0 when being read.
minute register	(B)	D5	TCHD5	Clock timer minute counter data			0) to 5	9 min	utes	Х	R/W	
	(-)	D4	TCHD4	TCHD5 = MSB							X		
		D3	TCHD3	TCHD0 = LSB							Х		
		D2	TCHD2								Х		
		D1	TCHD1								Х		
		D0	TCHD0								Х		
Clock timer	0040156	D7-5	_	reserved	Ī				_		_	_	0 when being read.
hour register	(B)	D4	TCDD4	Clock timer hour counter data				0 to 2	23 ho	urs	Х	R/W	ŭ
	, ,	D3	TCDD3	TCDD4 = MSB							Х		
		D2	TCDD2	TCDD0 = LSB							Х		
		D1	TCDD1								Х		
		D0	TCDD0								Χ		
Clock timer	0040157	D7	TCND7	Clock timer day counter data			0	to 65	5535	days	Х	R/W	
day (low-order)	(B)	D6	TCND6	(low-order 8 bits)			(lo	ow-or	der 8	bits)	Х		
register		D5	TCND5	TCND0 = LSB							Х		
		D4	TCND4								Х		
		D3	TCND3								X		
		D2	TCND2								X		
		D1	TCND1								X		
		D0	TCND0	<u> </u>	\vdash						X		
Clock timer	0040158	D7	TCND15	Clock timer day counter data				to 65			X	R/W	
day (high-	(B)	D6	TCND14	(high-order 8 bits)			(hi	ıgh-o	rder 8	B bits)	X		
order) register		D5	TCND13	TCND15 = MSB							X		
		D4 D3	TCND12								X		
		D3	TCND11 TCND10								X		
		D2 D1	TCND10								X		
		D0	TCND8								X		
Clock times	0040159			recerved	\vdash				_		_		O when being road
Clock timer minute	(B)	D7–6 D5	TCCH5	reserved Clock timer minute comparison	┢		^) to 5	a min	utos	X	R/W	0 when being read.
comparison	(0)	D5	TCCH5	data	(N	lote				utes within 0–63.	X	17/44	
register		D3	TCCH4	TCCH5 = MSB	("	.016	, 0	an Dt	. 551	0 -00.	X		
. Jylotoi		D3	TCCH3	TCCH0 = LSB							X		
		D1	TCCH1								X		
		D0	TCCH0								X		
				I .	1								

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Clock timer	004015A	D7-5	-	reserved	-	_	_	0 when being read.
hour	(B)	D4	TCCD4	Clock timer hour comparison data	0 to 23 hours	Х	R/W	
comparison		D3	TCCD3	TCCD4 = MSB	(Note) Can be set within 0-31.	Х		
register		D2	TCCD2	TCCD0 = LSB		Х		
		D1	TCCD1			Х		
		D0	TCCD0			Х		
Clock timer	004015B	D7-5	-	reserved	_	_	-	0 when being read.
day	(B)	D4	TCCN4	Clock timer day comparison data	0 to 31 days	Х	R/W	Compared with
comparison		D3	TCCN3	TCCN4 = MSB		Х		TCND[4:0].
register		D2	TCCN2	TCCN0 = LSB		Х		
		D1	TCCN1			Х		
		D0	TCCN0			Х		

Register name	Address	Bit	Name	Function		Sett	ting]	Init.	R/W	Remarks
8-bit timer 0	0040160	D7-3	-	reserved	Ħ				<u> </u>	-	0 when being read.
control register	(B)	D2	PTOUT0	8-bit timer 0 clock output control	1	On	0	Off	0	R/W	
	. ,	D1	PSET0	8-bit timer 0 preset	1	Preset	0	Invalid	-	W	0 when being read.
		D0	PTRUN0	8-bit timer 0 Run/Stop control	1	Run	0	Stop	0	R/W	, and the second
8-bit timer 0	0040161	D7	RLD07	8-bit timer 0 reload data	İ	0 to	25	5	Х	R/W	
reload data	(B)	D6	RLD06	RLD07 = MSB					Х		
register	, ,	D5	RLD05	RLD00 = LSB					Х		
		D4	RLD04						Х		
		D3	RLD03						Х		
		D2	RLD02						Х		
		D1	RLD01						Х		
		D0	RLD00						Х		
8-bit timer 0	0040162	D7	PTD07	8-bit timer 0 counter data		0 to	25	5	Х	R	
counter data	(B)	D6	PTD06	PTD07 = MSB					Х		
register		D5	PTD05	PTD00 = LSB					Х		
		D4	PTD04						Х		
		D3	PTD03						Х		
		D2	PTD02						X		
		D1	PTD01						X		
		D0	PTD00		L				Х	<u> </u>	
8-bit timer 1	0040164	D7-3	-	reserved		_	_	T .	-		0 when being read.
control register	(B)	D2	PTOUT1	8-bit timer 1 clock output control	1	On	0	Off	0	R/W	
		D1	PSET1	8-bit timer 1 preset	1	Preset	0	Invalid	-	W	0 when being read.
		D0	PTRUN1	8-bit timer 1 Run/Stop control	1	Run	0	Stop	0	R/W	
8-bit timer 1	0040165	D7	RLD17	8-bit timer 1 reload data		0 to	25	5	X	R/W	
reload data	(B)	D6	RLD16	RLD17 = MSB					X		
register		D5	RLD15	RLD10 = LSB					X		
		D4	RLD14						X		
		D3 D2	RLD13 RLD12						X		
		D2	RLD12						X		
		D0	RLD11						x		
8-bit timer 1	0040166	D7	PTD17	8-bit timer 1 counter data	H	0 to	2E		X	R	
counter data	(B)	D6	PTD16	PTD17 = MSB		0 10	25	3	X	"	
register	(5)	D5	PTD15	PTD10 = LSB					X		
register		D4	PTD14	1 1510 = 255					X		
		D3	PTD13						X		
		D2	PTD12						X		
		D1	PTD11						Х		
		D0	PTD10						Х		
8-bit timer 2	0040168	D7-3	-	reserved		_	_		-	_	0 when being read.
control register	(B)	D2	PTOUT2	8-bit timer 2 clock output control	1	On	0	Off	0	R/W	, , , , , , , , , , , , , , , , , , ,
		D1	PSET2	8-bit timer 2 preset	1	Preset	0	Invalid	-	W	0 when being read.
		D0	PTRUN2	8-bit timer 2 Run/Stop control	1	Run	0	Stop	0	R/W	
8-bit timer 2	0040169	D7	RLD27	8-bit timer 2 reload data	Г	0 to	25	5	Х	R/W	
reload data	(B)	D6	RLD26	RLD27 = MSB					Х		
register		D5	RLD25	RLD20 = LSB					Х		
		D4	RLD24						Х		
		D3	RLD23						Х		
		D2	RLD22						Х		
		D1	RLD21						Х		
		D0	RLD20						Х		
8-bit timer 2	004016A	D7	PTD27	8-bit timer 2 counter data		0 to	25	5	Х	R	
counter data	(B)	D6	PTD26	PTD27 = MSB					X		
register		D5	PTD25	PTD20 = LSB					X		
		D4	PTD24						X		
		D3	PTD23						X		
		D2	PTD22						X		
		D1	PTD21						X		
L		D0	PTD20		<u> </u>				Х	l	l

Register name	Address	Bit	Name	Function		Sett	ting	l	Init.	R/W	Remarks
8-bit timer 3	004016C	D7-3	-	reserved		_	-		-	_	0 when being read.
control register	(B)	D2	PTOUT3	8-bit timer 3 clock output control	1	On	0	Off	0	R/W	
		D1	PSET3	8-bit timer 3 preset	1	Preset	0	Invalid	-	W	0 when being read.
		D0	PTRUN3	8-bit timer 3 Run/Stop control	1	Run	0	Stop	0	R/W	
8-bit timer 3	004016D	D7	RLD37	8-bit timer 3 reload data		0 to	25	5	Х	R/W	
reload data	(B)	D6	RLD36	RLD37 = MSB					Х		
register		D5	RLD35	RLD30 = LSB					Х		
		D4	RLD34						Х		
		D3	RLD33						Х		
		D2	RLD32						Х		
		D1	RLD31						Х		
		D0	RLD30						Х		
8-bit timer 3	004016E	D7	PTD37	8-bit timer 3 counter data		0 to	255	5	Х	R	
counter data	(B)	D6	PTD36	PTD37 = MSB					Х		
register		D5	PTD35	PTD30 = LSB					Х		
		D4	PTD34						Х		
		D3	PTD33						Х		
		D2	PTD32						Х		
		D1	PTD31						Х		
		D0	PTD30						X		

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
Watchdog	0040170	D7	WRWD	EWD write protection	1	Write enabled	0	Write-protect	0	R/W	
timer write- protect register	(B)	D6-0	-	-		-	-		-	-	0 when being read.
Watchdog	0040171	D7-2	-	_		-			_	_	0 when being read.
timer enable	(B)	D1	EWD	Watchdog timer enable	1	NMI enabled	0	NMI disabled	0	R/W	
register		D0	-	-		-			-	-	0 when being read.
8-bit timer 4	0040174	D7-3	-	reserved	Γ	-	-		-	-	0 when being read.
control register	(B)	D2	PTOUT4	8-bit timer 4 clock output control	1	On	0	Off	0	R/W	
		D1	PSET4	8-bit timer 4 preset	1	Preset	0	Invalid	_	W	0 when being read.
		D0	PTRUN4	8-bit timer 4 Run/Stop control	1	Run	0	Stop	0	R/W	
8-bit timer 4	0040175	D7	RLD47	8-bit timer 4 reload data		0 to	25	5	Х	R/W	
reload data	(B)	D6	RLD46	RLD47 = MSB					Х		
register		D5	RLD45	RLD40 = LSB					Х		
		D4	RLD44						Х		
		D3	RLD43						Х		
		D2	RLD42						Х		
		D1	RLD41						Х		
		D0	RLD40						Х		
8-bit timer 4	0040176	D7	PTD47	8-bit timer 4 counter data		0 to	25	5	Х	R	
counter data	(B)	D6	PTD46	PTD47 = MSB					Х		
register		D5	PTD45	PTD40 = LSB					Х		
		D4	PTD44						Х		
		D3	PTD43						Х		
		D2	PTD42						X		
		D1	PTD41						X		
		D0	PTD40		Ļ				Х		
8-bit timer 5	0040178	D7-3	-	reserved	L	T	-		-		0 when being read.
control register	(B)	D2	PTOUT5	8-bit timer 5 clock output control	1	_	0	Off	0	R/W	
		D1	PSET5	8-bit timer 5 preset	1		0	Invalid	-	W	0 when being read.
		D0	PTRUN5	8-bit timer 5 Run/Stop control	1		_	Stop	0	R/W	
8-bit timer 5	0040179	D7	RLD57	8-bit timer 5 reload data		0 to	25	5	Х	R/W	
reload data	(B)	D6	RLD56	RLD57 = MSB					Х		
register		D5	RLD55	RLD50 = LSB					Х		
		D4	RLD54 RLD53						X		
		D3 D2	RLD53						X		
		D2	RLD52						x		
		D0	RLD51						×		
8-bit timer 5	004017A	D7	PTD57	8-bit timer 5 counter data	\vdash	0 to	25	-	_ ^_	R	
counter data		D6	PTD57	PTD57 = MSB		U to	25	0	X	K	
register	(B)	D6	PTD56	PTD57 = MSB PTD50 = LSB	1				X		
register		D5	PTD55	F 1 D 30 = L 3 D					x		
		D3	PTD54						×		
		D3	PTD52						x		
		D1	PTD51		1				x		
		D0	PTD50						X		
			. 1000		_					l	

Register name	Address	Bit	Name	Function		Setting LKDT[1:0] Division ratio		Init.	R/W	Remarks		
Power control	0040180	D7	CLKDT1	System clock division ratio	CI	KD.	T[1:0] D			0	R/W	
register	(B)	D6	CLKDT0	selection		1		Div	1/8	0	10,00	
register	(5)		OZ.KD.O	Sciedion	1	.	0		1/4	0		
					(.	1		1/2			
					(·	0		1/1			
		D5	PSCON	Prescaler On/Off control	1	On		0	Off	1	R/W	
		D4-3	-	reserved				-		0	-	Writing 1 not allowed.
		D2	CLKCHG	CPU operating clock switch	1	OSC3		0	OSC1	1	R/W	
		D1	SOSC3	High-speed (OSC3) oscillation On/Off	1	On		0	Off	1	R/W	
		D0	SOSC1	Low-speed (OSC1) oscillation On/Off	1	On		0	Off	1	R/W	
Prescaler clock	0040181	D7-1	-	reserved				-		0	_	
select register	(B)	D0	PSCDT0	Prescaler clock selection	1	OS	C1	0	OSC3/PLL	0	R/W	
Clock option	0040190	D7-4	-	_				-		-	_	0 when being read.
register	(B)	D3	HLT2OP	HALT clock option	1	On		0	Off	0	R/W	
		D2	8T1ON	OSC3-stabilize waiting function	1	Off		0	On	1	R/W	
		D1	-	reserved				-		0	-	Do not write 1.
		D0	PF10N	OSC1 external output control	1	On		0	Off	0	R/W	
Power control	004019E	D7	CLGP7	Power control register protect flag	Wri	iting	10010	110 (0	x96)	0	R/W	
protect register	(B)	D6	CLGP6		rem	nove	s the v	vrite p	rotection of	0		
		D5	CLGP5		the	pow	ver con	trol re	gister	0		
		D4	CLGP4		(0x	4018	80) and	the c	lock option	0		
		D3	CLGP3		reg	register(0x40190).			0			
		D2	CLGP2		Wri	Writing another v		er valu	e set the	0		
		D1	CLGP1		writ	write protection		n.		0		
		D0	CLGP0			mic protoction.				0		

Register name	Address	Bit	Name	Function			Se	tting	g	Init.	R/W	Remarks
Serial I/F Ch.0	00401E0	D7	TXD07	Serial I/F Ch.0 transmit data			0x0 to 0	xFF	(0x7F)	Х	R/W	7-bit asynchronous
transmit data	(B)	D6	TXD06	TXD07(06) = MSB					` '	Χ		mode does not use
register	` ,	D5	TXD05	TXD00 = LSB						Χ		TXD07.
		D4	TXD04							Х		
		D3	TXD03							Х		
		D2	TXD02							Х		
		D1	TXD01							Х		
		D0	TXD00							X		
Serial I/F Ch.0	00401E1	D7	RXD07	Serial I/F Ch.0 receive data			0x0 to 0	xFF	(0x7F)	Х	R	7-bit asynchronous
receive data	(B)	D6	RXD06	RXD07(06) = MSB						Χ		mode does not use
register		D5	RXD05	RXD00 = LSB						Χ		RXD07 (fixed at 0).
		D4	RXD04							Χ		
		D3	RXD03							Χ		
		D2	RXD02							Χ		
		D1	RXD01							Χ		
		D0	RXD00							Χ		
Serial I/F Ch.0	00401E2	D7-6	-	_				_		_	_	0 when being read.
status register	(B)	D5	TEND0	Ch.0 transmit-completion flag	1	_	ansmitting	_	End	0	R	
		D4	FER0	Ch.0 flaming error flag	1	Err	ror	0	Normal	0	R/W	Reset by writing 0.
		D3	PER0	Ch.0 parity error flag	1	Err	ror	0	Normal	0	R/W	Reset by writing 0.
		D2	OER0	Ch.0 overrun error flag	1	Err	ror	0	Normal	0	R/W	Reset by writing 0.
		D1	TDBE0	Ch.0 transmit data buffer empty	1	Em	npty	0	Buffer full	1	R	
		D0	RDBF0	Ch.0 receive data buffer full	1	Bu	ffer full	0	Empty	0	R	
Serial I/F Ch.0	00401E3	D7	TXEN0	Ch.0 transmit enable	1	En	abled	_	Disabled	0	R/W	
control register	(B)	D6	RXEN0	Ch.0 receive enable	1	En	abled	0	Disabled	0	R/W	
		D5	EPR0	Ch.0 parity enable	1	Wi	th parity	0	No parity	Χ	R/W	Valid only in
		D4	PMD0	Ch.0 parity mode selection	1	Od	ld	0	Even	Χ	R/W	asynchronous mode.
		D3	STPB0	Ch.0 stop bit selection	1	2 b	oits	0	1 bit	Χ	R/W	
		D2	SSCK0	Ch.0 input clock selection	1	#S	CLK0	0	Internal clock	Χ	R/W	
		D1	SMD01	Ch.0 transfer mode selection	S	MD	0[1:0]	Tra	nsfer mode	Χ	R/W	
		D0	SMD00		_	1	1 8	-bit a	asynchronous	Χ		
						1	0 7	-bit a	asynchronous			
						0	1	Cloc	k sync. Slave			
					(0	0 (Clock	sync. Master			
Serial I/F Ch.0	00401E4	D7-5		-				-		_	_	0 when being read.
IrDA register	(B)	D4	DIVMD0	Ch.0 async. clock division ratio	_	1/8		0	1/16	Х	R/W	
		D3	IRTL0	Ch.0 IrDA I/F output logic inversion	1	_	erted/	0	Direct	Χ	R/W	Valid only in
		D2	IRRL0	Ch.0 IrDA I/F input logic inversion	1	Inv	erted	_	Direct	Χ	R/W	asynchronous mode.
		D1	IRMD01	Ch.0 interface mode selection	IR	MD	0[1:0]	Ī	/F mode	Х	R/W	
		D0	IRMD00		-	1	1	1	eserved	Χ		
						1	0		IrDA 1.0			
					(0	1	ı	eserved			
					(0	0	G	eneral I/F			

Register name	Address	Bit	Name	Function	Setting 0x0 to 0xFF(0x7F)				Init.	R/W	Remarks
Serial I/F Ch.1	00401E5	D7	TXD17	Serial I/F Ch.1 transmit data		0x0 to 0xl	FF(0x7F)	Х	R/W	7-bit asynchronous
transmit data	(B)	D6	TXD16	TXD17(16) = MSB					Χ		mode does not use
register		D5	TXD15	TXD10 = LSB					Χ		TXD17.
		D4	TXD14						X		
		D3	TXD13						Χ		
		D2	TXD12						X		
		D1	TXD11						X		
		D0	TXD10						Χ		
Serial I/F Ch.1	00401E6	D7	RXD17	Serial I/F Ch.1 receive data		0x0 to 0xl	FF(0x7F)	Х	R	7-bit asynchronous
receive data	(B)	D6	RXD16	RXD17(16) = MSB					X		mode does not use
register		D5	RXD15	RXD10 = LSB					Χ		RXD17 (fixed at 0).
		D4	RXD14						X		
		D3	RXD13						Χ		
		D2	RXD12						Χ		
		D1	RXD11						Χ		
		D0	RXD10						Χ		
Serial I/F Ch.1	00401E7	D7-6	-	_			_		-	_	0 when being read.
status register	(B)	D5	TEND1	Ch.1 transmit-completion flag	1	Transmitting	0	End	0	R	
		D4	FER1	Ch.1 flaming error flag	1	Error		Normal	0	R/W	Reset by writing 0.
		D3	PER1	Ch.1 parity error flag	1	Error	_	Normal	0	R/W	Reset by writing 0.
		D2	OER1	Ch.1 overrun error flag	1	Error	_	Normal	0	R/W	Reset by writing 0.
		D1	TDBE1	Ch.1 transmit data buffer empty	1	Empty		Buffer full	1	R	
		D0	RDBF1	Ch.1 receive data buffer full	1	Buffer full	=	Empty	0	R	
Serial I/F Ch.1	00401E8	D7	TXEN1	Ch.1 transmit enable	1	Enabled	_	Disabled	0	R/W	
control register	(B)	D6	RXEN1	Ch.1 receive enable	1	Enabled	_	Disabled	0	R/W	
		D5	EPR1	Ch.1 parity enable	1	With parity	_	No parity	X	R/W	Valid only in
		D4	PMD1	Ch.1 parity mode selection	1	Odd		Even	X	R/W	asynchronous mode.
		D3	STPB1	Ch.1 stop bit selection	1	2 bits	0	1 bit	X	R/W	
		D2 D1	SSCK1 SMD11	Ch.1 input clock selection Ch.1 transfer mode selection	_	#SCLK1		Internal clock	X	R/W R/W	
		D0	SMD11	Ch. i transfer mode selection	٥١			nsfer mode synchronous	X	R/VV	
		DU	SWIDTO					synchronous	^		
					(sync. Slave			
								sync. Master			
Serial I/F Ch.1	00401E9	D7-5		_				-,		_	0 when being read.
IrDA register	(B)	D7 3	DIVMD1	Ch.1 async. clock division ratio	1	1/8	0	1/16	Х	R/W	o which being read.
	(-)	D3	IRTL1	Ch.1 IrDA I/F output logic inversion	1	Inverted	0	Direct	X	R/W	Valid only in
		D2	IRRL1	Ch.1 IrDA I/F input logic inversion	1	Inverted	0	Direct	Х	R/W	asynchronous mode.
		D1	IRMD11	Ch.1 interface mode selection	IR	MD1[1:0]	I/	F mode	Х	R/W	,
							r	eserved		IT./VV	
		D0	IRMD10		,	1			Χ	IN/VV	
		D0	IRMD10					rDA 1.0	Χ	R/VV	
		D0	IRMD10			0	I	rDA 1.0 eserved	Х	K/VV	
		D0	IRMD10		(0	I re		Х	N/VV	
Serial I/F Ch.2	00401F0	D0	TXD27	Serial I/F Ch.2 transmit data	(0 1	r Ge	eserved eneral I/F	X	R/W	7-bit asynchronous
transmit data	00401F0 (B)	D7 D6	TXD27 TXD26	TXD27(26) = MSB	(0 1 0	r Ge	eserved eneral I/F	X		mode does not use
		D7 D6 D5	TXD27 TXD26 TXD25		(0 1 0	r Ge	eserved eneral I/F	X X X		· 1
transmit data		D7 D6 D5 D4	TXD27 TXD26 TXD25 TXD24	TXD27(26) = MSB	(0 1 0	r Ge	eserved eneral I/F	X X X		mode does not use
transmit data		D7 D6 D5 D4 D3	TXD27 TXD26 TXD25 TXD24 TXD23	TXD27(26) = MSB	(0 1 0	r Ge	eserved eneral I/F	X X X X		mode does not use
transmit data		D7 D6 D5 D4 D3 D2	TXD27 TXD26 TXD25 TXD24 TXD23 TXD22	TXD27(26) = MSB	(0 1 0	r Ge	eserved eneral I/F	X X X X X		mode does not use
transmit data		D7 D6 D5 D4 D3 D2 D1	TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21	TXD27(26) = MSB	(0 1 0	r Ge	eserved eneral I/F	X X X X X X		mode does not use
transmit data register	(B)	D7 D6 D5 D4 D3 D2 D1 D0	TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20	TXD27(26) = MSB TXD20 = LSB	(0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	I r Ge	eserved eneral I/F 0x7F)	X X X X X X	R/W	mode does not use TXD27.
transmit data register Serial I/F Ch.2	(B) 00401F1	D7 D6 D5 D4 D3 D2 D1 D0	TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 RXD27	TXD27(26) = MSB TXD20 = LSB Serial I/F Ch.2 receive data	(0 1 0	I r Ge	eserved eneral I/F 0x7F)	X X X X X X X		mode does not use TXD27.
transmit data register Serial I/F Ch.2 receive data	(B)	D7 D6 D5 D4 D3 D2 D1 D0	TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26	TXD27(26) = MSB TXD20 = LSB Serial I/F Ch.2 receive data RXD27(26) = MSB	(0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	I r Ge	eserved eneral I/F 0x7F)	X X X X X X X X	R/W	mode does not use TXD27. 7-bit asynchronous mode does not use
transmit data register Serial I/F Ch.2	(B) 00401F1	D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5	TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25	TXD27(26) = MSB TXD20 = LSB Serial I/F Ch.2 receive data	(0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	I r Ge	eserved eneral I/F 0x7F)	X X X X X X X X	R/W	mode does not use TXD27. 7-bit asynchronous
transmit data register Serial I/F Ch.2 receive data	(B) 00401F1	D7 D6 D5 D4 D3 D2 D1 D0	TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD24	TXD27(26) = MSB TXD20 = LSB Serial I/F Ch.2 receive data RXD27(26) = MSB	(0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	I r Ge	eserved eneral I/F 0x7F)	X X X X X X X X	R/W	mode does not use TXD27. 7-bit asynchronous mode does not use
transmit data register Serial I/F Ch.2 receive data	(B) 00401F1	D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4	TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25	TXD27(26) = MSB TXD20 = LSB Serial I/F Ch.2 receive data RXD27(26) = MSB	(0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	I r Ge	eserved eneral I/F 0x7F)	X X X X X X X X X	R/W	mode does not use TXD27. 7-bit asynchronous mode does not use
transmit data register Serial I/F Ch.2 receive data	(B) 00401F1	D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3	TXD27 TXD26 TXD25 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD25 RXD24 RXD23	TXD27(26) = MSB TXD20 = LSB Serial I/F Ch.2 receive data RXD27(26) = MSB	(0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	I r Ge	eserved eneral I/F 0x7F)	X X X X X X X X X X	R/W	mode does not use TXD27. 7-bit asynchronous mode does not use
transmit data register Serial I/F Ch.2 receive data	(B) 00401F1	D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2	TXD27 TXD26 TXD25 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD25 RXD25 RXD24 RXD23 RXD22	TXD27(26) = MSB TXD20 = LSB Serial I/F Ch.2 receive data RXD27(26) = MSB	(0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	I r Ge	eserved eneral I/F 0x7F)	X X X X X X X X X X X X X X X X X X X	R/W	mode does not use TXD27. 7-bit asynchronous mode does not use
transmit data register Serial I/F Ch.2 receive data register	(B) 00401F1	D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1	TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD25 RXD25 RXD24 RXD23 RXD22 RXD21	TXD27(26) = MSB TXD20 = LSB Serial I/F Ch.2 receive data RXD27(26) = MSB	(0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	I r Ge	eserved eneral I/F 0x7F)	X X X X X X X X X X X X X X X X X X X	R/W	mode does not use TXD27. 7-bit asynchronous mode does not use RXD27 (fixed at 0).
transmit data register Serial I/F Ch.2 receive data	(B) 00401F1 (B)	D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0	TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD25 RXD25 RXD24 RXD23 RXD22 RXD21	TXD27(26) = MSB TXD20 = LSB Serial I/F Ch.2 receive data RXD27(26) = MSB RXD20 = LSB	(0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	FF(eserved eneral I/F 0x7F)	X X X X X X X X X X X X X X X X X X X	R/W	mode does not use TXD27. 7-bit asynchronous mode does not use
Serial I/F Ch.2 receive data register Serial I/F Ch.2 receive data register	(B) 00401F1 (B)	D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D5 D4 D5 D7 D6 D5 D7 D6 D5 D7 D6 D7 D7 D7 D8 D7 D8 D7 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8	TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD24 RXD23 RXD22 RXD21 RXD20	TXD27(26) = MSB TXD20 = LSB Serial I/F Ch.2 receive data RXD27(26) = MSB RXD20 = LSB	()	0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	FF(eserved eneral I/F 0x7F) 0x7F)	X X X X X X X X X X X X X X X X X X X	R/W	mode does not use TXD27. 7-bit asynchronous mode does not use RXD27 (fixed at 0).
Serial I/F Ch.2 receive data register Serial I/F Ch.2 receive data register	(B) 00401F1 (B)	D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D0 D7 D6 D5 D4 D7 D6 D5 D5 D7 D6 D5 D7 D7 D6 D5 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7	TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD24 RXD23 RXD24 RXD23 RXD22 RXD21 RXD20	TXD27(26) = MSB TXD20 = LSB Serial I/F Ch.2 receive data RXD27(26) = MSB RXD20 = LSB reserved Ch.2 transmit-completion flag	1	0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	FF(eserved eneral I/F 0x7F) 0x7F) End	X X X X X X X X X X X X X X X X X X X	R/W	mode does not use TXD27. 7-bit asynchronous mode does not use RXD27 (fixed at 0). 0 when being read.
Serial I/F Ch.2 receive data register Serial I/F Ch.2 receive data register	(B) 00401F1 (B)	D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D1 D0 D7 D6 D5 D4	TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD24 RXD23 RXD22 RXD21 RXD20 - TEND2 FER2	TXD27(26) = MSB TXD20 = LSB Serial I/F Ch.2 receive data RXD27(26) = MSB RXD20 = LSB reserved Ch.2 transmit-completion flag Ch.2 flaming error flag	1 1	0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	FF()	eserved eneral I/F 0x7F) 0x7F) End Normal	X X X X X X X X X X X X X X X X X X X	R/W R R R	mode does not use TXD27. 7-bit asynchronous mode does not use RXD27 (fixed at 0). 0 when being read. Reset by writing 0.
Serial I/F Ch.2 receive data register Serial I/F Ch.2 receive data register	(B) 00401F1 (B)	D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0	TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 RXD27 RXD26 RXD25 RXD25 RXD24 RXD23 RXD22 RXD21 RXD20 - TEND2 FER2 PER2	TXD27(26) = MSB TXD20 = LSB Serial I/F Ch.2 receive data RXD27(26) = MSB RXD20 = LSB reserved Ch.2 transmit-completion flag Ch.2 flaming error flag Ch.2 parity error flag	1 1 1 1	Ox0 to Oxl Ox0 to Oxl Ox0 to Transmitting Error Error	FF(0 0 0	eserved eneral I/F 0x7F) 0x7F) 0x7F) End Normal Normal	X X X X X X X X X X X X X X X X O O O O	R/W R/W R/W	mode does not use TXD27. 7-bit asynchronous mode does not use RXD27 (fixed at 0). 0 when being read. Reset by writing 0. Reset by writing 0.

Register name	Address	Bit	Name	Function		Se	tting		Init.	R/W	Remarks
Serial I/F Ch.2	00401F3	D7	TXEN2	Ch.2 transmit enable	1 Ei	nabled	0	Disabled	0	R/W	
control register	(B)	D6	RXEN2	Ch.2 receive enable	_	nabled	_	Disabled	0	R/W	
		D5	EPR2	Ch.2 parity enable	1 W	ith parity	0	No parity	Х	R/W	Valid only in
		D4	PMD2	Ch.2 parity mode selection	1 0	dd	0	Even	Х	R/W	asynchronous mode.
		D3	STPB2	Ch.2 stop bit selection	1 2	bits	0	1 bit	Χ	R/W	
		D2	SSCK2	Ch.2 input clock selection		SCLK2	0	Internal clock	Χ	R/W	
		D1	SMD21	Ch.2 transfer mode selection	SME	02[1:0]	Trai	nsfer mode	Х	R/W	
		D0	SMD20		1			synchronous	X		
					1			synchronous			
					0	1		sync. Slave			
					0	0 (JIOCK	sync. Master			
Serial I/F Ch.2	00401F4	D7-5	-	reserved	4 4	·0	-	1/10	-	-	0 when being read.
IrDA register	(B)	D4 D3	DIVMD2	Ch.2 async. clock division ratio	1 1/ 1 In	8 verted	_	1/16 Direct	X	R/W	Valid only in
		D3	IRTL2 IRRL2	Ch.2 IrDA I/F output logic inversion Ch.2 IrDA I/F input logic inversion	-	verted	0	Direct	X	R/W R/W	Valid only in asynchronous mode.
		D2	IRMD21	Ch.2 interface mode selection		D2[1:0]		F mode	X	R/W	asynchionous mode.
		D0	IRMD20	On.2 interface mode selection	1	1		eserved	X	10,00	
			II (III) Z		1	0		rDA 1.0	_ ^		
					0	1		eserved			
					0	0		eneral I/F			
Serial I/F Ch.3	00401F5	D7	TXD37	Serial I/F Ch.3 transmit data		0x0 to 0	xFF(0x7F)	Х	R/W	7-bit asynchronous
transmit data	(B)	D6	TXD36	TXD37(36) = MSB			`	,	Х		mode does not use
register		D5	TXD35	TXD30 = LSB					Х		TXD37.
		D4	TXD34						Х		
		D3	TXD33						Х		
		D2	TXD32						Х		
		D1	TXD31						X		
		D0	TXD30						Х		
Serial I/F Ch.3	00401F6	D7	RXD37	Serial I/F Ch.3 receive data		0x0 to 0	xFF(0x7F)	X	R	7-bit asynchronous
receive data	(B)	D6	RXD36	RXD37(36) = MSB					X		mode does not use
register		D5 D4	RXD35 RXD34	RXD30 = LSB					X		RXD37 (fixed at 0).
		D3	RXD34						X		
		D2	RXD32						X		
		D1	RXD31						X		
		D0	RXD30						Х		
Serial I/F Ch.3	00401F7	D7-6	-	reserved			_		_	_	0 when being read.
status register	(B)	D5	TEND3	Ch.3 transmit-completion flag	1 Tr	ansmitting	0	End	0	R	ŭ
_		D4	FER3	Ch.3 flaming error flag	1 E	rror	0	Normal	0	R/W	Reset by writing 0.
		D3	PER3	Ch.3 parity error flag	1 Ei	rror	0	Normal	0	R/W	Reset by writing 0.
		D2	OER3	Ch.3 overrun error flag	_	rror	$\overline{}$	Normal	0	R/W	Reset by writing 0.
		D1	TDBE3	Ch.3 transmit data buffer empty	-	mpty	-	Buffer full	1	R	
		D0	RDBF3	Ch.3 receive data buffer full	_	uffer full	=	Empty	0	R	
Serial I/F Ch.3	00401F8	D7	TXEN3	Ch.3 transmit enable	-	nabled	_	Disabled	0	R/W	
control register	(B)	D6	RXEN3	Ch.3 receive enable	_	nabled	0	Disabled	0	R/W	Valid or him
		D5 D4	EPR3 PMD3	Ch.3 parity enable Ch.3 parity mode selection	_	ith parity	_	No parity Even	X	R/W R/W	Valid only in asynchronous mode.
		D3	STPB3	Ch.3 stop bit selection		bits	_	1 bit	X	R/W	asynonionous mode.
		D3	SSCK3	Ch.3 input clock selection		SCLK3	_	Internal clock	X	R/W	1
		D1	SMD31	Ch.3 transfer mode selection		03[1:0]		nsfer mode	X	R/W	
		D0	SMD30		1			synchronous	X		
					1	0 7	-bit a	synchronous			
					0	1		sync. Slave			
					0	0 (Clock	sync. Master			
Serial I/F Ch.3	00401F9	D7-5		reserved					_		0 when being read.
IrDA register	(B)	D4	DIVMD3	Ch.3 async. clock division ratio	1 1/			1/16	X	R/W	
		D3	IRTL3	Ch.3 IrDA I/F output logic inversion	_	verted	_	Direct	X	R/W	Valid only in
		D2	IRRL3	Ch.3 IrDA I/F input logic inversion		verted	_	Direct	X	R/W	asynchronous mode.
		D1	IRMD31	Ch.3 interface mode selection		D3[1:0]		F mode	X	R/W	
		D0	IRMD30		1	1 0		eserved rDA 1.0	Х		
					0	1		eserved			
					0	0		eneral I/F			
				l .	U	J J	96	Jiioiai I/I			<u> </u>

Register name	Address	Bit	Name	Function			Se	etting	Init.	R/W	Remarks
A/D conversion	0040240	D7	ADD7	A/D converted data			0x0 t	o 0x3FF	0	R	
result (low-	(B)	D6	ADD6	(low-order 8 bits)			(low-o	der 8 bits)	0		
order) register		D5	ADD5	ADD0 = LSB					0		
		D4	ADD4						0		
		D3	ADD3						0		
		D2	ADD2						0		
		D1	ADD1						0		
		D0	ADD0						0		
A/D conversion	0040241	D7-2	-	-				_	-	-	0 when being read.
result (high-	(B)	D1	ADD9	A/D converted data			0x0 t	o 0x3FF	0	R	
order) register		D0	ADD8	(high-order 2 bits) ADD9 = MSB			(high-o	rder 2 bits)	0		
A/D trigger	0040242	D7-6	_	_				_	_	_	0 when being read.
register	(B)	D5	MS	A/D conversion mode selection	1 (Cor	ntinuou	s 0 Normal	0	R/W	ŭ
	` ′	D4	TS1	A/D conversion trigger selection	_	rs[1		Trigger	0	R/W	
		D3	TS0		1	Ť	1	#ADTRG pin	0		
					1		0	8-bit timer 0			
					0		1	16-bit timer 0			
					0		0	Software			
		D2	CH2	A/D conversion channel status	С	H[2	2:0]	Channel	0	R	
		D1	CH1		1	1	1	AD7	0		
		D0	CH0		1	1	0	AD6	0		
					1	0	1	AD5			
					1	0	0	AD4			
					0	1	1	AD3			
					0	1	0	AD2			
					0	0	1	AD1			
					0	0	0	AD0			
A/D channel	0040243	D7-6	-	-				_	-	-	0 when being read.
register	(B)	D5	CE2	A/D converter	С	Œ[2	2:0]	End channel	0	R/W	_
		D4	CE1	end channel selection	1	1	1	AD7	0		
		D3	CE0		1	1	0	AD6	0		
					1	0	1	AD5			
					1	0	0	AD4			
					0	1	1	AD3			
					0	1		AD2			
					0	0	1	AD1			
					0	0		AD0			
		D2	CS2	A/D converter	-)S[2		Start channel	0	R/W	
		D1	CS1	start channel selection	1	1		AD7	0		
		D0	CS0		1	1		AD6	0		
					1	0		AD5			
					1	0		AD4			
					0	1		AD3			
					0	1		AD2			
					0	0		AD1			
A/D'	004004	D7 (0	0	0	AD0			Out and hair
A/D enable	0040244	D7-4	- ADE	0	1	_		- -	-	-	0 when being read.
register	(B)	D3	ADF	Conversion-complete flag	-		npleted		0	R	Reset when ADD is read.
		D2	ADST	A/D enable A/D conversion control/status			abled rt/Run	0 Disabled 0 Stop	0	R/W R/W	
		D1	ADST OWE		1 1			0 Stop 0 Normal	0		Poset by writing 0
	004007	D0		Overwrite error flag		<u>۱۱۱</u>	Ji	U INUITIAI		R/W	, ,
A/D sampling	0040245	D7-2	-	-	<u> </u>	\			-	-	0 when being read.
register	· /D\	D1	ST1	Input signal sampling time setup	_	ST[1	1:0]	Sampring time	1	R/W	Use with 9 clocks.
i l	(B)		0.70								
	(6)	D0	ST0		1	- 1	1	9 clocks	1		
	(6)		ST0		1		0	7 clocks	1		
	(6)		ST0						1		

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Port input 0/1	0040260	D7	-	reserved	-	_	_	0 when being read.
interrupt	(B)	D6	PP1L2	Port input 1 interrupt level	0 to 7	Х	R/W	, and the second
priority register		D5	PP1L1			Х		
		D4	PP1L0			Х		
		D3	-	reserved	-	-	-	0 when being read.
		D2 D1	PP0L2 PP0L1	Port input 0 interrupt level	0 to 7	X	R/W	
		D0	PP0L0			x		
Port input 2/3	0040261	D7	11020	reserved		^ -		0 when being read.
interrupt	(B)	D6	PP3L2	Port input 3 interrupt level	0 to 7	X	R/W	o when being read.
priority register	(5)	D5	PP3L1	Total par o interrupt level	0.07	X	1000	
		D4	PP3L0			Х		
		D3	-	reserved	-	-	_	0 when being read.
		D2	PP2L2	Port input 2 interrupt level	0 to 7	Х	R/W	
		D1	PP2L1			X		
		D0	PP2L0			Х		
Key input	0040262	D7	-	reserved		-	-	0 when being read.
interrupt priority register	(B)	D6 D5	PK1L2 PK1L1	Key input 1 interrupt level	0 to 7	X	R/W	
priority register		D3	PK1L0			x		
		D3	-	reserved		<u> </u>	 _ 	0 when being read.
		D2	PK0L2	Key input 0 interrupt level	0 to 7	Х	R/W	
		D1	PK0L1			Х		
		D0	PK0L0			Х		
High-speed	0040263	D7	-	reserved		-	_	0 when being read.
DMA Ch.0/1	(B)	D6	PHSD1L2	High-speed DMA Ch.1	0 to 7	X	R/W	
interrupt		D5	PHSD1L1	interrupt level		X		
priority register		D4 D3	PHSD1L0	reserved	_	X	_	0 when being read.
		D3	PHSD0L2	High-speed DMA Ch.0	0 to 7	X	R/W	o when being read.
		D1	PHSD0L1	interrupt level	0.07	X		
		D0	PHSD0L0	•		Х		
High-speed	0040264	D7	-	reserved	_	-	-	0 when being read.
DMA Ch.2/3	(B)	D6	PHSD3L2	High-speed DMA Ch.3	0 to 7	Х	R/W	
interrupt		D5	PHSD3L1	interrupt level		X		
priority register		D4 D3	PHSD3L0	reserved		X		O when being read
		D3	PHSD2L2	High-speed DMA Ch.2	0 to 7	X	R/W	0 when being read.
		D1	PHSD2L1	interrupt level	0.07	X	1000	
		D0	PHSD2L0			Х		
IDMA interrupt	0040265	D7-3	-	reserved	=	-	-	0 when being read.
priority register	(B)	D2	PDM2	IDMA interrupt level	0 to 7	Х	R/W	
		D1	PDM1			Х		
		D0	PDM0			Х		
16-bit timer 0/1	0040266	D7	-	reserved		-	-	0 when being read.
interrupt priority register	(B)	D6 D5	P16T12 P16T11	16-bit timer 1 interrupt level	0 to 7	X	R/W	
priority register		D3	P16T10			x		
		D3	-	reserved	_	^	 	0 when being read.
		D2	P16T02	16-bit timer 0 interrupt level	0 to 7	Х	R/W	Ü
		D1	P16T01			Х		
		D0	P16T00			Х		
16-bit timer 2/3	0040267	D7	-	reserved	=	-	-	0 when being read.
interrupt	(B)	D6	P16T32	16-bit timer 3 interrupt level	0 to 7	X	R/W	
priority register		D5 D4	P16T31 P16T30			X		
		D3	-	reserved	_	X -	 	0 when being read.
		D2	P16T22	16-bit timer 2 interrupt level	0 to 7	Х	R/W	
		D1	P16T21			Х		
		D0	P16T20			Х		
16-bit timer 4/5	0040268	D7	-	reserved		_	_	0 when being read.
interrupt	(B)	D6	P16T52	16-bit timer 5 interrupt level	0 to 7	X	R/W	
priority register		D5	P16T51			X		
		D4 D3	P16T50	reserved		X -	-	0 when being read.
		D3	P16T42	16-bit timer 4 interrupt level	0 to 7	X	R/W	o when being read.
		D1	P16T41		3.07	X		
		D0	P16T40			X	L	
			· · · · · · · · · · · · · · · · · · ·					

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
8-bit timer,	0040269	D7	-	reserved	_	T -	_	0 when being read.
serial I/F Ch.0	(B)	D6	PSIO02	Serial interface Ch.0	0 to 7	Х	R/W	
interrupt		D5	PSIO01	interrupt level		X		
priority register		D4	PSIO00			X		
		D3	-	reserved	_		-	0 when being read.
		D2	P8TM2	8-bit timer 0–5 interrupt level	0 to 7	X	R/W	
		D1	P8TM1			X		
		D0	P8TM0			X		
Serial I/F Ch.1,	004026A	D7	-	reserved	-	-	_	0 when being read.
A/D interrupt	(B)	D6	PAD2	A/D converter interrupt level	0 to 7	Х	R/W	
priority register		D5	PAD1			X		
		D4	PAD0			X		
		D3	-	reserved	-	-	-	0 when being read.
		D2	PSIO12	Serial interface Ch.1	0 to 7	X	R/W	
		D1	PSIO11	interrupt level		X		
		D0	PSIO10			X		
Clock timer	004026B	D7-3	_	reserved	_		_	Writing 1 not allowed.
interrupt	(B)	D2	PCTM2	Clock timer interrupt level	0 to 7	Х	R/W	,
priority register		D1	PCTM1			X		
		D0	PCTM0			X		
Port input 4/5	004026C	D7	-	reserved	_	<u> </u>	_	0 when being read.
interrupt	(B)	D6	PP5L2	Port input 5 interrupt level	0 to 7	Х	R/W	ŭ
priority register	` '	D5	PP5L1			X		
. , ,		D4	PP5L0			X		
		D3	_	reserved	_	_	-	0 when being read.
		D2	PP4L2	Port input 4 interrupt level	0 to 7	Х	R/W	
		D1	PP4L1			X		
		D0	PP4L0			X		
Port input 6/7	004026D	D7	_	reserved	_	<u> </u>	_	0 when being read.
interrupt	(B)	D6	PP7L2	Port input 7 interrupt level	0 to 7	Х	R/W	· ·
priority register		D5	PP7L1			X		
		D4	PP7L0			X		
		D3	-	reserved	_	_	-	0 when being read.
		D2	PP6L2	Port input 6 interrupt level	0 to 7	Х	R/W	
		D1	PP6L1			X		
		D0	PP6L0			X		
Serial I/F	004026E	D7	-	reserved	_	<u> </u>	Ī -	0 when being read.
Ch.2/3	(B)	D6	PSIO32	Serial interface Ch.3	0 to 7	X	R/W	Ŭ and
interrupt	` ′	D5	PSIO31	interrupt level		X		
priority register		D4	PSIO30	·		X		
		D3	 -	reserved	_	-	<u> </u>	0 when being read.
		D2	PSIO22	Serial interface Ch.2	0 to 7	Х	R/W	, in the second
		D1	PSIO21	interrupt level		X		
		D0	PSIO20			l x		

Register name	Address	Bit	Name	Function	Τ	Se	ting	7	Init.	R/W	Remarks
Key input,	0040270	D7-6	_	reserved	$^{+}$		_	<u>, </u>		T _	0 when being read.
port input 0–3	(B)	D7-6	EK1	Key input 1	1	Enabled	_ 0	Disabled	0	R/W	o when being read.
interrupt	(-)	D4	EK0	Key input 0	┪゛		۱		0	R/W	1
enable register		D3	EP3	Port input 3	1				0	R/W	1
		D2	EP2	Port input 2	1				0	R/W	1
		D1	EP1	Port input 1]				0	R/W]
		D0	EP0	Port input 0					0	R/W	
DMA interrupt	0040271	D7-5	-	reserved			_		-		0 when being read.
enable register	(B)	D4	EIDMA	IDMA	1	Enabled	0	Disabled	0	R/W	
		D3	EHDM3	High-speed DMA Ch.3	1				0	R/W	
		D2	EHDM2	High-speed DMA Ch.2	4				0	R/W	
		D1	EHDM1	High-speed DMA Ch.1	4				0	R/W	
42.11.11		D0	EHDM0	High-speed DMA Ch.0	╀		<u> </u>	L	0	R/W	
16-bit timer 0/1	0040272	D7	E16TC1	16-bit timer 1 comparison A	1	Enabled	0	Disabled	0	R/W	
interrupt	(B)	D6 4	E16TU1	16-bit timer 1 comparison B	⊢				0	R/W	O whon hoins road
enable register		D5–4 D3	E16TC0	reserved 16-bit timer 0 comparison A	1	Enabled	_ 0	Disabled	0	R/W	0 when being read.
		D3	E16TU0	16-bit timer 0 comparison B	┨′	LIIADIEU	"	ואסטופע	0	R/W	1
		D1-0	-	reserved	\vdash		<u>-</u>	I	-	-	0 when being read.
16-bit timer 2/3	0040273	D7	E16TC3	16-bit timer 3 comparison A	1	Enabled	О	Disabled	0	R/W	1
interrupt	(B)	D6	E16TU3	16-bit timer 3 comparison B	┨╵	LIIADICU	١	Disabled	0	R/W	1
enable register	(-)	D5-4	-	reserved	\vdash		_	I	Ť-	-	0 when being read.
		D3	E16TC2	16-bit timer 2 comparison A	1	Enabled	0	Disabled	0	R/W	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
		D2	E16TU2	16-bit timer 2 comparison B	1				0	R/W	
		D1-0	-	reserved			_		_	_	0 when being read.
16-bit timer 4/5	0040274	D7	E16TC5	16-bit timer 5 comparison A	1	Enabled	0	Disabled	0	R/W	
interrupt	(B)	D6	E16TU5	16-bit timer 5 comparison B	L				0	R/W	
enable register		D5-4	-	reserved			_		-	_	0 when being read.
		D3	E16TC4	16-bit timer 4 comparison A	1	Enabled	0	Disabled	0	R/W	
		D2	E16TU4	16-bit timer 4 comparison B	╄				0	R/W	
		D1-0	-	reserved	╄		_		-	_	0 when being read.
8-bit timer	0040275	D7-4	- F0TU2	reserved	1	E	- T ^	Disease 1	-	- D ***	0 when being read.
interrupt	(B)	D3	E8TU3	8-bit timer 3 underflow 8-bit timer 2 underflow	1	Enabled	0	Disabled	0	R/W R/W	-
enable register		D2 D1	E8TU2 E8TU1	8-bit timer 2 underflow	1				0	R/W	1
		D0	E8TU0	8-bit timer 0 underflow	1				0	R/W	1
Serial I/F Ch.0/1	0040276	D7-6	_	reserved	t		<u>-</u>	I	_		0 when being read.
interrupt	(B)	D7=6	ESTX1	SIF Ch.1 transmit buffer empty	1	Enabled	_ 0	Disabled	0	R/W	o whom boiling read.
enable register	(-)	D4	ESRX1	SIF Ch.1 receive buffer full	┨ .		۱		0	R/W	1
		D3	ESERR1	SIF Ch.1 receive error	1				0	R/W	1
		D2	ESTX0	SIF Ch.0 transmit buffer empty]		1		0	R/W]
		D1	ESRX0	SIF Ch.0 receive buffer full]		1		0	R/W	
		D0	ESERR0	SIF Ch.0 receive error	L		L		0	R/W	
Port input 4-7,	0040277	D7-6	-	reserved					-	_	0 when being read.
clock timer,	(B)	D5	EP7	Port input 7	1	Enabled	0	Disabled	0	R/W	
A/D interrupt		D4	EP6	Port input 6	4				0	R/W	
enable register		D3	EP5	Port input 5	4				0	R/W	
		D2	EP4	Port input 4	4		1		0	R/W	-
		D1 D0	EADE	Clock timer A/D converter	-				0	R/W R/W	-
O hit time	0040070				\vdash		<u> </u>	l	<u> </u>	FX/VV	Outhon holin
8-bit timer interrupt	0040278 (B)	D7-2 D1	E8TU1	reserved 8-bit timer 5 underflow	1	Enabled	_ 0	Disabled	0	R/W	0 when being read.
enable register	(13)	D0	E8TU0	8-bit timer 4 underflow	┨ ' │	LIIADIEU	"	Disabled	0	R/W	1
Serial I/F	0040279	D7-6	_	reserved	+			I	U	17/77	0 when being read.
Ch.2/3	(B)	D7-6	ESTX3	SIF Ch.3 transmit buffer empty	1	Enabled	<u>-</u>	Disabled	0	R/W	o when being read.
interrupt	(5)	D3	ESRX3	SIF Ch.3 receive buffer full	┨╵	LIIADICU	١	Disabled	0	R/W	1
enable register		D3	ESERR3	SIF Ch.3 receive error	1				0	R/W	1
		D2	ESTX2	SIF Ch.2 transmit buffer empty	1				0	R/W	1
		D1	ESRX2	SIF Ch.2 receive buffer full	1				0	R/W	1
l		D0	ESERR2	SIF Ch.2 receive error	1				0	R/W	
					-		-	•			

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
Key input,	0040280	D7-6	İ-	reserved	T			-	_	_	0 when being read.
port input 0-3	(B)	D5	FK1	Key input 1	1	Factor is	0	No factor is	Х	R/W	Ŭ ·
interrupt factor		D4	FK0	Key input 0		generated		generated	Х	R/W	
flag register		D3	FP3	Port input 3					Χ	R/W	
		D2	FP2	Port input 2					Х	R/W	
		D1	FP1	Port input 1	4				Χ	R/W	
		D0	FP0	Port input 0					Х	R/W	
DMA interrupt	0040281	D7-5	-	reserved			_		-	-	0 when being read.
factor flag	(B)	D4	FIDMA	IDMA	1	Factor is	0	No factor is	Х	R/W	
register		D3	FHDM3	High-speed DMA Ch.3	4	generated		generated	X	R/W	
		D2	FHDM2	High-speed DMA Ch.2	-				X	R/W	
		D1 D0	FHDM1 FHDM0	High-speed DMA Ch.1 High-speed DMA Ch.0	-				X	R/W R/W	
40 hit time - 0/4	0040282			* '	1	F4:-	_	NI- 44:-			
16-bit timer 0/1 interrupt factor		D7 D6	F16TC1 F16TU1	16-bit timer 1 comparison A 16-bit timer 1 comparison B	- 1 1	Factor is generated	0	No factor is	X	R/W R/W	
flag register	(B)	D5-4	-	reserved	+	generated	<u> </u>	generated		K/VV	0 when being read.
nag register		D3 4	F16TC0	16-bit timer 0 comparison A	1	Factor is	0	No factor is	Х	R/W	o which being read.
		D2	F16TU0	16-bit timer 0 comparison B	┨∶	generated	ľ	generated	X	R/W	
		D1-0	-	reserved		-	_	3	_	_	0 when being read.
16-bit timer 2/3	0040283	D7	F16TC3	16-bit timer 3 comparison A	1	Factor is	0	No factor is	Х	R/W	
interrupt factor	(B)	D6	F16TU3	16-bit timer 3 comparison B	1	generated	-	generated	Х	R/W	
flag register	, ,	D5-4	-	reserved		-	-		-	-	0 when being read.
		D3	F16TC2	16-bit timer 2 comparison A	1	Factor is	0	No factor is	Χ	R/W	
		D2	F16TU2	16-bit timer 2 comparison B		generated		generated	Χ	R/W	
		D1-0	-	reserved		-	_		_	-	0 when being read.
16-bit timer 4/5	0040284	D7	F16TC5	16-bit timer 5 comparison A	1	Factor is	0	No factor is	Χ	R/W	
interrupt factor	(B)	D6	F16TU5	16-bit timer 5 comparison B		generated		generated	Χ	R/W	
flag register		D5-4	-	reserved		-	_	T		-	0 when being read.
		D3	F16TC4	16-bit timer 4 comparison A	1	Factor is	0		X	R/W	
		D2 D1–0	F16TU4	16-bit timer 4 comparison B	-	generated		generated	Х	R/W	Outhor boing road
01:4:	0040005		-	reserved	-	-	_		_	_	0 when being read.
8-bit timer	0040285	D7-4 D3	F8TU3	reserved 8-bit timer 3 underflow	1	Factor is	0	No factor is	X	R/W	0 when being read.
interrupt factor flag register	(B)	D3	F8TU2	8-bit timer 2 underflow	┨'	generated	١	generated	X	R/W	
nag register		D1	F8TU1	8-bit timer 1 underflow	1	generated		generated	X	R/W	
		D0	F8TU0	8-bit timer 0 underflow	1				X	R/W	
Serial I/F Ch.0/1	0040286	D7-6	i	reserved	t	-	_		_	_	0 when being read.
interrupt factor	(B)	D5	FSTX1	SIF Ch.1 transmit buffer empty	1	Factor is	0	No factor is	Х	R/W	o mion boing road.
flag register	` '	D4	FSRX1	SIF Ch.1 receive buffer full		generated		generated	Х	R/W	
		D3	FSERR1	SIF Ch.1 receive error		-			Х	R/W	
		D2	FSTX0	SIF Ch.0 transmit buffer empty					Χ	R/W	
		D1	FSRX0	SIF Ch.0 receive buffer full	4				Χ	R/W	
		D0	FSERR0	SIF Ch.0 receive error	_				Х	R/W	
Port input 4–7,	0040287	D7-6	-	reserved		-	_	1	_	-	0 when being read.
clock timer, A/D	(B)	D5	FP7	Port input 7	1	Factor is	0	No factor is	Х	R/W	
interrupt factor		D4	FP6	Port input 6	4	generated		generated	X	R/W	
flag register		D3	FP5	Port input 5	-				X	R/W	
		D2 D1	FP4 FCTM	Port input 4 Clock timer	+				X	R/W R/W	
		D0	FADE	A/D converter	+				X	R/W	
8-bit timer	0040288	D7-2		reserved	H		<u>-</u>	I .			0 when being read.
interrupt factor	(B)	D1-2	E8TU1	8-bit timer 5 underflow	1	Factor is	0	No factor is	X	R/W	o when being read.
flag register	\ \-'	D0	E8TU0	8-bit timer 4 underflow	1	generated		generated	X	R/W	
Serial I/F	0040289	D7-6	i-	reserved	Ť		_		_	_	0 when being read.
				SIF Ch.3 transmit buffer empty	1	Factor is	0	No factor is	Х	R/W	zzmig roudi
Ch.2/3		D5	FSTX3	OIF CIT.3 transmit bullet embty							1
	(B)		FSTX3 FSRX3	SIF Ch.3 receive buffer full	1	generated		generated	Х	R/W	
Ch.2/3		D5						1			
Ch.2/3 interrupt factor		D5 D4	FSRX3 FSERR3 FSTX2	SIF Ch.3 receive buffer full				1	Х	R/W	
Ch.2/3 interrupt factor		D5 D4 D3	FSRX3 FSERR3	SIF Ch.3 receive buffer full SIF Ch.3 receive error				1	X	R/W R/W	

D2 RADE A/D converter 1 IDMA request 0 Interrupt 0 R/W RSTX1 SIF Ch.1 transmit buffer empty D0 RSRX1 SIF Ch.1 transmit buffer empty D0 RSRX1 SIF Ch.1 transmit buffer empty D1 Request D1 RSTX1 SIF Ch.1 transmit buffer empty D1 RSTX1 SIF Ch.1 transmit buffer empty D1 RSTX1 SIF Ch.1 transmit buffer empty D1 RW D1 RW D1 D2 D2 D2 D2 D2 D2 D2	Register name	Address	Bit	Name	Function		Set	tting]	Init.	R/W	Remarks
DMA Ch.0/1 16-bit timer 0	Port input 0-3,	0040290	D7	R16TC0	16-bit timer 0 comparison A	1	IDMA	0	Interrupt	0	R/W	
19-bit timer 0 10MA request register	high-speed	(B)	D6	R16TU0	16-bit timer 0 comparison B	7	request		request	0	R/W	
10MA request register	DMA Ch.0/1,		D5	RHDM1	High-speed DMA Ch.1	7			·	0	R/W	
Teglister	16-bit timer 0		D4	RHDM0	High-speed DMA Ch.0					0	R/W	
1	IDMA request		D3	RP3	Port input 3	1				0	R/W	
Do RPO	register		D2	RP2	Port input 2	1				0	R/W	
16-bit timer 1-4			D1	RP1	Port input 1					0	R/W	
IDMA request register			D0	RP0	Port input 0					0	R/W	
Description Description	16-bit timer 1-4	0040291	D7	R16TC4	16-bit timer 4 comparison A	1	IDMA	0	Interrupt	0	R/W	
Description Amount Amoun	IDMA request	(B)	D6	R16TU4	16-bit timer 4 comparison B		request		request	0	R/W	
Day Reference Day Day	register		D5	R16TC3	16-bit timer 3 comparison A	1				0	R/W	
D2			D4	R16TU3	16-bit timer 3 comparison B	1				0	R/W	
16-bit timer 5, 0040292 D7 RSTX0 Sir Ch.D transmit buffer empty D8 RSTX0 D8 RSTX0 D7 RSTX0 D8 D8 RSTX0 D8 D8 RSTX0			D3	R16TC2	16-bit timer 2 comparison A	7				0	R/W	
16-bit timer 5, 0040292 D7 RSTX0 SIF Ch.0 transmit buffer empty Sehit timer 5, 0040292 D7 RSTX0 SIF Ch.0 transmit buffer empty D6 RSRX0 SIF Ch.0 transmit buffer empty D7 RSTX0 SIF Ch.0 transmit buffer empty D8 RSRX0 SIF Ch.0 transmit buffer empty D8 RSRX0 SIF Ch.0 transmit buffer empty D8 RSRX0			D2	R16TU2	16-bit timer 2 comparison B					0	R/W	
16-bit timer 5,			D1	R16TC1	16-bit timer 1 comparison A					0	R/W	
Bobit timer, serial IF Ch.0 Ch.0			D0	R16TU1	16-bit timer 1 comparison B					0	R/W	
DEAP DEAP	16-bit timer 5,	0040292	D7	RSTX0	SIF Ch.0 transmit buffer empty	1	IDMA	0	Interrupt	0	R/W	
IDMA request register D4	8-bit timer,	(B)	D6	RSRX0	SIF Ch.0 receive buffer full		request		request	0	R/W	
Post input 0-3,	serial I/F Ch.0		D5	R8TU3	8-bit timer 3 underflow	1				0	R/W	
Description Description	IDMA request		D4	R8TU2	8-bit timer 2 underflow					0	R/W	
D1			D3	R8TU1	8-bit timer 1 underflow					0	R/W	
Serial VF Ch.1,			D2	R8TU0	8-bit timer 0 underflow]				0	R/W	
Serial VF Ch.1, A/D, A/D, Break			D1	R16TC5	16-bit timer 5 comparison A]				0	R/W	
A/D			D0	R16TU5	16-bit timer 5 comparison B					0	R/W	
A/D, port input 4-7 DIMA request register	Serial I/F Ch.1,	0040293	D7	RP7	Port input 7	1	IDMA	0	Interrupt	0	R/W	
DMA request register	A/D,	(B)	D6	RP6	Port input 6	1	request			0	R/W	
Port input 0-3, 10	port input 4-7		D5	RP5	Port input 5	7	·		·	0	R/W	
D2 RADE A/D converter D1 RSTX1 SIF Ch.1 transmit buffer empty request D1 RSTX1 D1 RSTX1 SIF Ch.1 transmit buffer empty request D1 RSTX1 D1 RSTX	IDMA request		D4	RP4	Port input 4					0	R/W	
D1 RSTX1 SIF Ch.1 transmit buffer empty D0 RSRX1 SIF Ch.1 transmit buffer empty D0 RSRX1 SIF Ch.1 traceive buffer full Tequest Tequest D0 R/W D1 RSXX1 SIF Ch.1 traceive buffer full D1 D2 D2 D2 D2 D2 D2 D2	register		D3	-	reserved			_		T -	_	0 when being read.
Do			D2	RADE	A/D converter	1	IDMA	0	Interrupt	0	R/W	
Port input 0-3, high-speed D7 DE16TC0 16-bit timer 0 comparison A 1 IDMA enabled DRA Ch.0/1, 16-bit timer 0 DEHDM1 High-speed DMA Ch.1 DA DEHDM0 High-speed DMA Ch.0 DB DEHDM1 High-speed DMA Ch.0 DB DEHDM1 High-speed DMA Ch.0 DB DEHDM0 High-speed DMA Ch.0 DB DEHDM0 High-speed DMA Ch.0 DB DEHDM0 DB DEP0 Port input 3 DB DEP0 Port input 2 DB DEP0 Port input 0 DB DEP0 Port input 0 DB DEP0 Port input 0 DB DEP0 Port input 0 DB DEP0 Port input 0 DB DEP0 Port input 0 DB DEP0 Port input 0 DB DEP0 DB DEF0 DB DE16TC3 16-bit timer 4 comparison B DB DE16TC3 16-bit timer 3 comparison B DB DE16TC2 16-bit timer 2 comparison B DB DE16TC2 16-bit timer 2 comparison B DB DE16TC3 16-bit timer 2 comparison B DB DE16TC3 16-bit timer 2 comparison B DB DE16TC3 16-bit timer 1 comparison B DB DE16TC3 16-bit timer 1 comparison B DB DE16TC3 16-bit timer 1 comparison B DB DE16TC3 16-bit timer 1 comparison B DB DE16TC3 16-bit timer 1 comparison B DB DE16TC3 16-bit timer 2 comparison B DB DE16TC3 16-bit timer 3 comparison B DB DE16TC3 16-bit timer 3 comparison B DB DE16TC3 16-bit timer 3 comparison B DB DE16TC3 DB DE16TC			D1	RSTX1	SIF Ch.1 transmit buffer empty		request		request	0	R/W	
Name			D0	RSRX1	SIF Ch.1 receive buffer full					0	R/W	
DMA Ch.0/1, 16-bit timer 0 DMA ch.0/1, 16-bit timer 0 DMA ch.0/2, DEP2 Port input 3 DEP2 Port input 1 DO DEP0 Port input 1 DO DEP0 Port input 1 DO DEP0 Port input 1 DO DEP0 Port input 1 DO DEP0 Port input 1 DO DEP0 Port input 1 DO DEP0 Port input 1 DO DEP0 Port input 1 DO DEP0 Port input 0 DE DEP0 Port input 0 DE DEP0 Port input 1 DO DEP0 Port input 0 DE DEP0 Port input 0 DE DEP0 Port input 0 DE DEP0 Port input 0 DE DEP0 Port input 0 DE DEP0 Port input 0 DE DEP0 Port input 0 DE DEP0 Port input 0 DE DEP0 Port input 0 DE DEP0 Port input 0 DE DEP0 Port input 0 DE DEP0 Port input 0 DE DEP0 DE DEP0 Port input 0 DE DEP0 Port input 0 DE DEP0 Port input 4 DE DEP0 Port input 4	Port input 0-3,	0040294	D7	DE16TC0	16-bit timer 0 comparison A	1	IDMA	0	IDMA	0	R/W	
16-bit timer 0 DA4 DEHDMO	high-speed	(B)	D6	DE16TU0	16-bit timer 0 comparison B	7	enabled		disabled	0	R/W	
DMA enable register	DMA Ch.0/1,		D5	DEHDM1	High-speed DMA Ch.1					0	R/W	
D2 DEP2 Port input 2 D1 DEP1 Port input 1 D0 DEP0 Port input 1 D0 DEP0 Port input 0 D0 R/W D0 R/W D0 DEP0 Port input 0 DEP0 Port input 0 DEP0 Port input 0 DEP0 Port input 0 DEP0 Port input 0 DEP0 Port input 0 DEP0 Port input 0 DEP0 Port input 0 DEP0 Port input 0 DEP0 Port input 4-7 DMA enable register D2 DEP6 DEP6 Port input 4 DEP6 Port input 4 DEP6 Port input 4 DEP6 Port input 4 DEP6 Port input 4 DEP6 Port input 4 DEP6 Port input 4 DEP6 Port input 4 DEP6 DEP6 Port input 4 DEP6 Port input	16-bit timer 0		D4	DEHDM0	High-speed DMA Ch.0	1				0	R/W	
D1 DEP1	IDMA enable		D3	DEP3	Port input 3					0	R/W	
16-bit timer 1-4 1040295 107 105	register		D2	DEP2	Port input 2					0	R/W	
16-bit timer 1-4 10MA enable register			D1	DEP1	Port input 1					0	R/W	
DMA enable register			D0	DEP0	Port input 0					0	R/W	
D5 DE16TC3 16-bit timer 3 comparison A D4 DE16TU3 16-bit timer 2 comparison B D3 DE16TC2 16-bit timer 2 comparison B D1 DE16TC1 16-bit timer 1 comparison B D1 DE16TC1 16-bit timer 1 comparison B D1 DE16TC1 16-bit timer 1 comparison B D1 DE16TC1 16-bit timer 1 comparison B D6 DESTX0 SIF Ch.0 transmit buffer empty D5 DESTX0 SIF Ch.0 transmit buffer empty D5 DESTX0 SIF Ch.0 transmit buffer empty D5 DESTX0 SIF Ch.0 receive buffer full D5 DESTX0 SIF Ch.0 receive buffer full D5 DESTX0 SIF Ch.0 receive buffer full D6 DESTX0 SIF Ch.0 receive buffer full D6 DESTX0 SIF Ch.0 receive buffer full D6 DESTX0 SIF Ch.0 receive buffer full D6 DESTX0 SIF Ch.0 receive buffer full D6 DESTX0 SIF Ch.0 receive buffer full D6 DESTX0 SIF Ch.0 receive buffer full D6 DESTX0 SIF Ch.0 receive buffer full D6 DESTX0 SIF Ch.0 receive buffer full D6 DESTX0 SIF Ch.0 receive buffer full D6 DESTX0 SIF Ch.0 receive buffer full D6 DESTX0 SIF Ch.0 receive buffer full D6 DESTX0 SIF Ch.0 receive buffer full D6 D6 D6 D6 D6 D6 D6	16-bit timer 1-4	0040295	D7	DE16TC4	16-bit timer 4 comparison A	1	IDMA	0	IDMA	0	R/W	
D4 DE16TU3 16-bit timer 3 comparison B D3 DE16TC2 16-bit timer 2 comparison A D2 DE16TU2 16-bit timer 2 comparison B D1 DE16TC1 16-bit timer 1 comparison A D0 DE16TU1 16-bit timer 1 comparison B D1 DE16TC1 16-bit timer 1 comparison B D1 DE16TU1 16-bit timer 1 comparison B D8 D8 D8 D8 D8 D8 D8	IDMA enable	(B)	D6	DE16TU4	16-bit timer 4 comparison B	7	enabled		disabled	0	R/W	
D3 DE16TC2 16-bit timer 2 comparison A D2 DE16TU2 16-bit timer 2 comparison B D1 DE16TC1 16-bit timer 1 comparison A D0 DE16TU1 16-bit timer 1 comparison B D1 DE16TU1 16-bit timer 1 comparison B D1 DE16TU1 16-bit timer 1 comparison B D1 DE16TU1 16-bit timer 1 comparison B D1 DE16TU1 DE16TC3 SIF Ch.0 transmit buffer empty D2 DE8TX0 SIF Ch.0 receive buffer full D5 DE8TX0 SIF Ch.0 receive buffer full D5 DE8TU3 S-bit timer 3 underflow D4 DE8TU2 S-bit timer 3 underflow D6 DE8TU3 S-bit timer 1 underflow D1 DE16TC5 16-bit timer 5 comparison A D0 DE16TU5 16-bit timer 5 comparison B D1 DE16TC5 D1 D1 D1 D1 D1 D1 D1 D	register		D5	DE16TC3	·					0	R/W	
D2 DE16TU2 16-bit timer 2 comparison B D1 DE16TC1 16-bit timer 1 comparison A D0 DE16TU1 16-bit timer 1 comparison B D1 DE16TC1 16-bit timer 1 comparison B D0 DE16TU1 16-bit timer 1 comparison B D0 DE16TU1 16-bit timer 1 comparison B D0 DE16TU1 16-bit timer 1 comparison B D0 DE3TX0 DE3TX0 SIF Ch.0 transmit buffer empty D1 DMA D2 DE3TX0 SIF Ch.0 transmit buffer empty D2 DE3TX0 SIF Ch.0 transmit buffer empty D3 DE3TX0 SIF Ch.0 transmit buffer empty D3 DE3TX0 SIF Ch.0 transmit buffer empty D3 DE3TX0 SIF Ch.0 transmit buffer empty D3 DE3TX0 SIF Ch.0 transmit buffer empty D3 DE3TX0 SIF Ch.0 transmit buffer empty D4 DE3TX0 SIF Ch.0 transmit buffer empty D4 DE3TX0 SIF Ch.0 transmit buffer empty D4 DE3TX0 SIF Ch.0 transmit buffer empty D4 DE3TX0 SIF Ch.0 transmit buffer empty D4 DE3TX0 SIF Ch.0 transmit buffer empty D4 DE3TX0 SIF Ch.0 transmit buffer empty D4 DE3TX0 SIF Ch.0 transmit buffer empty D4 DE3TX0 SIF Ch.0 transmit buffer empty D4 DE3TX0 SIF Ch.0 transmit buffer empty D4 DE3TX0 SIF Ch.0 transmit buffer empty D4 DE3TX0 SIF Ch.0 transmit buffer empty D4 DE3TX0 SIF Ch.0 transmit buffer empty D4 DE3TX0 SIF Ch.0 transmit buffer empty D4 DE3TX0 SIF Ch.0 transmit buffer empty D4 DE3TX0 SIF Ch.0 transmit buffer empty D4 D4 D4 D4 D4 D4 D4 D			D4	DE16TU3	16-bit timer 3 comparison B					0	R/W	
D1 DE16TC1 16-bit timer 1 comparison A D0 DE16TU1 16-bit timer 1 comparison B D DE16TU1 16-bit timer 1 comparison B D DE16TU1 16-bit timer 1 comparison B D DE3TX0 DE3TX0 SIF Ch.0 transmit buffer empty D DE5TX0 SIF Ch.0 transmit buffer empty D DE5TX0 SIF Ch.0 transmit buffer empty D DE5TX0 SIF Ch.0 receive buffer full D DE3TX0 SIF Ch.0 receive buffer full D DE3TX0 SIF Ch.0 receive buffer full D DE3TX0 SIF Ch.0 receive buffer full D DE3TX0 SIF Ch.0 receive buffer full D DE3TX0 SIF Ch.0 receive buffer full D DE3TX0 SIF Ch.0 receive buffer full D DE3TX0 SIF Ch.0 receive buffer full D DE3TX0 SIF Ch.0 receive buffer full D D DE3TX0 SIF Ch.0 receive buffer full D D D DE3TX0 SIF Ch.0 receive buffer full D D D DE3TX0 SIF Ch.0 receive buffer full D D D D D D D D D			D3	DE16TC2	16-bit timer 2 comparison A]				0	R/W	
D0 DE16TU1 16-bit timer 1 comparison B D DEMA			D2	DE16TU2	16-bit timer 2 comparison B					_	_	
16-bit timer 5, 8-bit timer 5, 8-bit timer 6, 8-bit timer 7, serial I/F Ch.0 DESTX0 SIF Ch.0 transmit buffer empty 1 IDMA enabled enabled DESTX0 SIF Ch.0 receive buffer full enabled enabled enabled O R/W O			D1	DE16TC1		╛				_		
B-bit timer, Serial I/F Ch.0 DE8TU3 8-bit timer 3 underflow D4 DE8TU2 8-bit timer 2 underflow D5 DE8TU1 8-bit timer 1 underflow D6 DE16TC5 16-bit timer 5 comparison A D0 DE16TC5 16-bit timer 5 comparison B DE9T D7 D7 D7 D7 D7 D7 D7 D			D0	DE16TU1	16-bit timer 1 comparison B					0	R/W	
B-bit timer, serial I/F Ch.0 DE SRX0 SIF Ch.0 receive buffer full D5 DE8TU3 8-bit timer 3 underflow D4 DE8TU2 8-bit timer 2 underflow D3 DE8TU1 8-bit timer 1 underflow D2 DE8TU0 8-bit timer 0 underflow D1 DE16TC5 16-bit timer 5 comparison A D0 DE16TU5 16-bit timer 5 comparison B D6 DE9TU5	16-bit timer 5,	0040296	D7	DESTX0	SIF Ch.0 transmit buffer empty	1	IDMA	0	IDMA	0	R/W	
DMA enable register	8-bit timer,	(B)	D6	DESRX0	SIF Ch.0 receive buffer full]	enabled		disabled	0	R/W	
D3 DE8TU1 8-bit timer 1 underflow D2 DE8TU0 8-bit timer 0 underflow D4 DE16TC5 16-bit timer 5 comparison A D0 DE16TU5 16-bit timer 5 comparison B D8 DE9T Port input 7 D6 DEP7 Port input 7 D7 DEP7 Port input 6 D5 DEP5 Port input 5 D4 DEP4 Port input 4 D3 DEP4 Port input 4 D3 DE9T Port input 4 D3 DE9T Port input 4 D6TE Port input 5 D6TE Port input 5 D7 D6TE Port input 5 D7 D6TE Port input 5 D7 D6TE Port input 5 D7 D6TE Port input 5 D7 D7 D7 D7 D7 D7 D7	serial I/F Ch.0		D5	DE8TU3	8-bit timer 3 underflow]				0	R/W	
D2 DE8TU0 8-bit timer 0 underflow D1 DE16TC5 16-bit timer 5 comparison A D0 DE16TU5 16-bit timer 5 comparison B D0 DE16TU5 16-bit timer 5 comparison B D0 DE16TU5 16-bit timer 5 comparison B D0 DE9T Port input 7 D1 DMA DEP7 Port input 6 D5 DEP6 Port input 6 D5 DEP5 Port input 5 D4 DEP4 Port input 4 D3 DEP4 Port input 4 D3 DEP4 Port input 4 D3 DEP4 Port input 4 D3 DEP5 DE5	IDMA enable		D4									
D1 DE16TC5 16-bit timer 5 comparison A D0 DE16TU5 16-bit timer 5 comparison B D1 DE16TU5 16-bit timer 5 comparison B D1 DE7 DE7 DE7 Port input 7 DE7 DE7 Port input 7 DE7 DE7 Port input 6 D5 DEP5 Port input 5 D4 DEP4 Port input 4 D3 DE7 Port input 4 D3 DE7	register		D3	DE8TU1	8-bit timer 1 underflow					0	R/W	
D0 DE16TU5 16-bit timer 5 comparison B D D D D D D										_	_	
Serial I/F Ch.1, A/D, A/D, Port input 4-7 CB DEP5 Port input 5 D4 DEP4 Port input 5 D5 DEP5 Port input 4 D3 - reserved D2 DEADE A/D converter 1 IDMA 0 IDMA 0 IDMA 0 R/W					·	4					_	
A/D, port input 4–7 IDMA enable register (B) D6 DEP6 Port input 6 D5 DEP5 Port input 5 Port input 4 enabled D5 DEP5 Port input 5 D4 DEP4 Port input 4 enabled D5 DEP5 Port input 5 D4 DEP4 Port input 4 0 R/W D5 R/W			D0	DE16TU5	16-bit timer 5 comparison B					0	R/W	
port input 4–7 IDMA enable register D5 DEP5 Port input 5 0 R/W D3 - reserved - - - 0 R/W D2 DEADE A/D converter 1 IDMA 0 IDMA 0 R/W	Serial I/F Ch.1,	0040297	D7	DEP7	Port input 7	1	IDMA	0	IDMA	0	R/W	
DMA enable register	A/D,	(B)	D6	DEP6	Port input 6]	enabled		disabled	0	R/W	
register D3 - reserved - - - - 0 when being read D2 DEADE A/D converter 1 IDMA 0 IDMA 0 R/W	port input 4-7		D5	DEP5	Port input 5]				0	R/W	
D2 DEADE A/D converter 1 IDMA 0 IDMA 0 R/W	IDMA enable		D4	DEP4	Port input 4	L				0	R/W	
	register		D3	-	reserved					_		0 when being read.
D1 DESTX1 SIF Ch.1 transmit buffer empty enabled disabled 0 R/W			D2	DEADE	A/D converter	1	IDMA	0	IDMA	0	_	
			D1	DESTX1]	enabled		disabled	0	R/W	
D0 DESRX1 SIF Ch.1 receive buffer full 0 R/W			D0	DESRX1	SIF Ch.1 receive buffer full			L		0	R/W	

Register name	Address	Bit	Name	Function	Setting O Software trigger			Init.	R/W	Remarks
High-speed	0040298	D7	HSD1S3	High-speed DMA Ch.1	1	Software trigge		0	R/W	
DMA Ch.0/1	(B)	D6	HSD1S2	trigger set-up	1	K51 input (falli		0		
trigger set-up		D5	HSD1S1		2	K51 input (risir	ng edge)	0		
register		D4	HSD1S0		3	Port 1 input		0		
					4	Port 5 input				
					5	8-bit timer Ch.				
					6	16-bit timer Ch				
					7	16-bit timer Ch				
					8	16-bit timer Ch				
					9 A	SI/F Ch.1 Rx b				
					В	SI/F Ch.1 Tx b				
					C	A/D conversion				
					D	Single-master I2C-bus C				
					E	Single-master I2C-bus C		1		
		D3	HSD0S3	High-speed DMA Ch.0	0	Software trigg		0	R/W	
		D2	HSD0S2	trigger set-up	1	K50 input (falli		0		
		D1	HSD0S1	"	2	K50 input (risir		0		
		D0	HSD0S0		3	Port 0 input		0		
					4	Port 4 input				
					5	8-bit timer Ch.				
					6	16-bit timer Ch	.0 compare B			
					7	16-bit timer Ch				
					8	16-bit timer Ch				
					9	16-bit timer Ch				
					Α	SI/F Ch.0 Rx b				
					В	SI/F Ch.0 Tx b				
					С	A/D conversion				
					D	Single-master I2C-bus C		1		
				T	E	Single-master I2C-bus C		-		
High-speed	0040299	D7	HSD3S3	High-speed DMA Ch.3	0	Software trigge		0	R/W	
DMA Ch.2/3	(B)	D6	HSD3S2	trigger set-up	1	K54 input (falli		0		
trigger set-up		D5	HSD3S1		2	K54 input (risi	ng edge)	0		
register		D4	HSD3S0		3	Port 3 input		0		
					4	Port 7 input				
					5	8-bit timer Ch.				
					6	16-bit timer Ch				
					8	16-bit timer Ch 16-bit timer Ch				
					9	16-bit timer Ch				
					A	SI/F Ch.1 Rx b				
					В	SI/F Ch.1 Tx b				
					C	A/D conversion				
					D	Single-master I2C-bus C				
					E	Single-master I2C-bus C				
		D3	HSD2S3	High-speed DMA Ch.2	0	Software trigge		0	R/W	
		D2	HSD2S2	trigger set-up	1	K53 input (falli		0		
		D1	HSD2S1		2	K53 input (risir	ng edge)	0		
		D0	HSD2S0		3	Port 2 input		0		
						Port 6 input				
					5	8-bit timer Ch.				
					6	16-bit timer Ch				
					7	16-bit timer Ch				
					8	16-bit timer Ch				
					9	16-bit timer Ch				
					A	SI/F Ch.0 Rx b				
					В					
					C	A/D conversion Single-master I2C-bus C				
					E	Single-master I2C-bus C Single-master I2C-bus C		1		
High onesa	0040204	D7 4		I room and	15	onigie-master izo-bus C	II.O WINE DWA TEQUEST			Owhon being read
High-speed DMA software	004029A	D7-4 D3	HST3	reserved	1	Trigger 0	Invalid	0	W	0 when being read.
trigger register	(B)	D3	HST2	HSDMA Ch.3 software trigger HSDMA Ch.2 software trigger	┨╵	Trigger 0	IIIvaliu	0	W	
yyei register		D2	HST1	HSDMA Ch.1 software trigger	1			0	W	
		D0	HST0	HSDMA Ch.0 software trigger	1			0	W	
0 hit ti 1 5	004000		11010		+	<u> </u>		1 0	V V	0
8-bit timer 4-5	004029B	D7-6	- DCTV2	reserved	4	IIDMA In	Interrest	-	D ^^'	0 when being read.
	(B)	D5	RSTX3	SIF Ch.3 transmit buffer empty SIF Ch.3 receive buffer full	1	IDMA 0		0	R/W	
serial I/F Ch.2/3	(-)	D.4		I SIE I DISTOCONA DIITTAT TIIII	1	request	request	1 0	R/W	
IDMA request	(-)	D4	RSRX3		1		'		D ^ ^ ′	
	(=)	D3	RSTX2	SIF Ch.2 transmit buffer empty			'	0	R/W	
IDMA request	(=)	D3 D2	RSTX2 RSRX2	SIF Ch.2 transmit buffer empty SIF Ch.2 receive buffer full				0	R/W	
IDMA request	(=)	D3	RSTX2	SIF Ch.2 transmit buffer empty			·		_	

Register name	Address	Bit	Name	Function		Set	tinç	3	Init.	R/W	Remarks
8-bit timer 4-5	004029C	D7-6	-	reserved			_		-	-	0 when being read.
serial I/F Ch.2/3	(B)	D5	DESTX3	SIF Ch.3 transmit buffer empty	1	IDMA	0	IDMA	0	R/W	
IDMA enable		D4	DESRX3	SIF Ch.3 receive buffer full		enabled		disabled	0	R/W	
register		D3	DESTX2	SIF Ch.2 transmit buffer empty					0	R/W	
		D2	DESRX2	SIF Ch.2 receive buffer full					0	R/W	
		D1	DE8TU5	8-bit timer 5 underflow					0	R/W	
		D0	DE8TU4	8-bit timer 4 underflow					0	R/W	
Flag set/reset	004029F	D7-3	-	reserved					-	-	
method select	(B)	D2	DENONLY	IDMA enable register set method	1	Set only	0	RD/WR	1	R/W	
register				selection							
		D1	IDMAONLY	IDMA request register set method	1	Set only	0	RD/WR	1	R/W	
				selection							
		D0	RSTONLY	Interrupt factor flag reset method	1	Reset only	0	RD/WR	1	R/W	
				selection							

Register name	Address	Bit	Name	Function		Setti	ng	Init.	R/W	Remarks
Port input 8/9	00402A0	D7	-	reserved	Ì	_		Ť-	-	0 when being read.
interrupt	(B)	D6	PP9L2	Port input 9 interrupt level		0 to	7	Х	R/W	Ŭ .
priority register		D5	PP9L1					Х		
		D4	PP9L0					X		
		D3	- -	reserved	1		_	-	-	0 when being read.
		D2 D1	PP8L2 PP8L1	Port input 8 interrupt level		0 to	7	X	R/W	
		D1	PP8L1					X		
Port input	00402A1	D7		reserved	 				 	0 when being read.
10/11 interrupt	(B)	D6	PP11L2	Port input 11 interrupt level		0 to	7	X	R/W	o whom boing road.
priority register	,	D5	PP11L1					Х		
		D4	PP11L0					Х		
		D3	-	reserved		_		_	-	0 when being read.
		D2	PP10L2	Port input 10 interrupt level		0 to	7	X	R/W	
		D1 D0	PP10L1 PP10L0					X		
Port innut	00402A2	D7	FFIOLO	recented	 			 ^		O when being read
Port input 12/13 interrupt	(B)	D6	PP13L2	Port input 12 interrupt level		0 to	7	X	R/W	0 when being read.
priority register	(5)	D5	PP13L1	Total and the menuperiover		0.10	•	X		
		D4	PP13L0					X		
		D3	-	reserved		_		-	_	0 when being read.
		D2	PP12L2	Port input 13 interrupt level		0 to	7	Х	R/W	
		D1	PP12L1					X		
		D0	PP12L0		 			X	_	
Port input	00402A3	D7	-	eserved			-	-	-	0 when being read.
14/15 interrupt priority register	(B)	D6 D5	PP15L2 PP15L1	Port input 15 interrupt level		0 to	1	X	R/W	
priority register		D3	PP15L0					x		
		D3	-	reserved		_		<u>~</u>	 -	0 when being read.
		D2	PP14L2	Port input 14 interrupt level		0 to	7	Х	R/W	Jan Jan Jan Jan Jan Jan Jan Jan Jan Jan
		D1	PP14L1					Х		
		D0	PP14L0					Х		
16-bit timer 6/7	00402A4	D7	-	reserved		-		_	-	0 when being read.
interrupt	(B)	D6	P16T72	16-bit timer 7 interrupt level		0 to	7	X	R/W	
priority register		D5 D4	P16T71 P16T70					X		
		D3	-	reserved				<u> </u>	 	0 when being read.
		D2	P16T62	16-bit timer 6 interrupt level		0 to	7	Х	R/W	o whom soming rodding
		D1	P16T61	·				Х		
		D0	P16T60					Х		
16-bit timer 8/9	00402A5	D7	-	reserved		_		_	-	0 when being read.
interrupt	(B)	D6	P16T72	16-bit timer 9 interrupt level		0 to	7	X	R/W	
priority register		D5	P16T71					X		
		D4 D3	P16T70	reserved	1			X -	 _	0 when being read.
		D3	P16T62	16-bit timer 8 interrupt level		0 to	7	X	R/W	which being read.
		D1	P16T61	- In annual Carton apriloron		0.0		X		
		D0	P16T60		<u></u>			Х		
Port input	00402A6	D7	EP15	Port input 15	1 En	abled	Disabled	0	R/W	
interrupt	(B)	D6	EP14	Port input 14	↓ │		1	0	R/W	
enable register		D5	EP13	Port input 13	4			0	R/W	
		D4	EP12	Port input 12 Port input 11	 			0	R/W	-
		D3 D2	EP11 EP10	Port input 10	1			0	R/W R/W	1
		D1	EP9	Port input 9	1			0	R/W	1
		D0	EP8	Port input 8	11			0	R/W	1
16-bit timer 6/7	00402A7	D7	E16TC7	16-bit timer 7 comparison A	1 Ena	abled	Disabled	0	R/W	
interrupt	(B)	D6	E16TU7	16-bit timer 7 comparison B	Ш			0	R/W	
enable register		D5-4	-	reserved				-	-	0 when being read.
		D3	E16TC6	16-bit timer 6 comparison A	1 Ena	abled	Disabled	0	R/W	
		D2	E16TU6	16-bit timer 6 comparison B	\vdash			0	R/W	O whon heims rest
40 5 2 2 2 2 2	00/00:5	D1-0	-	reserved	141-		Die III	+	-	0 when being read.
16-bit timer 8/9 interrupt	00402A8 (B)	D7 D6	E16TC9 E16TU9	16-bit timer 9 comparison A 16-bit timer 9 comparison B	1 Ena	abled	Disabled	0	R/W R/W	-
enable register	(0)	D5-4	- 10109	reserved	+		1	-	-	0 when being read.
rogiotei		D3	E16TC8	16-bit timer 8 comparison A	1 Ena	abled	Disabled	0	R/W	2 Sollig road.
		D2	E16TU8	16-bit timer 8 comparison B	1			0	R/W	1
		D1-0	_	reserved				L-	-	0 when being read.
				•	•					

Register name	Address	Bit	Name	Function	Τ	Set	ting	3	Init.	R/W	Remarks
Port input	00402A9	D7	FP15	Port input 15	1	Factor is		No factor is	0	R/W	
interrupt factor	(B)	D6	FP14	Port input 14	┨`	generated	ľ	generated	0	R/W	
flag register	(-)	D5	FP13	Port input 13	1	gonoratou		gonoratoa	0	R/W	
		D4	FP12	Port input 12	1				0	R/W	
		D3	FP11	Port input 11	1				0	R/W	
		D2	FP10	Port input 10	1				0	R/W	
		D1	FP9	Port input 9	1				0	R/W	
		D0	FP8	Port input 8	1				0	R/W	
16-bit timer 6/7	00402AA	D7	F16TC7	16-bit timer 7 comparison A	1	Factor is	0	No factor is	0	R/W	
interrupt factor	(B)	D6	F16TU7	16-bit timer 7 comparison B	┨∶	generated	ľ	generated	0	R/W	
flag register	(-)	D5-4	_	reserved	t	190o.u.ou		gonoratoa	_	-	0 when being read.
inag regione.		D3	F16TC6	16-bit timer 6 comparison A	1	Factor is	0	No factor is	0	R/W	o whom boing road.
		D2	F16TU6	16-bit timer 6 comparison B	۱.	generated	ľ	generated	0	R/W	
		D1-0	_	reserved	H			3	_	-	0 when being read.
16-bit timer 8/9	00402AB	D7	F16TC9	16-bit timer 9 comparison A	1	Factor is	0	No factor is	0	R/W	o whom boing rodd.
interrupt factor	(B)	D6	F16TU9	16-bit timer 9 comparison B	┨'	generated	١	generated	0	R/W	
flag register	(0)	D5-4	- 10109	reserved	₽	Tacherated		generated	_	- R/VV	0 when being read.
liag register		D3-4	F16TC8	16-bit timer 8 comparison A	1	Factor is	0	No factor is	0	R/W	o when being read.
		D3	F16TU8	16-bit timer 8 comparison B	┨′	generated	١٣	generated	0	R/W	
		D1-0	_	reserved	╁	generated		generateu	_	-	0 when being read.
D	0040040		- DD45		+	Librar	_	l			o when being read.
Port input	00402AC	D7	RP15	Port input 15	1		0	Interrupt	0	R/W	
IDMA request	(B)	D6	RP14	Port input 14	4	request		request	0	R/W	
register		D5	RP13	Port input 13	-				0	R/W	
		D4	RP12 RP11	Port input 12	-				0	R/W	
		D3	RP11	Port input 11	-				0	R/W R/W	
		D2 D1	RP9	Port input 10 Port input 9	1				0	R/W	
		D0	RP8	Port input 8	┨				0	R/W	
401777	0040045			'	+	LIDAM	-			_	
16-bit timer 6-9	00402AD	D7 D6	R16TC9 R16TU9	16-bit timer 9 comparison A	1		١٠	Interrupt	0	R/W	
IDMA request	(B)		R16TC8	16-bit timer 9 comparison B	4	request		request	0	R/W	
register		D5 D4	R16TU8	16-bit timer 8 comparison A 16-bit timer 8 comparison B	┨				0	R/W	
		D3	R16TC7	16-bit timer 7 comparison A	┨				0	R/W	
		D3	R16TU7	16-bit timer 7 comparison B	┨				0	R/W	
		D1	R16TC6	16-bit timer 6 comparison A	1				0	R/W	
		D0	R16TU6	16-bit timer 6 comparison B	┨				0	R/W	
Port input	00402AE	D7	DEP15	Port input 15	1	IDMA	0	IDMA	0	R/W	
IDMA enable	(B)	D/ D6	DEP15 DEP14	Port input 15 Port input 14	┨╵	enabled	١	disabled	0	R/W	
register	(5)	D6	DEP14 DEP13	Port input 13	1	diabieu		uisavieu	0	R/W	
register		D3	DEP12	Port input 12	┨				0	R/W	
		D3	DEP11	Port input 11	┨				0	R/W	
		D3	DEP10	Port input 10	┨				0	R/W	
		D1	DEP9	Port input 9	1				0	R/W	
		D0	DEP8	Port input 8	1				0	R/W	
16-bit timer 6-9	00402AF	D7	DE16TC9	16-bit timer 9 comparison A	1	IDMA		IDMA	0	R/W	
IDMA enable	(B)	D6	DE16TU9	16-bit timer 9 comparison B	┨╵	enabled	١	disabled	0	R/W	
register	(5)	D5	DE16TC8	16-bit timer 8 comparison A	1	o i iabicu		GISGISTEU	0	R/W	
register		D3	DE16TU8	16-bit timer 8 comparison B	1				0	R/W	
		D3	DE16TC7	16-bit timer 7 comparison A	1				0	R/W	
		D3	DE16TU7	16-bit timer 7 comparison B	1				0	R/W	
		D1	DE16TC6	16-bit timer 6 comparison A	1				0	R/W	
		D0	DE16TU6	16-bit timer 6 comparison B	1				0	R/W	
		טט	DE10100	10-bit tiller o companson B	_		Ц_	l	U	17/11	

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
Single-master	00402B0	D7	-	reserved		-	_		_	-	0 when being read.
I2C-bus Ch.0/1	(B)	D6	P12C12	I2CSMST Ch.1	Т	0 t	0 7		Х	R/W	Ŭ ·
interrupt	, ,	D5	P12C11	interrupt level					Х		
priority		D4	P12C10	·					Х		
register		D3	-	reserved		-	-		-	-	0 when being read.
		D2	P12C02	I2CSMST Ch.0		0 t	o 7		Х	R/W	
		D1	P12C01	interrupt level					Х		
		D0	P12C00						Х		
Single-master	00402B1	D7-6	-	reserved		-	-		_	-	0 when being read.
I2C-bus Ch.0/1	(B)	D5	E12CW1	I2CSMST Ch.1 write DMA request	1	Enabled	0	Disabled	0	R/W	
interrupt		D4	E12CR1	I2CSMST Ch.1 read DMA request					0	R/W	
ebable		D3	E12CI1	I2CSMST Ch.1 request					0	R/W	
register		D2	E12CW0	I2CSMST Ch.0 write DMA request					0	R/W	
		D1	E12CR0	I2CSMST Ch.0 read DMA request					0	R/W	
		D0	E12CI0	I2CSMST Ch.0 request					0	R/W	
Single-master	00402B2	D7-6	-	reserved		-	_		_	-	0 when being read.
I2C-bus Ch.0/1	(B)	D5	F12CW1	I2CSMST Ch.1 write DMA request	1	Factor is	0		0	R/W	
interrupt		D4	F12CR1	I2CSMST Ch.1 read DMA request	-	generated		generated	0	R/W	
factor flag		D3	F12CI1	I2CSMST Ch.1 request	1				0	R/W	
register		D2	F12CW0	I2CSMST Ch.0 write DMA request	l				0	R/W	
		D1	F12CR0	I2CSMST Ch.0 read DMA request	-				0	R/W	
		D0	F12CI0	I2CSMST Ch.0 request	L	<u> </u>	<u> </u>	<u> </u>	0	R/W	
Single-master	00402B3	D7-4	-	reserved	Ļ.	libra.	-	l	-	-	0 when being read.
I2C-bus Ch.0/1	(B)	D3	R12CW1	I2CSMST Ch.1 write DMA request	1	IDMA	0		0	R/W	
IDMA		D2 D1	R12CR1 R12CW0	I2CSMST Ch.1 read DMArequest		request		request	0	R/W R/W	
request register		DI D0	R12CW0	I2CSMST Ch.0 write DMA request I2CSMST Ch.0 read DMA request	ł				0	R/W	
	0040004	_	KIZOKO		H		<u> </u>		0	17/77	0 1 1 1
Single-master I2C-bus Ch.0/1	00402B4 (B)	D7-4 D3	DE12CW1	reserved I2CSMST Ch.1 write DMA request	1	IDMA	- 0	IDMA	0	R/W	0 when being read.
IDMA	(6)	D3	DE12CW1	I2CSMST Ch.1 white DMA request		enabled	١	disabled	0	R/W	
enable		D2	DE12CW0	I2CSMST Ch.1 read DMA request		enableu		uisabieu	0	R/W	
register		D0	DE12CR0	I2CSMST Ch.0 read DMA request	ł				0	R/W	
K5 function	00402C0	D7-5	_	reserved	H		<u>-</u>		_	_	0 when being read.
select register	(B)	D4	CFK54	K54 function selection	1	#DMAREQ3	0	K54	0	R/W	- ·····g · · · · · ·
	\ ,	D3	CFK53	K53 function selection	1	#DMAREQ2	0	K53	0	R/W	
		D2	CFK52	K52 function selection	1	#ADTRG	0	K52	0	R/W	
		D1	CFK51	K51 function selection	1	#DMAREQ1	0	K51	0	R/W	
		D0	CFK50	K50 function selection	1	#DMAREQ0	0	K50	0	R/W	
K5 input port	00402C1	D7-5	-	reserved	Γ	-	-		-	-	0 when being read.
data register	(B)	D4	K54D	K54 input port data	1	High	0	Low	ı	R	
		D3	K53D	K53 input port data					_	R	
		D2	K52D	K52 input port data					-	R	
		D1	K51D	K51 input port data					_	R	
		D0	K50D	K50 input port data					_	R	
K6 function	00402C3	D7	CFK67	K67 function selection	1	AD7	-	K67	0	R/W	
select register	(B)	D6	CFK66	K66 function selection	1	AD6	0	K66	0	R/W	
		D5	CFK65	K65 function selection	1	AD5	0	K65	0	R/W	
		D4	CFK64	K64 function selection		AD4	-	K64	0	R/W	
		D3 D2	CFK63	K63 function selection	1	AD3 AD2	0	K63 K62	0	R/W R/W	
		D2	CFK62 CFK61	K62 function selection K61 function selection	1	AD2 AD1	0		0	R/W	
		D0	CFK60	K60 function selection	1	AD0	_	K60	0	R/W	
	00402C4	D7	K67D	K67 input port data	=	High	=	Low	_	R	
K6 input port	3070204		K66D	K66 input port data	╽ '	1.11911	ľ	LOW	_	R	
K6 input port data register	(B)	Dη		,	1	I		1		_	
K6 input port data register	(B)	D6 D5		K65 input port data	l			l .	_	I K	
	(B)	D5 D4	K65D K64D	K65 input port data K64 input port data					_	R R	
	(B)	D5	K65D								
	(B)	D5 D4	K65D K64D	K64 input port data					-	R	
	(B)	D5 D4 D3	K65D K64D K63D	K64 input port data K63 input port data					-	R R	

Register name	Address	Bit	Name	Function	Setting						Init.	R/W	Remarks
Port input	00402C6	D7	SPT31	FPT3 interrupt input port selection		11	10	0)1	00	0	R/W	
interrupt select	(B)	D6	SPT30		_	23	P03		53	K63	0		
register 1	` ,	D5	SPT21	FPT2 interrupt input port selection	1	11	10)1	00	0	R/W	
		D4	SPT20		Р	22	P02	K	52	K62	0		
		D3	SPT11	FPT1 interrupt input port selection	1	11	10	С)1	00	0	R/W	
		D2	SPT10		Р	21	P01	K	51	K61	0		
		D1	SPT01	FPT0 interrupt input port selection	-	11	10)1	00	0	R/W	
		D0	SPT00		P	20	P00	K	50	K60	0		
Port input	00402C7	D7	SPT71	FPT7 interrupt input port selection	-	11	10)1	00	0	R/W	
interrupt select	(B)	D6	SPT70		-	27	P07		33	K67	0		
register 2		D5	SPT61	FPT6 interrupt input port selection	-	11	10	_)1	00	0	R/W	
		D4	SPT60	EDTE: A CONTROL OF THE	-	26	P06		32	K66	0	D 04/	
		D3	SPT51	FPT5 interrupt input port selection	-	11 25	10 P05	_)1 31	00	0	R/W	
		D2 D1	SPT50 SPT41	FPT4 interrupt input port selection	-	25 11	10		31	K65	0	R/W	
		D0	SPT40	1 F 14 interrupt input port selection	-	24	P04		54	K64	0	10,00	
Port innut	00402C8			EDT7 input polarity coloction	\vdash			_			1	D AA	
Port input interrupt	(B)	D7 D6	SPPT7 SPPT6	FPT7 input polarity selection FPT6 input polarity selection	1	rīlg	h level or	0	LUI	w level or	1	R/W R/W	
input polarity	(5)	D5	SPPT5	FPT5 input polarity selection	1	Risir	ng edge		F	alling	1	R/W	
select register		D4	SPPT4	FPT4 input polarity selection	1		J - 490			edge	1	R/W	
		D3	SPPT3	FPT3 input polarity selection	1					-9-	1	R/W	
		D2	SPPT2	FPT2 input polarity selection	1						1	R/W	
		D1	SPPT1	FPT1 input polarity selection	1						1	R/W	
		D0	SPPT0	FPT0 input polarity selection	1						1	R/W	
Port input	00402C9	D7	SEPT7	FPT7 edge/level selection	1	Edge	е	0	Leve	el	1	R/W	
interrupt	(B)	D6	SEPT6	FPT6 edge/level selection	1						1	R/W	
edge/level		D5	SEPT5	FPT5 edge/level selection]						1	R/W	
select register		D4	SEPT4	FPT4 edge/level selection]						1	R/W	
		D3	SEPT3	FPT3 edge/level selection							1	R/W	
		D2	SEPT2	FPT2 edge/level selection							1	R/W	
		D1	SEPT1	FPT1 edge/level selection	4						1	R/W	
		D0	SEPT0	FPT0 edge/level selection	\perp						1	R/W	
Key input	00402CA	D7-4	-	reserved	<u> </u>		40	-	<u>.</u> . Т	00	-	-	0 when being read.
interrupt select	(B)	D3 D2	SPPK11 SPPK10	FPK1 interrupt input port selection	-	11	10		7.41	00	0	R/W	
register		D2	SPPK01	FPK0 interrupt input port selection	_	[7:4] 11	P0[7:4] 10	_	7.4j)1	00	0	R/W	
		D0	SPPK00	T P No interrupt input port selection	-		P0[4:0]				0	10,00	
Key input	00402CC	D7-5	_	reserved	 	[]	. 0[0]	- 10[1.0[1.0]	_	_	0 when being read.
interrupt	(B)	D7 3	SCPK04	FPK04 input comparison	1	High		0	Low		0	R/W	o when being read.
(FPK0) input	(5)	D3	SCPK03	FPK03 input comparison	┪`│	. ng.		Ĭ			0	R/W	
comparison		D2	SCPK02	FPK02 input comparison	1						0	R/W	
register		D1	SCPK01	FPK01 input comparison	1						0	R/W	
		D0	SCPK00	FPK00 input comparison				_			0	R/W	
Key input	00402CD	D7-4	-	reserved	Ī			-			_	<u> </u>	0 when being read.
interrupt	(B)	D3	SCPK13	FPK13 input comparison	1	High	1	0	Low		0	R/W	Ţ
(FPK1) input		D2	SCPK12	FPK12 input comparison]						0	R/W	
comparison		D1	SCPK11	FPK11 input comparison							0	R/W	
register		D0	SCPK10	FPK10 input comparison	L						0	R/W	
Key input	00402CE	D7-5	_	reserved							-	-	0 when being read.
interrupt	(B)	D4	SMPK04	FPK04 input mask	1			0	Inter		0	R/W	
(FPK0) input		D3	SMPK03	FPK03 input mask		enat	oled		disal	oled	0	R/W	
mask register		D2	SMPK02	FPK02 input mask							0	R/W	
		D1	SMPK01	FPK01 input mask							0	R/W	
		D0	SMPK00	FPK00 input mask	\vdash						0	R/W	
Key input	00402CF	D7-4	-	reserved	L		-	-			-	_	0 when being read.
interrupt	(B)	D3	SMPK13	FPK13 input mask	1	Inter		0	Inter		0	R/W	
(FPK1) input		D2	SMPK12	FPK12 input mask		enat	oled		disal	oled	0	R/W	
mask register		D1	SMPK11	FPK11 input mask							0	R/W	
		D0	SMPK10	FPK10 input mask	Ш						0	R/W	

Register name	Address	Bit	Name	Function	Setting]	Init.	R/W	Remarks
P0 function	00402D0	D7	CFP07	P07 function selection	1	#SRDY1	_	P07	0	R/W	Extended functions
select register	(B)	D6	CFP06	P06 function selection	1	#SCLK1	0	P06	0	R/W	(0x402DF)
		D5	CFP05	P05 function selection	1	SOUT1	0	P05	0	R/W	
		D4	CFP04	P04 function selection	1	SIN1	0	P04	0	R/W	
		D3	CFP03	P03 function selection	1	#SRDY0	0	P03	0	R/W	
		D2	CFP02	P02 function selection	1	#SCLK0	0	P02	0	R/W	
		D1 D0	CFP01 CFP00	P01 function selection P00 function selection	1	SOUT0 SIN0	0	P01 P00	0	R/W R/W	
D0 1/0l	0040004				_		_				
P0 I/O port data register		D7 D6	P07D P06D	P07 I/O port data P06 I/O port data	- '	High	0	Low	0	R/W R/W	
register	(B)	D5	P05D	P05 I/O port data					0	R/W	
		D4	P04D	P04 I/O port data	-				0	R/W	
		D3	P03D	P03 I/O port data					0	R/W	
		D2	P02D	P02 I/O port data					0	R/W	
		D1	P01D	P01 I/O port data					0	R/W	
		D0	P00D	P00 I/O port data					0	R/W	
P0 I/O control	00402D2	D7	IOC07	P07 I/O control	1	Output	0	Input	0	R/W	
register	(B)	D6	IOC06	P06 I/O control		·		•	0	R/W	
_		D5	IOC05	P05 I/O control					0	R/W	
		D4	IOC04	P04 I/O control					0	R/W	
		D3	IOC03	P03 I/O control					0	R/W	
		D2	IOC02	P02 I/O control	_				0	R/W	
		D1	IOC01	P01 I/O control	4				0	R/W	
		D0	IOC00	P00 I/O control					0	R/W	
P1 function	00402D4	D7	-	reserved	\perp	-	_		_		0 when being read.
select register	(B)	D6	CFP16	P16 function selection		#DMAEND1		P16	0	R/W	
		D5	CFP15	P15 function selection		#DMAEND0		P15	0	R/W	
l		D4	CFP14	P14 function selection		FOSC1		P14	0	R/W	Extended functions (0x402DF)
		D3	CFP13	P13 function selection		EXCL3 T8UF3		P13	0	R/W	
		D2	CFP12	P12 function selection		T8UF2	0		0	R/W	
		D1	CFP11	P11 function selection		T8UF1		P11	0	R/W	
		D0	CFP10	P10 function selection	1	T8UF0	U	P10	0	R/W	
P1 I/O port data		D7	- D46D	reserved	+	- Lliak	-	Law	-	- DA4	0 when being read.
register	(B)	D6 D5	P16D P15D	P16 I/O port data P15 I/O port data	_ 1	High	0	Low	0	R/W R/W	
		D5	P14D	P14 I/O port data					0	R/W	
		D3	P13D	P13 I/O port data	-				0	R/W	
		D3	P12D	P12 I/O port data					0	R/W	
		D1	P11D	P11 I/O port data					0	R/W	
		D0	P10D	P10 I/O port data					0	R/W	
P1 I/O control	00402D6	D7	<u> </u>	reserved	+		_			_	0 when being read.
register	(B)	D6	IOC16	P16 I/O control	1	Output	0	Input	0	R/W	239 1000.
-	`´	D5	IOC15	P15 I/O control	7			•	0	R/W	
		D4	IOC14	P14 I/O control					0	R/W	
		D3	IOC13	P13 I/O control					0	R/W	
						1			0	R/W	
		D2	IOC12	P12 I/O control							
		D1	IOC11	P11 I/O control					0	R/W	
									0	R/W R/W	
P2 function	00402D8	D1 D0	IOC11 IOC10 CFP27	P11 I/O control P10 I/O control P27 function selection	1	TM5	-	P27	0	R/W R/W	
P2 function select register	00402D8 (B)	D1 D0 D7 D6	IOC11 IOC10 CFP27 CFP26	P11 I/O control P10 I/O control P27 function selection P26 function selection	1	TM4	0	P26	0 0	R/W R/W	
		D1 D0 D7 D6 D5	IOC11 IOC10 CFP27 CFP26 CFP25	P11 I/O control P10 I/O control P27 function selection P26 function selection P25 function selection	1	TM4 TM3	0	P26 P25	0 0 0 0	R/W R/W R/W	
		D1 D0 D7 D6 D5 D4	IOC11 IOC10 CFP27 CFP26 CFP25 CFP24	P11 I/O control P10 I/O control P27 function selection P26 function selection P25 function selection P24 function selection	1 1 1	TM4 TM3 TM2	0 0 0	P26 P25 P24	0 0 0 0	R/W R/W R/W R/W	
		D1 D0 D7 D6 D5 D4 D3	IOC11 IOC10 CFP27 CFP26 CFP25 CFP24 CFP23	P11 I/O control P10 I/O control P27 function selection P26 function selection P25 function selection P24 function selection P23 function selection	1 1 1	TM4 TM3 TM2 TM1	0 0 0	P26 P25 P24 P23	0 0 0 0 0	R/W R/W R/W R/W R/W	
		D1 D0 D7 D6 D5 D4 D3 D2	IOC11 IOC10 CFP27 CFP26 CFP25 CFP24 CFP23 CFP22	P11 I/O control P10 I/O control P27 function selection P26 function selection P25 function selection P24 function selection P23 function selection P22 function selection	1 1 1 1	TM4 TM3 TM2 TM1 TM0	0 0 0 0	P26 P25 P24 P23 P22	0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W	Evt films (0×400PF)
		D1 D0 D7 D6 D5 D4 D3 D2 D1	IOC11 IOC10 CFP27 CFP26 CFP25 CFP24 CFP23 CFP22 CFP21	P11 I/O control P10 I/O control P27 function selection P26 function selection P25 function selection P24 function selection P24 function selection P23 function selection P21 function selection P21 function selection	1 1 1 1 1	TM4 TM3 TM2 TM1 TM0 #DWE	0 0 0 0	P26 P25 P24 P23 P22 P21	0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W	Ext. func.(0x402DF)
select register	(B)	D1 D0 D7 D6 D5 D4 D3 D2 D1 D0	IOC11 IOC10 CFP27 CFP26 CFP25 CFP24 CFP23 CFP22 CFP21 CFP20	P11 I/O control P10 I/O control P27 function selection P26 function selection P25 function selection P24 function selection P24 function selection P24 function selection P21 function selection P22 function selection P20 function selection	1 1 1 1 1 1	TM4 TM3 TM2 TM1 TM0 #DWE #DRD	0 0 0 0 0	P26 P25 P24 P23 P22 P21 P20	0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W	Ext. func.(0x402DF)
select register	(B) 00402D9	D1 D0 D7 D6 D5 D4 D3 D2 D1 D0	IOC11 IOC10 CFP27 CFP26 CFP25 CFP24 CFP23 CFP22 CFP21 CFP20 P27D	P11 I/O control P10 I/O control P27 function selection P26 function selection P25 function selection P24 function selection P24 function selection P23 function selection P21 function selection P21 function selection P21 function selection P20 function selection	1 1 1 1 1 1	TM4 TM3 TM2 TM1 TM0 #DWE	0 0 0 0 0	P26 P25 P24 P23 P22 P21	0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W	Ext. func.(0x402DF)
select register	(B)	D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5	IOC11 IOC10 CFP27 CFP26 CFP25 CFP24 CFP23 CFP23 CFP21 CFP20 P27D P26D	P11 I/O control P10 I/O control P27 function selection P26 function selection P25 function selection P24 function selection P24 function selection P23 function selection P21 function selection P21 function selection P21 function selection P20 function selection P20 function selection	1 1 1 1 1 1	TM4 TM3 TM2 TM1 TM0 #DWE #DRD	0 0 0 0 0	P26 P25 P24 P23 P22 P21 P20	0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W	Ext. func.(0x402DF)
select register	(B) 00402D9	D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	IOC11 IOC10 CFP27 CFP26 CFP25 CFP24 CFP23 CFP22 CFP21 CFP20 P27D P26D P25D	P11 I/O control P10 I/O control P27 function selection P26 function selection P25 function selection P24 function selection P24 function selection P23 function selection P22 function selection P21 function selection P20 function selection P20 function selection P20 function selection P21 I/O port data P26 I/O port data P25 I/O port data	1 1 1 1 1 1	TM4 TM3 TM2 TM1 TM0 #DWE #DRD	0 0 0 0 0	P26 P25 P24 P23 P22 P21 P20	0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W	Ext. func.(0x402DF)
select register	(B) 00402D9	D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4	IOC11 IOC10 CFP27 CFP26 CFP25 CFP24 CFP23 CFP22 CFP21 CFP20 P27D P26D P25D P24D	P11 I/O control P10 I/O control P27 function selection P26 function selection P25 function selection P24 function selection P23 function selection P23 function selection P22 function selection P21 function selection P21 function selection P20 function selection P20 function selection P27 I/O port data P26 I/O port data P25 I/O port data P24 I/O port data	1 1 1 1 1 1	TM4 TM3 TM2 TM1 TM0 #DWE #DRD	0 0 0 0 0	P26 P25 P24 P23 P22 P21 P20	0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	Ext. func.(0x402DF)
select register	(B) 00402D9	D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3	IOC11 IOC10 CFP27 CFP26 CFP25 CFP24 CFP23 CFP22 CFP21 CFP20 P27D P26D P25D P24D P23D	P11 I/O control P10 I/O control P27 function selection P26 function selection P25 function selection P24 function selection P23 function selection P22 function selection P22 function selection P22 function selection P21 function selection P21 function selection P20 function selection P25 I/O port data P26 I/O port data P25 I/O port data P24 I/O port data P23 I/O port data	1 1 1 1 1 1	TM4 TM3 TM2 TM1 TM0 #DWE #DRD	0 0 0 0 0	P26 P25 P24 P23 P22 P21 P20	0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	Ext. func.(0x402DF)
select register	(B) 00402D9	D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4	IOC11 IOC10 CFP27 CFP26 CFP25 CFP24 CFP23 CFP22 CFP21 CFP20 P27D P26D P25D P24D	P11 I/O control P10 I/O control P27 function selection P26 function selection P25 function selection P24 function selection P23 function selection P23 function selection P22 function selection P21 function selection P21 function selection P20 function selection P20 function selection P27 I/O port data P26 I/O port data P25 I/O port data P24 I/O port data	1 1 1 1 1 1	TM4 TM3 TM2 TM1 TM0 #DWE #DRD	0 0 0 0 0	P26 P25 P24 P23 P22 P21 P20	0 0 0 0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	Ext. func.(0x402DF)

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
P2 I/O control	00402DA	D7	IOC27	P27 I/O control	1	Output	0	Input	0	R/W	
register	(B)	D6	IOC26	P26 I/O control	1		ľ		0	R/W	
3	` ′	D5	IOC25	P25 I/O control	1				0	R/W	İ
		D4	IOC24	P24 I/O control	1				0	R/W	1
		D3	IOC23	P23 I/O control	1				0	R/W	1
		D2	IOC22	P22 I/O control	1				0	R/W	1
		D1	IOC21	P21 I/O control	1				0	R/W	1
		D0	IOC20	P20 I/O control	1				0	R/W	1
P3 function	00402DC	D7-6	-	reserved			_		 -	_	0 when being read.
select register	(B)	D5	CFP35	P35 function selection	1	#BUSACK	0	P35	0	R/W	,
	, ,	D4	CFP34	P34 function selection	1	#BUSREQ #CE6	0	P34	0	R/W	
		D3	CFP33	P33 function selection	1	#DMAACK1	0	P33	0	R/W	1
		D2	CFP32	P32 function selection	1	#DMAACK0	·	P32	0	R/W	1
		D1	CFP31	P31 function selection	1	#BUSGET	0	P31	0	R/W	Ext. func.(0x402DF)
		D0	CFP30	P30 function selection	1	#WAIT #CE4/#CE5	1 -	P30	0	R/W	, ,
P3 I/O port data	00402DD	D7-6	 	reserved	T	_	_		 	<u> </u>	0 when being read.
register	(B)	D5	P35D	P35 I/O port data	1	High	0	Low	0	R/W	o mion somig road.
	(-,	D4	P34D	P34 I/O port data	1		ľ		0	R/W	
		D3	P33D	P33 I/O port data	1				0	R/W	
		D2	P32D	P32 I/O port data	1				0	R/W	
		D1	P31D	P31 I/O port data	1				0	R/W	
		D0	P30D	P30 I/O port data	1				0	R/W	
P3 I/O control	00402DE	D7-6	-	reserved	T		_	•	Ť -	_	0 when being read.
register	(B)	D5	IOC35	P35 I/O control	1	Output	0	Input	0	R/W	Ŭ
	` ′	D4	IOC34	P34 I/O control	1	·		'	0	R/W	1
		D3	IOC33	P33 I/O control	1				0	R/W	1
		D2	IOC32	P32 I/O control	1				0	R/W	1
		D1	IOC31	P31 I/O control	1				0	R/W	1
		D0	IOC30	P30 I/O control	1				0	R/W	1
Port function	00402DF	D7	CFEX7	P07 port extended function	1	#DMAEND3	0	P07, etc.	0	R/W	
extension	(B)	D6	CFEX6	P06 port extended function	-	#DMAACK3	-	P06, etc.	0	R/W	1
register	`´	D5	CFEX5	P05 port extended function	1	#DMAEND2	-	P05, etc.	0	R/W	1
-		D4	CFEX4	P04 port extended function	1	#DMAACK2	0	P04, etc.	0	R/W	1
		D3	CFEX3	P31 port extended function	1	#GARD	0	P31, etc.	0	R/W	1
		D2	CFEX2	P21 port extended function	1	#GAAS	0	P21, etc.	0	R/W	1
		D1	CFEX1	P10, P11, P13 port extended	1	DST0	0	P10, etc.	1	R/W	
				function		DST1		P11, etc.			
					L	DPC0	L	P13, etc.			
		D0	CFEX0	P12, P14 port extended function	1	DST2	0	P12, etc.	1	R/W	
			1			DCLK	1	P14, etc.			

Register name	Address	Bit	Name	Function	Setting				Init.	R/W	Remarks
P4 function	0040300	D7	CFP47	P47 function selection	1	#SRDY3	0	P47	0	R/W	
select register	(B)	D6	CFP46	P46 function selection	1	#SCLK3	0	P46	0	R/W	
		D5	CFP45	P45 function selection	1	SOUT3	0	P45	0	R/W	
		D4	CFP44	P44 function selection	1	SIN3	0	P44	0	R/W	
		D3	CFP43	P43 function selection	1	#SRDY2	0	P43	0	R/W	
		D2	CFP42	P42 function selection	1	#SCLK2	0		0	R/W	
		D1 D0	CFP41 CFP40	P41 function selection	1	SOUT2 SIN2	0	P41 P40	0	R/W R/W	
D4.1/0 4.1.4	2012221	_		P40 function selection	-		-	_	_	_	
P4 I/O port data		D7	P47D	P47 I/O port data	1	High	0	Low	0	R/W	
register	(B)	D6 D5	P46D P45D	P46 I/O port data	1				0	R/W R/W	
		D3	P44D	P45 I/O port data P44 I/O port data	ł				0	R/W	
		D3	P43D	P43 I/O port data	1				0	R/W	
		D2	P42D	P42 I/O port data	1				0	R/W	
		D1	P41D	P41 I/O port data	1				0	R/W	
		D0	P40D	P40 I/O port data	1				0	R/W	
P4 I/O control	0040302	D7	IOC47	P47 I/O control	1	Output	0	Input	0	R/W	
register	(B)	D6	IOC46	P46 I/O control	1				0	R/W	
		D5	IOC45	P45 I/O control	1				0	R/W	
		D4	IOC44	P44 I/O control					0	R/W	
		D3	IOC43	P43 I/O control					0	R/W	
		D2	IOC42	P42 I/O control					0	R/W	
		D1	IOC41	P41 I/O control	1				0	R/W	
		D0	IOC40	P40 I/O control					0	R/W	
P5 function	0040303	D7-2	-	reserved	Ĺ		_		-	_	0 when being read.
select register	(B)	D1	CFP51	P51 function selection	1	T8UF5	0	P51	0	R/W	
		D0	CFP50	P50 function selection	1	T8UF4	0	P50	0	R/W	
P5 I/O port data	0040304	D7	P57D	P57 I/O port data	1	High	0	Low	0	R/W	
register	(B)	D6	P56D	P56 I/O port data	1				0	R/W	
		D5	P55D	P55 I/O port data	ļ				0	R/W	
		D4	P54D	P54 I/O port data	-				0	R/W	
		D3 D2	P53D P52D	P53 I/O port data	-				0	R/W R/W	
		D2	P51D	P52 I/O port data P51 I/O port data	1				0	R/W	
		D0	P50D	P50 I/O port data	┨				0	R/W	
P5 I/O control	0040305	D7	IOC57	P57 I/O control	1	Output		Input	0	R/W	
register	(B)	D6	IOC56	P56 I/O control	┨'	Output	١	Input	0	R/W	
register	(5)	D5	IOC55	P55 I/O control	1				0	R/W	
		D4	IOC54	P54 I/O control	1				0	R/W	
		D3	IOC53	P53 I/O control	1				0	R/W	
		D2	IOC52	P52 I/O control	1				0	R/W	
		D1	IOC51	P51 I/O control]				0	R/W	
		D0	IOC50	P50 I/O control					0	R/W	
Port input	0040306	D7	SPTEX7	FPT7 interrupt input port selection expansion	1	P67	0	P27,etc.	0	R/W	
interrupt	(B)	D6	SPTEX6	FPT6 interrupt input port selection expansion	1	P66	0	P26,etc.	0	R/W	
selection		D5	SPTEX5	FPT5 interrupt input port selection expansion	1	P65	0	P25,etc.	0	R/W	
expansion		D4	SPTEX4	FPT4 interrupt input port selection expansion	_	P64	0	P24,etc.	0	R/W	
register		D3	SPTEX3	FPT3 interrupt input port selection expansion	-	P63	_	P23,etc.	0	R/W	
		D2 D1	SPTEX2 SPTEX1	FPT2 interrupt input port selection expansion FPT1 interrupt input port selection expansion	_	P62 P61	0	P22,etc. P21,etc.	0	R/W R/W	
		D0	SPTEXT	FPT0 interrupt input port selection expansion	_	P60	0		0	R/W	
P6 I/O port data	0040207	D7	P67D	P67 I/O port data	-	High		Low	0	R/W	
register	(B)	D6	P66D	P66 I/O port data	┤	i iigii	١	LOW	0	R/W	
. ogroto:	(5)	D5	P65D	P65 I/O port data	1				0	R/W	
		D4	P64D	P64 I/O port data	1				0	R/W	
		D3	P63D	P63 I/O port data	1				0	R/W	
		D2	P62D	P62 I/O port data]				0	R/W	
		D1	P61D	P61 I/O port data					0	R/W	
		D0	P60D	P60 I/O port data	L		L		0	R/W	
P6 I/O control	0040308	D7	IOC67	P67 I/O control	1	Output	0	Input	0	R/W	
register	(B)	D6	IOC66	P66 I/O control					0	R/W	
		D5	IOC65	P65 I/O control	1				0	R/W	
		D4	IOC64	P64 I/O control	1				0	R/W	
		D3	IOC63	P63 I/O control	1				0	R/W	
		D2	IOC62	P62 I/O control	1				0	R/W	
		D1 D0	IOC61	P61 I/O control P60 I/O control	1				0	R/W R/W	
	00.40000		10000		\vdash		_			K/W	0
Key input	0040309	D7-2	- CDDVEV4	reserved	4	D7[7:41	_	D2[7:4] a4-	-	D ///	0 when being read.
	(0)				-		-		_		
interrupt selection expansion register	(B)	D1 D0	SPPKEX1 SPPKEX0	FPK1 interrupt input port selection expansion FPK0 interrupt input port selection expansion	_	P7[7:4] P7[4:0]	0	P2[7:4],etc. P2[4:0],etc.	0	R/W R/W	

Register name	Address	Bit	Name	Function	T	Set	ting	3	Init.	R/W	Remarks
P7 function	004030A	D7-2	_	reserved	Ť				<u> </u>	<u> </u>	0 when being read.
select register	(B)	D1	CFP71	P72,P73 function selection	1	SCL1.SDA1	0	P72,P73	0	R/W	o when being read.
Sciect register	(5)	D0	CFP70	P70,P71 function selection	1	SCL0,SDA0	_	P70,P71	0	R/W	
D7 1/0 t -l-t-	00 4000D				+		=	<u> </u>			
P7 I/O port data		D7	P77D	P77 I/O port data	┨╹	High	١٠	Low	0	R/W	
register	(B)	D6	P76D	P76 I/O port data	-				0	R/W	
		D5	P75D P74D	P75 I/O port data	┨				0	R/W	
		D4		P74 I/O port data	-					R/W	
		D3 D2	P73D	P73 I/O port data	┨				0	R/W	
		D2 D1	P72D	P72 I/O port data	4				0	R/W R/W	
		DI D0	P71D P70D	P71 I/O port data	-				0	R/W	
				P70 I/O port data	+		_				
P7 I/O control	004030C	D7	IOC77	P77 I/O control	վ1	Output	0	Input	0	R/W	
register	(B)	D6	IOC76	P76 I/O control	4				0	R/W	
		D5	IOC75	P75 I/O control	4				0	R/W	
		D4	IOC74	P74 I/O control	4				0	R/W	
		D3	IOC73	P73 I/O control	4				0	R/W	
		D2	IOC72	P72 I/O control	4				0	R/W	
		D1	IOC71	P71 I/O control	-				0	R/W	
		D0	IOC70	P70 I/O control	\perp		L		0	R/W	
P8 function	004030D	D7	CFP87	P87 function selection	1	TM9		P87	0	R/W	
select register	(B)	D6	CFP86	P86 function selection	1	TM8	0	P86	0	R/W	
		D5	CFP85	P85 function selection	1	TM7	0	P85	0	R/W	
		D4	CFP84	P84 function selection	1	TM6	0	P84	0	R/W	
		D3	CFP83	P83 function selection	1	EXCL9	0	P83	0	R/W	
		D2	CFP82	P82 function selection	1	EXCL8	0	P82	0	R/W	
		D1	CFP81	P81 function selection	1	EXCL7	0	P81	0	R/W	
		D0	CFP80	P80 function selection	1	EXCL6	0	P80	0	R/W	
P8 I/O port data	004030E	D7	P87D	P87 I/O port data	1	High	0	Low	0	R/W	
register	(B)	D6	P86D	P86 I/O port data	╛				0	R/W	
		D5	P85D	P85 I/O port data					0	R/W	
		D4	P84D	P84 I/O port data	╛				0	R/W	
		D3	P83D	P83 I/O port data	╛				0	R/W	
		D2	P82D	P82 I/O port data	╛				0	R/W	
		D1	P81D	P81 I/O port data	╛				0	R/W	
		D0	P80D	P80 I/O port data					0	R/W	
P8 I/O control	004030F	D7	IOC87	P87 I/O control	1	Output	0	Input	0	R/W	
register	(B)	D6	IOC86	P86 I/O control]				0	R/W	
		D5	IOC85	P85 I/O control]				0	R/W	
		D4	IOC84	P84 I/O control					0	R/W	
		D3	IOC83	P83 I/O control					0	R/W	
		D2	IOC82	P82 I/O control					0	R/W	
		D1	IOC81	P81 I/O control					0	R/W	
		D0	IOC80	P80 I/O control					0	R/W	
Port input	0040310	D7	SPPT15	FPT15 input polarity selection	1	High level	0	Low level	1	R/W	
interrupt	(B)	D6	SPPT14	FPT14 input polarity selection	1	or		or	1	R/W	
input polarity		D5	SPPT13	FPT13 input polarity selection	1	Rising edge		Falling	1	R/W	
select register		D4	SPPT12	FPT12 input polarity selection	1			edge	1	R/W	
		D3	SPPT11	FPT11 input polarity selection	1				1	R/W	
		D2	SPPT10	FPT10 input polarity selection	1				1	R/W	
		D1	SPPT9	FPT9 input polarity selection	1				1	R/W	
		D0	SPPT8	FPT8 input polarity selection	1		L		1	R/W	
Port input	0040311	D7	SEPT15	FPT15 edge/level selection	1	Edge	0	Level	1	R/W	
interrupt	(B)	D6	SEPT14	FPT14 edge/level selection	1				1	R/W	
edge/level	` ′	D5	SEPT13	FPT13 edge/level selection	1				1	R/W	
select register		D4	SEPT12	FPT12 edge/level selection	1				1	R/W	
		D3	SEPT11	FPT11 edge/level selection	1				1	R/W	
		D2	SEPT10	FPT10 edge/level selection	1				1	R/W	
		D1	SEPT9	FPT9 edge/level selection	1				1	R/W	
		D0	SEPT8	FP8 edge/level selection	1				1	R/W	
				1	_	·		L	<u> </u>		

Register name	Address	Bit	Name	Function	Setting		g	Init.	R/W	Remarks		
Single-master	0040320	D7	I2CTD07	Single-master I2C-bus Ch.0			0x0	0 to 0	xFF	0	R/W	Initialized by software
I2C-bus Ch.0	(B)	D6	I2CTD06	transmit data						0		reset
transmit data		D5	I2CTD05	I2CTD07 = MSB						0		
register		D4	I2CTD04	I2CTD00 = LSB						0		
		D3	I2CTD03							0		
		D2	I2CTD02							0		
		D1	I2CTD01							0		
		D0	I2CTD00							0		
Single-master	0040321	D7	I2CRD07	Single-master I2C-bus Ch.0			0x0	0 to 0	xFF	0	R	Initialized by software
I2C-bus Ch.0	(B)	D6	I2CRD06	receive data						0		reset
receive data		D5	I2CRD05	I2CRD07 = MSB						0		
register		D4	I2CRD04	I2CRD00 = LSB						0		
		D3	I2CRD03							0		
		D2	I2CRD02							0		
		D1	I2CRD01							0		
		D0	I2CRD00							0		
Single-master	0040322	D7-6	-	reserved	4	D	-4	_	01	-	- R/W	0 when being read.
I2C-bus Ch.0	(B)	D5	I2CSR0	Ch.0 dual-wavelength reset	1	Res	et	0		0		Initializad by anthuara range
control register		D4 D3	CLKW0 TACK0	Ch.0 clock wait Ch.0 transmit ACK signal	1	On AC		0		0	R/W R/W	Initialized by software reset Initialized by software reset
register		D3	TRNS02	Ch.0 transmit ACK signal Ch.0 operate command	_	NS0[2			sfer mode	0	R/W	Initialized by software reset
		D2	TRNS02	Onto operate confinanti	0	- i			start condition	0	17/ 77	minanzeu by Sullware reset
		D0	TRNS00		0	1 1	1		stop condition	0		
		20			0	1 1	- 1	eceive	•			
					1		- 1 '		r data			
					1	1 1	- 1		MA send mode			
					1	1 1	- 1	,	MA receive mode			
									ror flag			
Single-master	0040323	D7	RUN0	Command operating state	1		cuting		Standby	0	R	Initialized by software reset
I2C-bus Ch.0	(B)	D6	_	reserved				_		_	_	0 when being read.
status	, ,	D5	SSDA0	SDA0 status	1	High	1	0	Low	Х	R	
register		D4	SSCL0	SCL0 status	1	High	1	0	Low	Х	R	
		D3	UB0	Ch.0 bus usage state	1	Bus	in us	se 0	Bus not in use	0	R	Initialized by software reset
		D2	BB0	I2C-bus usage state	1	_	ous in I	use 0	I2C-bus free	0	R	Initialized by software reset
		D1	EH0	Ch.0 error flag	1	Erro		0		0	R	Initialized by software reset
		D0	CMP0	Ch.0 transmit command complete	1	Don	е	0	Wait for complete or idle	0	R	Initialized by software reset
Single-master	0040324	D7-5	_	reserved						_	_	0 when being read.
I2C-bus Ch.0	(B)	D4	RACK0	Ch.0 receive ACK signal	1	Erro		0		0	R	Initialized by software reset
error status		D3	CMS0	Ch.0 clock mismatch	1	-	ected	_		0	R	Initialized by software reset
register		D2 D1	DMS0 SPD0	Ch.0 data mismatch	1	-	ected ected	-		0	R R	Initialized by software reset
		D0	STD0	Ch.0 stop condition Ch.0 start condition	1	-	ected	_		0	R	Initialized by software reset Initialized by software reset
Cinale meeter	0040225		3100		<u> </u>	Dell	cieu	1 10	Not detected			
Single-master I2C-bus Ch.0	0040325 (B)	D7-4 D3	IS_EH0	reserved Ch.0 interrupt error status	1	Fanto	r noner	- hate	No factor generated	0	- R/W	0 when being read. Initialized by software reset
interrupt	(2)	D3	IS_CMP0	Ch.0 interrupt complete status	1		r gener	_		0	R/W	Initialized by software reset
control/status		D1	IC_EH0	Ch.0 error interrput	1	-	bled	0		0	R/W	Initialized by software reset
register		D0	IC CMP0	Ch.0 complete interrupt	1	_	bled	_	Disabled	0	R/W	Initialized by software reset
Single-master	0040326	D7-4	_	reserved	Ė			-	1	Ė		0 when being read.
I2C-bus Ch.0	(B)	D3	NIS_P03	Ch.0 noise filter	H	NIS	P0[3	:01	Division ratio	0	R/W	θ: selected by
noise filter	(-/	D2	NIS_P02	clock division ratio setting	1	1	1 0[3	1	θ/60	0	""	Prescaler clock selec
clock (NCLK0)		D1	NIS_P01		1	1	1	0	θ/56	0		register (0x40181)
divisor		D0	NIS_P00		1	1	0	1	θ/52	0		• • • • • •
register					1	1	0	0	θ/48			
					1	0	1	1	θ/44			
					1	0	1	0	θ/40			
					1	0	0	1	θ/36			
					1	0	0	0	θ/32			
					0	1	1	1	θ/28			
					0	1	1	0	θ/24			
i .					0	1	0	1	θ/20			
				İ	0	1	0	0	θ/16		1	
					_	-						
					0	0	1	1	θ/12			
					0	0	1	0	θ/8			
					1			1 1				

Register name	Address	Bit	Name	Function				Settin	g	Init.	R/W	Remarks
Single-master	0040327	D7-3	_	reserved						_	_	0 when being read.
I2C-bus Ch.0	(B)	D2	SCL P02	SCL0 division ratio setting	sc	L PO)[2:0] Di	vision ratio	0	R/W	θ: Single-master
I2C-bus clock	` ,	D1	SCL P01	g .	1	1	1	1	θ/512	0		I2C-bus Ch.0
(SCL0)		D0	SCL_P00		1	1	0		θ/256	0		noise filter clock
divisor					1	0	1		θ/128			(NCLK0)
register					1	0	0		θ/64			,
					0	1	1		θ/32			
					0	1	0		θ/16			
					0	0	1		θ/8			
					0	0	0		θ/4			
Single-master	0040328	D7-4	_	reserved	T					_	-	0 when being read.
I2C-bus Ch.0	(B)	D3	SDAP0	Ch.0 data push-pull circuit	1	Low/h	igh ou	itput O	Low/Hi-Z output	0	R/W	Initialized by software reset
I/O select	` ,	D2	SCLP0	Ch.0 clock push-pull circuit	1	Low/h	_		Low/Hi-Z output	0	R/W	Initialized by software reset
register		D1	SDAS0	Ch.0 data spike suppression circuit	1	Spike	suppre	ssion 0	Spike suppression not required	1	R/W	Initialized by software reset
		D0	SCLS0	Ch.0 clock spike suppression circuit	1	Spike require	suppre	ssion 0	Spike suppression not required	1	R/W	Initialized by software reset
Single-master	0040329	D7-2	_	reserved						_	_	0 when being read.
I2C-bus Ch.0	(B)	D1	D0 MD1	Ch.0 DMA mode setting	DO	ME	0:1]	1 0	MA mode	0	R/W	Initialized by software reset
DMA mode	. ,	D0	D0_MD0		1		1		HS_DMA	0		·
setting					1	1	0		IDMA			
register							1		reserved			
					(0		NON			
Single-master	004032A	D7	D0 CNT7	Ch.0 IDMA byte counter value				•		0	R/W	
I2C-bus Ch.0	(B)	D6	D0_CNT6	[7:0] (lower byte)						0		
IDMA counter	` ,	D5	D0 CNT5	D0 CNT0 = LSB						0		
(lower)		D4	D0_CNT4							0		
register		D3	D0_CNT3							0		
		D2	D0_CNT2							0		
		D1	D0_CNT1							0		
		D0	D0_CNT0							0		
Single-master	004032B	D7	D0_CNT15	Ch.1 IDMA byte counter value						0	R/W	
I2C-bus Ch.0	(B)	D6	D0_CNT14	[15:8] (upper byte)						0		
IDMA counter		D5	D0_CNT13	D0_CNT15 = MSB						0		
(upper)		D4	D0_CNT12							0		
register		D3	D0_CNT11							0		
		D2	D0_CNT10							0		
		D1	D0_CNT9							0		
		D0	D0_CNT8							0		
Single-master	004032C	D7-4	-	reserved				_		-	_	0 when being read.
I2C-bus Ch.0	(B)	D3	I2CTDBE0	Ch.0 transmit data buffer empty	1	Emp	oty	0	Full	1	R	Initialized by software reset
DMA status		D2	I2CRDBE0	Ch.0 receive data buffer update	1	Upd	ated	0	Not updated	0	R	Initialized by software reset
register		D1	RDREQ0_H	Ch.0 read DMA request signal status	1	High	1	0	Low	0	R	Initialized by software reset
		D0	WDREQ0_H	Ch.0 write DMA request signal status	1	High	١	0	Low	0	R	Initialized by software reset

Register name	Address	Bit	Name	Function	Setting 0x0 to 0xFF				g	Init.	R/W	Remarks	
Single-master	0040330	D7	I2CTD17	Single-master I2C-bus Ch.1			(0x0 to	o 0x	FF	0	R/W	Initialized by software
I2C-bus Ch.1	(B)	D6	I2CTD16	transmit data							0		reset
transmit data		D5	I2CTD15	I2CTD17 = MSB							0		
register		D4	I2CTD14	I2CTD10 = LSB							0		
		D3	I2CTD13								0		
		D2	I2CTD12								0		
		D1	I2CTD11								0		
		D0	I2CTD10								0		
Single-master	0040331	D7	I2CRD17	Single-master I2C-bus Ch.1			(0x0 to	с0 с	FF	0	R	Initialized by software
I2C-bus Ch.1	(B)	D6	I2CRD16	receive data							0		reset
receive data		D5	I2CRD15	12CRD17 = MSB							0		
register		D4	I2CRD14	I2CRD10 = LSB							0		
		D3	I2CRD13								0		
		D2 D1	I2CRD12 I2CRD11								0		
		D0	I2CRD11								0		
Single meeter	0040332	D7-6	IZONDIO	I recented	H						_		O when being road
Single-master I2C-bus Ch.1	(B)	D7-6	I2CSR1	reserved Ch.1 dual-wavelength reset	1	Res	o t		<u>-</u> То	Clear	0	R/W	0 when being read.
control	(6)	D3	CLKW1	Ch.1 clock wait	1	On	sei		0	Off	0	R/W	Initialized by software reset
register		D3	TACK1	Ch.1 transmit ACK signal	1	ACI	K		-	NACK	0	R/W	Initialized by software reset
9.0.0.		D2	TRNS12	Ch.1 operate command	-	NS1[2	_	Т	_	sfer mode	0	R/W	Initialized by software reset
		D1	TRNS11	operate commune	0	ΤÌ				start condition	0		
		D0	TRNS10		0					stop condition	0		
					0			Rece					
					1	0	0	Trans	sfer	data			
					1	0	1	Dumm	y DN	IA send mode			
					1	1	0	Dumm	y DN	A receive mode			
					Oth	er valu	ues	Clea	r eri	or flag			
Single-master	0040333	D7	RUN01	Command operating state	1	Exe	ecut	ting	0	Standby	0	R	Initialized by software reset
I2C-bus Ch.1	(B)	D6	_	reserved					_		_	-	0 when being read.
status		D5	SSDA1	SDA1 status	1	Hig	h		0	Low	Х	R	
register		D4	SSCL1	SCL1 status	1	Hig			0		Х	R	
		D3	UB1	Ch.1 bus usage state	1	_	_	use	0		0	R	Initialized by software reset
		D2	BB1	I2C-bus usage state	1	-		in use	+	I2C-bus free	0	R	Initialized by software reset
		D1	EH1 CMP1	Ch.1 error flag	1	Erro	_		0	Normal Wait for complete	0	R	Initialized by software reset
		D0	CIVIP	Ch.1 transmit command complete		Dor	ie		0	Wait for complete or idle	U	R	Initialized by software reset
Single-master	0040334	D7-5	-	reserved	_	-			_ T_	l.	-	_	0 when being read.
I2C-bus Ch.1 error status	(B)	D4 D3	RACK1 CMS1	Ch.1 receive ACK signal Ch.1 clock mismatch	1	Erro	_	- d	0	No error Not detected	0	R R	Initialized by software reset
		D3	DMS1	Ch.1 data mismatch	1	Det	_		0	Not detected	0	R	Initialized by software reset Initialized by software reset
register		D1	SPD1	Ch.1 stop condition	1	Det			0	Not detected	0	R	Initialized by software reset
		D0	STD1	Ch.1 start condition	1	Det	_		0		0	R	Initialized by software reset
Single-master	0040335	D7-4	_	reserved	Ė				<u> </u>	1.101.001.001.00			0 when being read.
I2C-bus Ch.1	(B)	D3	IS_EH1	Ch.1 interrupt error status	1	Facto	or gei	nerated	0	No factor generated	0	R/W	Initialized by software reset
interrupt	(-)	D2	IS CMP1	Ch.1 interrupt complete status	1		_	nerated	_	No factor generated	0	R/W	Initialized by software reset
control/status		D1	IC_EH1	Ch.1 error interrput	1	Ena	_		0	Disabled	0	R/W	Initialized by software reset
register		D0	IC_CMP1	Ch.1 complete interrupt	1	Ena	able	ed	0	Disabled	0	R/W	Initialized by software reset
Single-master	0040336	D7-4	-	reserved					_		-	_	0 when being read.
I2C-bus Ch.1	(B)	D3	NIS_P13	Ch.1 noise filter		NIS_	_P1	[3:0]		Division ratio	0	R/W	θ: selected by
noise filter		D2	NIS_P12	clock division ratio setting	1	1	$\overline{}$		1	θ/60	0		Prescaler clock selec
clock (NCLK0)		D1	NIS_P11		1	1		1	0	θ/56	0		register (0x40181)
divisor		D0	NIS_P10		1	1		0	1	θ/52	0		
register					1	1		0	0	θ/48			
					1	0	- 1		1	θ/44			
					1	0	- 1		0	θ/40			
					1	0			1	θ/36			
					1	0			0	θ/32			
					0	1			1	θ/28			
					0	1	- 1		0	θ/24			
					0	1	- 1	- 1	1	θ/20 θ/16			
					0	1 0	- 1		0	θ/16 θ/12			
					0	0			0	θ/12			
					0	0	- 1		1	θ/ 6 θ/4			
					0	- 1			0	θ/4			
	l		L	l .				۷ ا	~ 1	0/ Z	Ь	L	l .

Register name	Address	Bit	Name	Function				Setting	Init.	R/W	Remarks
Single-master	0040337	D7-3	-	reserved				_	_	-	0 when being read.
I2C-bus Ch.1	(B)	D2	SCL_P12	SCL1 division ratio setting	SC	L P1	[2:0]	Division ratio	0	R/W	θ: Single-master
I2C-bus clock		D1	SCL_P11		1	1	1	θ/512	0		I2C-bus Ch.1
(SCL0)		D0	SCL_P10		1	1	0	θ/256	0		noise filter clock
divisor					1	0	1	θ/128			(NCLK1)
register					1	0	0	θ/64			
					0	1	1	θ/32			
					0	1	0	θ/16			
					0	0	1	θ/8			
					0	0	0	θ/4			
Single-master	0040338	D7-4	-	reserved				_	-	<u> </u>	0 when being read.
I2C-bus Ch.1	(B)	D3	SDAP1	Ch.1 data push-pull circuit	1	Low/hi	gh out	put 0 Low/Hi-Z output	0	R/W	Initialized by software rese
I/O select		D2	SCLP1	Ch.1 clock push-pull circuit	1	Low/hi			0	R/W	Initialized by software rese
register		D1	SDAS1	Ch.1 data spike suppression circuit	1	Spike s require	uppres d	sion 0 Spike suppression not required	1	R/W	Initialized by software rese
		D0	SCLS1	Ch.1 clock spike suppression circuit	1	Spike s require	uppres d	sion 0 Spike suppression not required	1	R/W	Initialized by software reset
Single-master	0040339	D7-2	-	reserved				_	_	_	0 when being read.
I2C-bus Ch.1	(B)	D1	D1_MD1	Ch.1 DMA mode setting	D1	MD	[1:0]	DMA mode	0	R/W	Initialized by software rese
DMA mode		D0	D1_MD0	_	1		1	HS_DMA	0		
setting					1		0	IDMA			
register					0	.	1	reserved			
					0)	0	NON			
Single-master	004033A	D7	D1 CNT7	Ch.1 IDMA byte counter value				•	0	R/W	
I2C-bus Ch.1	(B)	D6	D1_CNT6	[7:0] (lower byte)					0		
IDMA counter	, ,	D5	D1_CNT5	D1_CNT0 = LSB					0		
(lower)		D4	D1_CNT4						0		
register		D3	D1_CNT3						0		
_		D2	D1_CNT2						0		
		D1	D1_CNT1						0		
		D0	D1_CNT0						0		
Single-master	004033B	D7	D1_CNT15	Ch.1 IDMA byte counter value					0	R/W	
I2C-bus Ch.1	(B)	D6	D1_CNT14	[15:8] (upper byte)					0		
IDMA counter		D5	D1_CNT13	D1_CNT15 = MSB					0		
(upper)		D4	D1_CNT12						0		
register		D3	D1_CNT11						0		
		D2	D1_CNT10						0		
		D1	D1_CNT9						0		
		D0	D1_CNT8						0		
Single-master	004033C	D7-4	-	reserved				_	-	-	0 when being read.
I2C-bus Ch.1	(B)	D3	I2CTDBE1	Ch.1 transmit data buffer empty	1	Emp	ty	0 Full	1	R	Initialized by software reset
DMA status	`	D2	I2CRDBE1	Ch.1 receive data buffer update	1	Upda	ated	0 Not updated	0	R	Initialized by software reset
register		D1	RDREQ1_H	Ch.1 read DMA request signal status	1	High		0 Low	0	R	Initialized by software reset
		D0	WDREQ1_H	Ch.1 write DMA request signal status	1	High		0 Low	0	R	Initialized by software reset

Register name	Address	Bit	Name	Function	Setting			R/W	Remarks
Areas 18-15	0048120	DF	_	reserved		_	_	_	0 when being read.
set-up register	(HW)	DE	A18SZ	Areas 18-17 device size selection	1 8 bits	0 16 bits	0	R/W	
		DD	A18DF1	Areas 18–17	A18DF[1:0]	Number of cycles	1	R/W	
		DC	A18DF0	output disable delay time	1 1	3.5	1		
					1 0	2.5			
					0 1	1.5			
					0 0	0.5			
		DB	-	reserved		_	-	_	0 when being read.
		DA	A18WT2	Areas 18–17 wait control	A18WT[2:0]	Wait cycles	1	R/W	
		D9	A18WT1		1 1 1	7	1		
		D8	A18WT0		1 1 0	6	1		
					1 0 1	5			
					1 0 0	4			
					0 1 1	3			
					0 1 0	2			
					0 0 1	1			
					0 0 0	0			
		D7	-	reserved		-	-	_	0 when being read.
		D6	A16SZ	Areas 16-15 device size selection	1 8 bits	0 16 bits	0	R/W	
		D5	A16DF1	Areas 16-15	A16DF[1:0]	Number of cycles	1	R/W	
		D4	A16DF0	output disable delay time	1 1	3.5	1		
					1 0	2.5			
					0 1	1.5			
					0 0	0.5			
		D3	-	reserved			-	-	0 when being read.
		D2	A16WT2	Areas 16–15 wait control	A16WT[2:0]	Wait cycles	1	R/W	
		D1	A16WT1		1 1 1	7	1		
		D0	A16WT0		1 1 0	6	1		
					1 0 1	5			
					1 0 0	4			
					0 1 1	3			
					0 1 0	2			
					0 0 1	1 0			
A 44 40	0048122	DF-9	_	reserved	101010	J 0			0
Areas 14-13	1 0048122								
			A14DBA		1 Head	- Not used	-	- D/M	0 when being read.
set-up register	(HW)	D8	A14DRA	Area 14 DRAM selection	1 Used	0 Not used	0	R/W	o when being read.
		D8 D7	A13DRA	Area 14 DRAM selection Area 13 DRAM selection	1 Used	0 Not used	0	R/W	o when being read.
		D8 D7 D6	A13DRA A14SZ	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection	1 Used 1 8 bits	0 Not used 0 16 bits	0 0 0	R/W R/W	o when being read.
		D8 D7 D6 D5	A13DRA A14SZ A14DF1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13	1 Used 1 8 bits A14DF[1:0]	0 Not used 0 16 bits Number of cycles	0 0 0	R/W	o when being read.
		D8 D7 D6	A13DRA A14SZ	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection	1 Used 1 8 bits A14DF[1:0] 1 1	0 Not used 0 16 bits Number of cycles 3.5	0 0 0	R/W R/W	o when being read.
		D8 D7 D6 D5	A13DRA A14SZ A14DF1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13	1 Used 1 8 bits A14DF[1:0] 1 1 0	0 Not used 0 16 bits Number of cycles 3.5 2.5	0 0 0	R/W R/W	O Wrien being read.
		D8 D7 D6 D5	A13DRA A14SZ A14DF1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13	1 Used 1 8 bits A14DF[1:0] 1 1	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5	0 0 0	R/W R/W	ownen deing read.
		D8 D7 D6 D5	A13DRA A14SZ A14DF1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 1	0 Not used 0 16 bits Number of cycles 3.5 2.5	0 0 0	R/W R/W	0 when being read.
		D8 D7 D6 D5 D4	A13DRA A14SZ A14DF1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 1	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5	0 0 0 1 1	R/W R/W R/W	
		D8 D7 D6 D5 D4	A13DRA A14SZ A14DF1 A14DF0	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 1 0 0	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5	0 0 0 1 1 1	R/W R/W R/W	
		D8 D7 D6 D5 D4	A13DRA A14SZ A14DF1 A14DF0 - A14WT2	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 1 0 0 A14WT[2:0]	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5 Wait cycles	0 0 0 1 1	R/W R/W R/W	
		D8 D7 D6 D5 D4 D3 D2 D1	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 1 0 0 A14WT[2:0] 1 1 1 1 0 1 0 1	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5 - Wait cycles 7	0 0 0 1 1 1	R/W R/W R/W	
		D8 D7 D6 D5 D4 D3 D2 D1	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 1 0 0 A14WT[2:0] 1 1 1 1 0 1 0 1 1 0 0	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5 - Wait cycles 7 6 5 4	0 0 0 1 1 1	R/W R/W R/W	
		D8 D7 D6 D5 D4 D3 D2 D1	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 1 0 0 A14WT[2:0] 1 1 1 1 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5 - Wait cycles 7 6 5 4 3	0 0 0 1 1 1	R/W R/W R/W	
		D8 D7 D6 D5 D4 D3 D2 D1	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 0 1 0 0 A14WT[2:0] 1 1 1 1 0 1 0 0 0 1 1 0 1 0 1	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5	0 0 0 1 1 1	R/W R/W R/W	
		D8 D7 D6 D5 D4 D3 D2 D1	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 0 1 0 0 A14WT[2:0] 1 1 1 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5 - Wait cycles 7 6 5 4 3 2 1	0 0 0 1 1 1	R/W R/W R/W	
set-up register	(HW)	D8 D7 D6 D5 D4 D3 D2 D1 D0	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 0 1 0 0 A14WT[2:0] 1 1 1 1 0 1 0 0 0 1 1 0 1 0 1	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5	0 0 0 1 1 1	R/W R/W R/W	0 when being read.
set-up register	(HW)	D8 D7 D6 D5 D4 D3 D2 D1 D0 DF-7	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 1 0 0 A14WT[2:0] 1 1 1 1 0 1 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5 - Wait cycles 7 6 5 4 3 2 1 0	0 0 0 1 1 1	R/W R/W R/W	
set-up register	(HW)	D8 D7 D6 D5 D4 D3 D2 D1 D0 DF-7 D6	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control reserved Areas 14–13 device size selection	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 1 0 0 A14WT[2:0] 1 1 1 1 1 0 0 1 0 1 1 0 0 0 1 1 0 0 0 1 1 8 bits	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5	0 0 0 1 1 1 1 1	R/W R/W R/W	0 when being read.
set-up register	(HW)	D8 D7 D6 D5 D4 D2 D1 D0 D6 D5 D6 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0 - A12SZ A12DF1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control reserved Areas 12–11 device size selection Areas 12–11	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 1 0 0 A14WT[2:0] 1 1 1 0 1 0 0 1 0 0 1 1 0 0 0 1 1 0 0 0 0 I 1 8 bits A18DF[1:0]	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5	0 0 0 1 1 1 1 1 1	R/W R/W R/W	0 when being read.
set-up register	(HW)	D8 D7 D6 D5 D4 D3 D2 D1 D0 DF-7 D6	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control reserved Areas 14–13 device size selection	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 1 0 0 A14WT[2:0] 1 1 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 0 0 0 1 8 bits A18DF[1:0] 1 1 1	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5 - Wait cycles 7 6 5 4 3 2 1 0 - 0 16 bits Number of cycles	0 0 0 1 1 1 1 1	R/W R/W R/W	0 when being read.
set-up register	(HW)	D8 D7 D6 D5 D4 D2 D1 D0 D6 D5 D6 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0 - A12SZ A12DF1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control reserved Areas 12–11 device size selection Areas 12–11	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 0 1 0 0 A14WT[2:0] 1 1 1 0 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 8 bits A18DF[1:0] 1 1 0	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5 -	0 0 0 1 1 1 1 1 1	R/W R/W R/W	0 when being read.
set-up register	(HW)	D8 D7 D6 D5 D4 D2 D1 D0 D6 D5 D6 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0 - A12SZ A12DF1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control reserved Areas 12–11 device size selection Areas 12–11	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 0 1 0 0 A14WT[2:0] 1 1 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 A18DF[1:0] 1 1 0 0 1 0 0 1 1 0 0 0 1 8 bits	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5	0 0 0 1 1 1 1 1 1	R/W R/W R/W	0 when being read.
set-up register	(HW)	D8 D7 D6 D5 D4 D3 D2 D1 D0 DF-7 D6 D5 D4	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0 - A12SZ A12DF1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control reserved Areas 12–11 device size selection Areas 12–11 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 0 1 0 0 A14WT[2:0] 1 1 1 0 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 8 bits A18DF[1:0] 1 1 0	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5 -	0 0 0 1 1 1 1 1 1 1 1	R/W R/W R/W	0 when being read.
set-up register	(HW)	D8 D7 D6 D5 D4 D3 D2 D1 D0 DF-7 D6 D5 D4	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0 - A12SZ A12DF1 A12DF0	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control reserved Areas 12–11 device size selection Areas 12–11 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 1 0 0 A14WT[2:0] 1 1 1 1 1 0 0 1 0 1 1 0 0 0 1 0 0 0 1 8 bits A18DF[1:0] 1 1 1 1 0 0 0 0 1 0 0 0	0 Not used 0 16 bits	0 0 0 1 1 1 1 1 1 1	R/W R/W R/W - R/W	0 when being read.
set-up register	(HW)	D8 D7 D6 D5 D4 D3 D2 D1 D0 DF-7 D6 D5 D4	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0 - A12SZ A12DF1 A12DF0 - A12WT2	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control reserved Areas 12–11 device size selection Areas 12–11 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 1 0 0 A14WT[2:0] 1 1 1 1 0 0 1 0 0 1 0 0 0 1 1 0 0 0 1 0 0 0 A18WT[2:0] A18WT[2:0]	0 Not used 0 16 bits	0 0 0 1 1 1 1 1 1 1 1	R/W R/W R/W	0 when being read.
set-up register	(HW)	D8 D7 D6 D5 D4 D3 D2 D1 D0 D5 D4 D7 D6 D5 D4 D7 D7 D7 D7 D7 D7 D8 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0 - A12SZ A12DF1 A12DF0 - A12WT2 A12WT1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control reserved Areas 12–11 device size selection Areas 12–11 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 1 0 0 A14WT[2:0] 1 1 1 1 1 0 0 0 1 1 0 0 0 0 1 1 1 0 0 0 0 A18DF[1:0] 1 1 1 0 0 0 1 0 0 0 A18WT[2:0] 1 1 1 1 0 0 0 1 0 0 0 A18WT[2:0] 1 1 1	0 Not used 0 16 bits	0 0 0 1 1 1 1 1 1 1 1	R/W R/W R/W - R/W	0 when being read.
set-up register	(HW)	D8 D7 D6 D5 D4 D3 D2 D1 D0 DF-7 D6 D5 D4	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0 - A12SZ A12DF1 A12DF0 - A12WT2	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control reserved Areas 12–11 device size selection Areas 12–11 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 0 1 0 0 A14WT[2:0] 1 1 1 0 0 1 1 0 0 0 1 0 0 A18WT[2:0] 1 8 bits A18DF[1:0] 1 1 0 0 0 1 0 0 0 A18WT[2:0] 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5 7 6 5 4 3 2 1 0 0 16 bits Number of cycles 3.5 2.5 1.5 0.5 - Wait cycles 7 6	0 0 0 1 1 1 1 1 1 1 1	R/W R/W R/W - R/W	0 when being read.
set-up register	(HW)	D8 D7 D6 D5 D4 D3 D2 D1 D0 D5 D4 D7 D6 D5 D4 D7 D7 D7 D7 D7 D7 D8 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0 - A12SZ A12DF1 A12DF0 - A12WT2 A12WT1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control reserved Areas 12–11 device size selection Areas 12–11 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 0 0 1 0 0 A14WT[2:0] 1 1 1 0 0 1 0 0 1 1 0 0 0 A18DF[1:0] 1 1 1 1 0 0 0 0 1 1 8 bits A18DF[1:0] 1 1 0 0 0 1 0 1 0 0 1 1 0 0 1 0 1 0 0 1 1 0 0 1	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5 7 6 5 4 3 2 1 0	0 0 0 1 1 1 1 1 1 1 1	R/W R/W R/W - R/W	0 when being read.
set-up register	(HW)	D8 D7 D6 D5 D4 D3 D2 D1 D0 D5 D4 D7 D6 D5 D4 D7 D7 D7 D7 D7 D7 D8 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0 - A12SZ A12DF1 A12DF0 - A12WT2 A12WT1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control reserved Areas 12–11 device size selection Areas 12–11 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 0 1 0 0 A14WT[2:0] 1 1 1 0 0 1 1 0 0 0 1 0 0 A18WT[2:0] 1 8 bits A18DF[1:0] 1 1 0 0 0 1 0 0 0 A18WT[2:0] 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1	0 Not used 0 16 bits Number of cycles 3.5 2.5 1.5 0.5 7 6 5 4 3 2 1 0 0 16 bits Number of cycles 3.5 2.5 1.5 0.5 - Wait cycles 7 6	0 0 0 1 1 1 1 1 1 1 1	R/W R/W R/W - R/W	0 when being read.
set-up register	(HW)	D8 D7 D6 D5 D4 D3 D2 D1 D0 D5 D4 D7 D6 D5 D4 D7 D7 D7 D7 D7 D7 D8 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0 - A12SZ A12DF1 A12DF0 - A12WT2 A12WT1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control reserved Areas 12–11 device size selection Areas 12–11 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 0 0 1 0 0 A14WT[2:0] 1 1 1 0 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 8 bits A18DF[1:0] 1 1 0 0 0 1 0 0 A18WT[2:0] 1 1 1 0 0 1 0 0 1 1 0 0 0	0 Not used 0 16 bits	0 0 0 1 1 1 1 1 1 1 1	R/W R/W R/W - R/W	0 when being read.
set-up register	(HW)	D8 D7 D6 D5 D4 D3 D2 D1 D0 D5 D4 D7 D6 D5 D4 D7 D7 D7 D7 D7 D7 D8 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0 - A12SZ A12DF1 A12DF0 - A12WT2 A12WT1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control reserved Areas 12–11 device size selection Areas 12–11 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 0 1 0 0 A14WT[2:0] 1 1 1 1 1 0 0 1 0 0	0 Not used 0 16 bits	0 0 0 1 1 1 1 1 1 1 1	R/W R/W R/W - R/W	0 when being read.
set-up register	(HW)	D8 D7 D6 D5 D4 D3 D2 D1 D0 D5 D4 D7 D6 D5 D4 D7 D7 D7 D7 D7 D7 D8 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7	A13DRA A14SZ A14DF1 A14DF0 - A14WT2 A14WT1 A14WT0 - A12SZ A12DF1 A12DF0 - A12WT2 A12WT1	Area 14 DRAM selection Area 13 DRAM selection Areas 14–13 device size selection Areas 14–13 output disable delay time reserved Areas 14–13 wait control reserved Areas 12–11 device size selection Areas 12–11 output disable delay time	1 Used 1 8 bits A14DF[1:0] 1 1 0 0 0 1 0 0 A14WT[2:0] 1 1 1 1 1 0 0 1 0 0 1 0 0 0 1 0 0 0 A18DF[1:0] 1 1 1 0 0 0 0 1 0 0 0 A18WT[2:0] 1 1 1 1 0 0 0 0 1 0 0 0 A18WT[2:0] 1 1 1 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0	0 Not used 0 16 bits	0 0 0 1 1 1 1 1 1 1 1	R/W R/W R/W - R/W	0 when being read.

Register name	Address	Bit	Name	Function	Setting				Init.	R/W	Remarks
Areas 10–9	0048126	DF	_	reserved				_			0 when being read.
set-up register	(HW)	DE	A10IR2	Area 10 internal ROM wait control	Δ10	0IR[2.01	ROM size	1	R/W	o when being read.
oct up register	(1111)	DD	A10IR1	Area 10 internal ROM size	1	1	1	2MB	1	'''	
		DC	A10IR0	selection	1	1	0	1MB	1		
			7	ociocae.	1	0	1	512KB			
					1	0	0	256KB			
					0	1	1	128KB			
					0	1	0	64KB			
					0	0	1	32KB			
					0	0	0	16KB			
		DB	_	reserved			10	-	_	_	0 when being read.
		DA	A10BW1	Areas 10–9	A10	BW	[1:0]	Wait cycles	0	R/W	, , , , , , , , , , , , , , , , , , ,
		D9	A10BW0	burst ROM	1	T	1	3	0		
				burst read cycle wait control	1		0	2			
					0		1	1			
					0		0	0			
		D8	A10DRA	Area 10 burst ROM selection	1 (Jse	t	0 Not used	0	R/W	
		D7	A9DRA	Area 9 burst ROM selection	1 l	Jse	t	0 Not used	0	R/W	
		D6	A10SZ	Areas 10-9 device size selection	1 8	3 bit	S	0 16 bits	0	R/W	
		D5	A10DF1	Areas 10–9	A10	DF	[1:0]	Number of cycles	1	R/W	
		D4	A10DF0	output disable delay time	1		1	3.5	1		
					1		0	2.5			
					0		1	1.5			
					0		0	0.5			
		D3	-	reserved				_	_	_	0 when being read.
		D2	A10WT2	Areas 10–9 wait control	A10	WT	[2:0]	Wait cycles	1	R/W	
		D1	A10WT1		1	1	1	7	1		
		D0	A10WT0		1	1	0	6	1		
					1	0	1	5			
					1	0	0	4			
					0	1	1	3			
					0	1	0	2			
					0	0	1	1			
					0	0	0	0			
Areas 8-7	0048128	DF-9	-	reserved				_	_	_	0 when being read.
set-up register	(HW)	D8	A8DRA	Area 8 DRAM selection	_	Jse		0 Not used	0	R/W	
		D7	A7DRA	Area 7 DRAM selection		Jse		0 Not used	0	R/W	
		D6	A8SZ	Areas 8–7 device size selection	1 8			0 16 bits	0	R/W	
		D5	A8DF1	Areas 8–7	A8 1	DF[Number of cycles	1	R/W	
		D4	A8DF0	output disable delay time			1	3.5	1		
					1		0	2.5			
					0		1	1.5			
		D3		reserved	- 0		0	0.5	<u> </u>		0 when being read.
		D3	A8WT2	Areas 8–7 wait control	۸٥١	WT[2.01	- Wait cycles	1	R/W	o when being read.
		D2	A8WT1	Aleas 6–7 wait control	1	1	1	7	1	I K/VV	
		D0	A8WT0		1	1	0	6	1		
		20	701110		1	0	1	5	'		
					1	0	0	4			
					0	1	1	3			
					0	1	0	2			
					0	0	1	1			
					0	0	0	0			
				l .				·			

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Areas 6-4	004812A	DF-E	 -	reserved	_	_	<u> </u>	0 when being read.
set-up register	(HW)	DD	A6DF1	Area 6	A6DF[1:0] Number of cycles	1	R/W	
		DC	A6DF0	output disable delay time	1 1 3.5	1		
					1 0 2.5			
					0 1 1.5			
					0 0 0.5			
		DB	-	reserved		-		0 when being read.
		DA	A6WT2	Area 6 wait control	A6WT[2:0] Wait cycles	1	R/W	
		D9	A6WT1		1 1 1 7	1		
		D8	A6WT0		1 1 0 6	1		
					1 0 1 5			
					1 0 0 4			
					0 1 1 3			
					0 1 0 2			
					0 0 1 1 1			
					0 0 0 0			
		D7	-	reserved	-	-	_	0 when being read.
		D6	A5SZ	Areas 5–4 device size selection	1 8 bits 0 16 bits	0	R/W	
		D5	A5DF1	Areas 5–4	A5DF[1:0] Number of cycles	1	R/W	
		D4	A5DF0	output disable delay time	1 1 3.5	1		
					1 0 2.5			
					0 1 1.5			
					0 0 0.5			
		D3	-	reserved		-	_	0 when being read.
		D2	A5WT2	Areas 5-4 wait control	A5WT[2:0] Wait cycles	1	R/W	
		D1	A5WT1		1 1 1 7	1		
		D0	A5WT0		1 1 0 6	1		
					1 0 1 5			
					1 0 0 4			
					0 1 1 3			
					0 1 0 2			
					0 0 1 1 1			
					0 0 0 0			
TTBR write	004812D	D7	TBRP7	TTBR register write protect	Writing 01011001(0x59)	0	W	Undefined in read.
protect register	(B)	D6	TBRP6		removes the TTBR (0x48134)	0		
		D5	TBRP5		write protection.	0		
		D4	TBRP4		Writing other data sets the	0		
		D3	TBRP3		write protection.	0		
		D2	TBRP2			0		
		D1	TBRP1			0		
		D0	TBRP0			0		
Bus control	004812E	DF	RBCLK	BCLK output control	1 Fixed at H 0 Enabled	0	R/W	
register	(HW)	DE	-	reserved	-	0	_	Writing 1 not allowed.
		DD	RBST8	Burst ROM burst mode selection	1 8-successive 0 4-successive	0	R/W	
		DC	REDO	DRAM page mode selection	1 EDO 0 Fast page	0	R/W	
		DB	RCA1	Column address size selection	RCA[1:0] Size	0	R/W	
		DA	RCA0		1 1 11	0		
					1 0 10			
					0 1 9			
					0 0 8			
		D9	RPC2	Refresh enable	1 Enabled 0 Disabled	0	R/W	
		D8	RPC1	Refresh method selection	1 Self-refresh 0 CBR-refresh	_	R/W	
		D7	RPC0	Refresh RPC delay setup	1 2.0 0 1.0	0	R/W	
		D6	RRA1	Refresh RAS pulse width	RRA[1:0] Number of cycles	0	R/W	
		D5	RRA0	selection	1 1 5	0		
					1 0 4			
					0 1 3			
					0 0 2			
	1	D4	-	reserved	-	0		Writing 1 not allowed
							1	1
		D3	SBUSST	External interface method selection		0	R/W	
			SBUSST SEMAS	External interface method selection External bus master setup	1 #BSL 0 A0 1 Existing 0 Nonexistent	0	R/W R/W	
		D3						

Register name	Address	Bit	Name	Function	Setting				3	Init.	R/W	Remarks
DRAM timing	0048130	DF-C	_	reserved				_		_	_	0 when being read.
set-up register	(HW)	DB	A3EEN	Area 3 emulation	1	Inte	ernal RC	омо	Emulation	1	R/W	
l a l a l a l a l a l a l a l a l a l a	()	DA	CEFUNC1	#CE pin function selection	_		NC[1:0]	_	CE output	0	R/W	
		D9	CEFUNC0		1		X		/8#CE17/18	0		
					ا		1		E6#CE17			
					ا		0		E4#CE10			
		D8	CRAS	Successive RAS mode setup	_				Normal	0	R/W	
		D7	RPRC1	DRAM			C[1:0]		per of cycles	0	R/W	
		D6	RPRC0	RAS precharge cycles selection	1	_	1		4	0		
				, and a good of the control of the c	1		0		3			
					ا		1		2			
					0)	0		1			
		D5	_	reserved				_		_	_	0 when being read.
		D4	CASC1	DRAM	C/	ASO	C[1:0]	Num	per of cycles	0	R/W	Ŭ
		D3	CASC0	CAS cycles selection	1		1		4	0	-	
				,	1		0		3			
					0		1		2			
					0		0		1			
		D2	-	reserved	Ť			_		_	T -	0 when being read.
		D1	RASC1	DRAM	R/	AS	C[1:0]	Num	per of cycles	0	R/W	· ·
		D0	RASC0	RAS cycles selection	1		1		4	0		
				,	1	ı	0		3			
					0)	1		2			
					0)	0		1			
Access control	0048132	DF	A18IO	Area 18, 17 internal/external access	1	Inte	ernal	Ιn	External	0	R/W	
register	(HW)	DE	A16IO	Area 16, 15 internal/external access	1 1		cess	ľ	access	0	R/W	
regiotei	(,	DD	A14IO	Area 14, 13 internal/external access		uo	0000		400000	0	R/W	
		DC	A12IO	Area 12, 11 internal/external access						0	R/W	
		DB	_	reserved	Н					0	-	0 when being read.
		DA	A8IO	Area 8, 7 internal/external access	1	Int	ernal	0	External	0	R/W	o when being read.
		D9	A6IO	Area 6 internal/external access	1 1		cess	ľ	access	0	R/W	
		D8	A5IO	Area 5, 4 internal/external access		uo	0000		400000	0	R/W	
		D7	A18EC	Area 18, 17 endian control	1	Bio	endia	n 0	Little endian	0	R/W	
		D6	A16EC	Area 16, 15 endian control	i	٥.و	, 0.10.0.	້	Entiro Oridiani	0	R/W	
		D5	A14EC	Area 14, 13 endian control						0	R/W	
		D4	A12EC	Area 12, 11 endian control						0	R/W	
		D3	A10EC	Area 10, 9 endian control	1					0	R/W	
		D2	A8EC	Area 8, 7 endian control						0	R/W	
		D1	A6EC	Area 6 endian control	1					0	R/W	
		D0	A5EC	Area 5, 4 endian control						0	R/W	
TTBR low-	0048134	DF	TTBR15	Trap table base address [15:10]	H				•	0	R/W	
order register	(HW)	DE	TTBR14							0	10,44	
C. GOI 10910101	(,	DD	TTBR13							0		
		DC	TTBR12							0		
		DB	TTBR11							0		
		DA	TTBR10							0		
		DA D9	TTBR09	Trap table base address [9:0]			Fiv	ced at	0	0	R	0 when being read.
		D8	TTBR08	(2010 2000 0001000 [0.0]			. 17	.ou ui	-	0	'`	Writing 1 not allowed.
		D7	TTBR07							0		
		D6	TTBR06							0		
		D5	TTBR05							0		
		D3	TTBR04							0		
		D3	TTBR03							0		
		D3	TTBR02							0		
		D2	TTBR02							0		
		D0	TTBR00							0		
		טט	LIBKUU							U	1	

Register name	Address	Bit	Name	Function		Se	tting	3	Init.	R/W	Remarks
TTBR high-	0048136	DF	TTBR33	Trap table base address [31:28]		Fixe	d at	0	0	R	0 when being read.
order register	(HW)	DE	TTBR32						0		Writing 1 not allowed.
_	` '	DD	TTBR31						0		
		DC	TTBR30						0		
		DB	TTBR2B	Trap table base address [27:16]	Th	e initial valu	e is	set.	0	R/W	
		DA	TTBR2A		0x	0C0			0		
		D9	TTBR29						0		
		D8	TTBR28						0		
		D7	TTBR27						1		
		D6	TTBR26						1		
		D5	TTBR25						0		
		D4	TTBR24						0		
		D3	TTBR23						0		
		D2	TTBR22						0		
		D1	TTBR21						0		
		D0	TTBR20						0		
G/A read signal	0048138	DF	A18AS	Area 18, 17 address strobe signal	1	Enabled	0	Disabled	0	R/W	
control register	(HW)	DE	A16AS	Area 16, 15 address strobe signal					0	R/W	
		DD	A14AS	Area 14, 13 address strobe signal					0	R/W	
		DC	A12AS	Area 12, 11 address strobe signal					0	R/W	
		DB	_	reserved			-		0	-	0 when being read.
		DA	A8AS	Area 8, 7 address strobe signal	1	Enabled	0	Disabled	0	R/W	
		D9	A6AS	Area 6 address strobe signal					0	R/W	
		D8	A5AS	Area 5, 4 address strobe signal					0	R/W	
		D7	A18RD	Area 18, 17 read signal	1	Enabled	0	Disabled	0	R/W	
		D6	A16RD	Area 16, 15 read signal					0	R/W	
		D5	A14RD	Area 14, 13 read signal					0	R/W	
		D4	A12RD	Area 12, 11 read signal					0	R/W	
		D3	-	reserved			_		0	-	0 when being read.
		D2	A8RD	Area 8, 7 read signal	1	Enabled	0	Disabled	0	R/W	
		D1	A6RD	Area 6 read signal					0	R/W	
		D0	A5RD	Area 5, 4 read signal					0	R/W	
BCLK select	004813A	D7-4	-	reserved			_		0	_	0 when being read.
register	(B)	D3	A1X1MD	Area 1 access-speed	1	2 cycles	0	4 cycles	0	R/W	x2 speed mode only
		D2	-	reserved	_		_		0	-	0 when being read.
		D1	BCLKSEL1	BCLK output clock selection		LKSEL[1:0]		BCLK	0	R/W	
		D0	BCLKSEL0			1 1		PLL_CLK	0		
						1 0 0		SC3_CLK			
						0 1 0		CU_CLK PU_CLK			
Read cycle	004813C	D7	A18RH	Area 17, 18 read hold cycle	_	Inserted		Not inserted	0	R/W	
hold time	(B)	D6	A16RH	Area 13, 14 read hold cycle	1	Inserted Inserted	_	Not inserted Not inserted	0	R/W R/W	
control		D5 D4	A14RH A12RH	Area 13, 14 read hold cycle	1	Inserted	0	Not inserted	0	R/W	
register		D3	AIZKH	Area 11, 12 read hold cycle reserved	1	inserted	10	NOT INSERTED	U	- K/VV	Undefined when being read.
		D3	A8RH	Area 7, 8 read hold cycle	1	Inserted	Τ_	Not inserted	0	R/W	Officerified when being read.
		D2	A6RH	Area 6 read hold cycle	_	Inserted	0	Not inserted	0	R/W	
		D0	A5RH	Area 5 read hold cycle		Inserted	_	Not inserted	0	R/W	
Bus ons : d	004813E		A18BS				\div		_	_	This regist!#'
Bus speed setting		D7 D6	A18BS A16BS	Area 17, 18 bus speed selection Area 15, 16 bus speed selection	1	×1 speed ×1 speed	_	#x2SPD #x2SPD	0	R/W R/W	This register's setting is meaningful when
register	(B)	D6	A16BS	Area 13, 14 bus speed selection	1	×1 speed		#×2SPD #×2SPD	0	R/W	#x2SPD = 0 (2 ×
register		D5	A14BS	Area 11, 12 bus speed selection	1		_	#x2SPD #x2SPD	0	R/W	speed mode)
		D3	A12BS	reserved	1	×1 speed	_	#x2SPD #x2SPD	0	R/W	specu mode)
		D3	A8BS	Area 7, 8 bus speed selection	1		_	#x2SPD #x2SPD	0	R/W	
		D1	A6BS	Area 6 bus speed selection	1	×1 speed	_	#x2SPD #x2SPD	0	R/W	
		D0	A5BS	Area 5 bus speed selection	1	×1 speed	_	#x2SPD #x2SPD	0	R/W	
		טט	AJDJ	viea a nas sheed selection	ı	^ i sheed	U	#XZ3PD	U	I-C/VV	L

Register name	Address	Bit	Name	Function		Sett	ting	9	Init.	R/W	Remarks
16-bit timer 0	0048180	DF	CR0A15	16-bit timer 0 comparison data A		0 to 6	55	35	Х	R/W	
comparison	(HW)	DE	CR0A14	CR0A15 = MSB					Х		
data A set-up		DD	CR0A13	CR0A0 = LSB					Х		
register		DC	CR0A12						Х		
_		DB	CR0A11						Х		
		DA	CR0A10						Х		
		D9	CR0A9						Х		
		D8	CR0A8						Х		
		D7	CR0A7						Х		
		D6	CR0A6						X		
		D5	CR0A5						X		
		D4	CR0A4						X		
		D3	CR0A3						X		
		D2	CR0A2						X		
		D1	CR0A1						X		
		D0	CR0A0						x		
40 hit ti 0	0040400	DF		AC hit times a Communicate of the D	H	0.4- 0		0.5		R/W	
16-bit timer 0 comparison	0048182	DE	CR0B15 CR0B14	16-bit timer 0 comparison data B CR0B15 = MSB		0 to 6	55	35	X	K/VV	
	(HW)	DD	CR0B14 CR0B13	CR0B0 = LSB							
data B set-up			l	CRUBU = LSB					X		
register		DC	CR0B12 CR0B11						X		
		DB	l						X		
		DA	CR0B10						X		
		D9	CR0B9						X		
		D8	CR0B8 CR0B7						X		
		D7	CR0B7						X		
		D6							X		
		D5	CR0B5						X		
		D4	CR0B4						X		
		D3	CR0B3						X		
		D2	CR0B2						X		
		D1 D0	CR0B1 CR0B0						X		
40 hit ti	0048184	DF		AC hit time and a country data	H	0.4- 0		0.5		R	
16-bit timer 0			TC015 TC014	16-bit timer 0 counter data		0 to 6	000	35	X	"	
counter data	(HW)	DE	TC014	TC015 = MSB TC00 = LSB					X		
register		DD	TC013	1000 = LSB					X		
		DC	l						X		
		DB	TC011						X		
		DA	TC010						X		
		D9	TC09						X		
		D8	TC08								
		D7	TC07						X		
		D6	TC06						X		
		D5 D4	TC05 TC04						X		
		D3	TC04								
		D3 D2	TC03						X		
		D2	TC02						×		
		D0	TC00						x		
40 1:44:	0040406		1.000		H					l	0
16-bit timer 0	0048186	D7 D6	SELFM0	reserved	1	Fine mode	0	Normal	0	R/W	0 when being read.
control register	(B)	D6	SELFM0 SELCRB0	16-bit timer 0 fine mode selection	1		0	Disabled	0	R/W	
		D5	OUTINV0	16-bit timer 0 comparison buffer 16-bit timer 0 output inversion	1		0	Normal	0	R/W	
		D3	CKSL0	16-bit timer 0 output inversion 16-bit timer 0 input clock selection	1		0	Internal clock	0	R/W	
		D3	PTM0	16-bit timer 0 clock output control	-		0	Off	0	R/W	
		D2	PRESET0	16-bit timer 0 reset	1		_	Invalid	0	W	0 when being read.
		D0	PRUN0	16-bit timer 0 Run/Stop control	1	_	_	Stop	0	R/W	o when bellig read.
		טט	FRUNU	10-bit timer o kun/Stop control	П	rkun	U	Stob	Lυ	r\/VV	L

Register name	Address	Bit	Name	Function		Sett	ting	g	Init.	R/W	Remarks
16-bit timer 1	0048188	DF	CR1A15	16-bit timer 1 comparison data A		0 to 6	555	35	Х	R/W	
comparison	(HW)	DE	CR1A14	CR1A15 = MSB					Х		
data A set-up		DD	CR1A13	CR1A0 = LSB					Х		
register		DC	CR1A12						Х		
		DB	CR1A11						Х		
		DA	CR1A10						Х		
		D9	CR1A9						Х		
		D8	CR1A8						Х		
		D7	CR1A7						X		
		D6	CR1A6						X		
		D5	CR1A5						X		
		D4	CR1A4						X		
		D3	CR1A3						X		
		D2	CR1A2						X		
		D1	CR1A1						X		
		D0	CR1A0						X		
46 bit times 4	004818A	DF		16 hit times 1 comparison data D	H	0.40.6	EE	25	X	R/W	
16-bit timer 1 comparison		DE	CR1B15 CR1B14	16-bit timer 1 comparison data B CR1B15 = MSB		0 to 6	55	35	X	R/VV	
	(HW)								1		
data B set-up		DD	CR1B13	CR1B0 = LSB					X		
register		DC	CR1B12						X		
		DB	CR1B11						X		
		DA	CR1B10						X		
		D9	CR1B9						X		
		D8	CR1B8						Х		
		D7	CR1B7						X		
		D6	CR1B6						X		
		D5	CR1B5						X		
		D4	CR1B4						X		
		D3	CR1B3						X		
		D2	CR1B2						X		
		D1	CR1B1						Х		
		D0	CR1B0		L				X		
16-bit timer 1	004818C	DF	TC115	16-bit timer 1 counter data		0 to 6	555	35	Х	R	
counter data	(HW)	DE	TC114	TC115 = MSB					Х		
register		DD	TC113	TC10 = LSB					Х		
		DC	TC112						Х		
		DB	TC111						X		
		DA	TC110						X		
		D9	TC19						Х		
		D8	TC18						X		
		D7	TC17						Х		
		D6	TC16						X		
		D5	TC15						Х		
		D4	TC14						Х		
		D3	TC13						Х		
		D2	TC12						Х		
		D1	TC11						Х		
		D0	TC10						Х		
16-bit timer 1	004818E	D7	i_	reserved	T		_		0	_	0 when being read.
control register	(B)	D6	SELFM1	16-bit timer 1 fine mode selection	1	Fine mode	0	Normal	0	R/W	zzmig roadi
	(-,	D5	SELCRB1	16-bit timer 1 comparison buffer	-	Enabled	0	Disabled	0	R/W	
		D4	OUTINV1	16-bit timer 1 output inversion	1		0	Normal	0	R/W	
		D3	CKSL1	16-bit timer 1 input clock selection	_		0	Internal clock	0	R/W	
		D2	PTM1	16-bit timer 1 clock output control	1		0	Off	0	R/W	
		D1	PRESET1	16-bit timer 1 reset	1	_	0	Invalid	0	W	0 when being read.
		D0	PRUN1	16-bit timer 1 Run/Stop control	1	Run	0	Stop	0	R/W	5 Amon boing road.
		טם	LINONI	10-pit tillier 1 trall/otob collitor	<u>'</u>	IIXuii	Ľ	Loroh	L	17/77	1

Register name	Address	Bit	Name	Function		Sett	ting	9	Init.	R/W	Remarks
16-bit timer 2	0048190	DF	CR2A15	16-bit timer 2 comparison data A		0 to 6	55	35	Х	R/W	
comparison	(HW)	DE	CR2A14	CR2A15 = MSB					Х		
data A set-up		DD	CR2A13	CR2A0 = LSB					Х		
register		DC	CR2A12						Х		
		DB	CR2A11						Х		
		DA	CR2A10						Х		
		D9	CR2A9						Х		
		D8	CR2A8						Х		
		D7	CR2A7						Х		
		D6	CR2A6						Х		
		D5	CR2A5						Х		
		D4	CR2A4						Х		
		D3	CR2A3						Х		
		D2	CR2A2						Х		
		D1	CR2A1						Х		
		D0	CR2A0						Х		
16-bit timer 2	0048192	DF	CR2B15	16-bit timer 2 comparison data B	Ħ	0 to 6	555	35	Х	R/W	
comparison	(HW)	DE	CR2B14	CR2B15 = MSB		0 10 0	,00	00	X	'''	
data B set-up	(,	DD	CR2B13	CR2B0 = LSB					X		
register		DC	CR2B12	ONZEG = LOB					X		
register		DB	CR2B12						x		
		DA	CR2B10						x		
		DA D9	CR2B10						x		
		D9	CR2B9						x		
		D7	CR2B7						x		
		D6	CR2B7						x		
		D6	CR2B5						×		
		D5									
		D4	CR2B4 CR2B3						X		
									×		
		D2	CR2B2								
		D1 D0	CR2B1 CR2B0						X		
					H		=			_	
16-bit timer 2	0048194	DF	TC215	16-bit timer 2 counter data		0 to 6	55	35	X	R	
counter data	(HW)	DE	TC214	TC215 = MSB					Х		
register		DD	TC213	TC20 = LSB					Х		
		DC	TC212						Х		
		DB	TC211						Х		
		DA	TC210						Х		
		D9	TC29						X		
		D8	TC28						Х		
		D7	TC27						X		
		D6	TC26						X		
		D5	TC25						X		
		D4	TC24						X		
		D3	TC23						X		
		D2	TC22						X		
		D1	TC21						X		
		D0	TC20		L				Х		
16-bit timer 2	0048196	D7	-	reserved	\perp	-	_		0	-	0 when being read.
control register	(B)	D6	SELFM2	16-bit timer 2 fine mode selection	_		0	Normal	0	R/W	
		D5	SELCRB2	16-bit timer 2 comparison buffer	1		0	Disabled	0	R/W	
		D4	OUTINV2	16-bit timer 2 output inversion	1		0	Normal	0	R/W	
		D3	CKSL2	16-bit timer 2 input clock selection	1		0	Internal clock	0	R/W	
		D2	PTM2	16-bit timer 2 clock output control	-		0	Off	0	R/W	
		D1	PRESET2	16-bit timer 2 reset	1		_	Invalid	0	W	0 when being read.
		D0	PRUN2	16-bit timer 2 Run/Stop control	1	Run	0	Stop	0	R/W	

Register name	Address	Bit	Name	Function		Sett	tinç	9	Init.	R/W	Remarks
16-bit timer 3	0048198	DF	CR3A15	16-bit timer 3 comparison data A		0 to 6	555	35	Х	R/W	
comparison	(HW)	DE	CR3A14	CR3A15 = MSB					Х		
data A set-up		DD	CR3A13	CR3A0 = LSB					Х		
register		DC	CR3A12						Х		
_		DB	CR3A11						Х		
		DA	CR3A10						Х		
		D9	CR3A9						Х		
		D8	CR3A8						Х		
		D7	CR3A7						Х		
		D6	CR3A6						Х		
		D5	CR3A5						Х		
		D4	CR3A4						Х		
		D3	CR3A3						Х		
		D2	CR3A2						Х		
		D1	CR3A1						Х		
		D0	CR3A0						Х		
16-bit timer 3	004819A	DF	CR3B15	16-bit timer 3 comparison data B	H	0 to 6	555	35	Х	R/W	
comparison	(HW)	DE	CR3B14	CR3B15 = MSB		0 10 0	,55	55	X	17,44	
data B set-up	(1144)	DD	CR3B13	CR3B0 = LSB					X		
register		DC	CR3B12	CNOBO = LOB					X		
register		DB	CR3B12						X		
		DA	CR3B11						X		
		DA D9	CR3B10						x		
		D8	CR3B8						x		
		D7	CR3B7						x		
		D6	CR3B6						x		
		D6	CR3B5						X		
		D3	CR3B3						X		
		D3	CR3B3						X		
		D3	CR3B3						X		
		D1	CR3B1						X		
		D0	CR3B1						X		
16-bit timer 3	004819C	DF	TC315	16-bit timer 3 counter data	H	0 to 6	555	35	X	R	
counter data	(HW)	DE	TC314	TC315 = MSB		0 10 0	,,,,,	33	X		
register	(HVV)	DD	TC314	TC30 = LSB					x		
register		DC	TC313	1030 = 23B					X		
		DB	TC312						x		
		DA	TC310						x		
		DA D9	TC310						x		
		D9	TC39						X		
		D8	TC37						X		
		D6	TC36						X		
		D5	TC35						X		
		D3	TC35						X		
		D3	TC33						x		
		D3 D2	TC32						X		
		D2	TC32						X		
		D0	TC30						x		
46 hit ti	0046405		1.000	I	\vdash						O whom holin re resul
16-bit timer 3	004819E	D7	SELFM3	reserved	1	Eino mada	_	Normal	0	R/W	0 when being read.
control register	(B)	D6 D5	SELFM3 SELCRB3	16-bit timer 3 fine mode selection	_		0	Disabled	0	R/W	
		D5	OUTINV3	16-bit timer 3 comparison buffer	1		-	Normal	0	R/W	
		D3	CKSL3	16-bit timer 3 output inversion 16-bit timer 3 input clock selection	1		_	Internal clock	0	R/W	
			PTM3		_		0	Off		R/W	
		D2 D1	PRESET3	16-bit timer 3 clock output control 16-bit timer 3 reset	1		-	Invalid	0	W W	O whon hoing road
					_		-			R/W	0 when being read.
		D0	PRUN3	16-bit timer 3 Run/Stop control	1	Run	U	Stop	0	K/VV	

CRA413 CRA415 MSB CRA414 CRA415 MSB CRA416 CRA415 MSB CRA416 C	Register name	Address	Bit	Name	Function		Sett	ting)	Init.	R/W	Remarks
According to the property of	16-bit timer 4	00481A0	DF	CR4A15	16-bit timer 4 comparison data A		0 to 6	355	35	Х	R/W	
DC CRA412 DB CRA411 DA CRA410 DB CRA431 DA CRA410 DB CRA434 DB CRA434 DB CRA434 DB CRA436 DB CRA436 DB CRA436 DB CRA436 DB CRA436 DB CRA436 DB CRA436 DB CRA436 DB CRA436 DB CRA436 DB CRA437 DB CRA437 DB CRA437 DB CRA437 DB CRA437 DB CRA437 DB CRA437 DB CRA437 DB CRA437 DB CRA438	comparison	(HW)	DE	CR4A14	CR4A15 = MSB					Х		
DB CRA411 DA CRA421 DB CRA431 DB CRA439 DB CRA439 DB CRA438 DT CRA47 DC CRA46 DC CRA46 DC CRA46 DC CRA45 DC CRA45 DC CRA45 DC CRA45 DC CRA45 DC CRA45 DC CRA45 DC CRA45 DC CRA45 DC CRA41	data A set-up		DD	CR4A13	CR4A0 = LSB					Х		
DA CRA40 DB CRA40 DB CRA40 DB CRA47 DB CRA47 DB CRA46 DB CRA46 DB CRA46 DB CRA46 DB CRA47 DB CRA47 DB CRA41 DB	register		DC	CR4A12						Х		
December December	_		DB	CR4A11						Х		
D8			DA	CR4A10						Х		
D8			D9	CR4A9						Х		
D7			D8	CR4A8								
Decoration			D7	CR4A7								
D5												
D4			D5	CR4A5						X		
16-bit timer 4 0.0481A2 0.0481A2 0.0481A2 0.0481A3 0.0 0.0481A2 0.0481A3 0.0 0.0481A3				l .								
D2												
16-bit timer 4												
Do												
16-bit timer 4				l .								
Comparison CHW DE CR4B14	46 hit times 4	0040442			16 hit times 1 comparison data B		0.40.6	· E E	25		DAM	
DD							0 10 6	000	33		IK/VV	
DC CR4B12 DB CR4B10 DA CR4B10 DA CR4B10 DA CR4B10 DA CR4B10 DA CR4B10 DA CR4B8 DA CR4B8 DA CR4B5 DA CR4B5 DA CR4B5 DA CR4B4 DA CR4B4 DA CR4B1 DA CR4B		(HVV)										
DB				l .	CR460 = L56							
DA CR4B1 DB CR4B8 D7 CR4B7 D6 CR4B6 D7	register											
D9												
D8												
D7 CR4B7 D6 CR4B6 D5 CR4B5 D4 CR4B4 D3 CR4B3 D2 CR4B3 D2 CR4B2 D1 CR4B1 D0 CR4B0 D0												
D6												
D5												
D4												
D3												
D2												
D1 CR4B1 D0 CR4B0												
16-bit timer 4 16-b				l .								
16-bit timer 4 Countrol data register Countrol register Co												
Counter data register												
DD TC413 TC40 = LSB							0 to 6	555	35		R	
DC TC412 DB TC411 DA TC410 D9 TC49 D8 TC48 D7 TC47 D6 TC45 D4 TC44 D3 TC43 D2 TC42 D1 TC41 D0 TC40 D5 TC41 D0 TC40 D5 TC41 D0 TC41 D0 TC40 D5 TC45 D4 TC41 D0 TC40 D5 TC45 D4 TC41 D0 TC40 D5 TC45 D4 TC41 D0 TC40 D5 TC45 D4 TC41 D0 TC40 D5 TC45 D4 TC41 D0 TC40 D5 TC45 D	counter data	(HW)	DE	-								
DB	register		DD		TC40 = LSB							
DA TC410 D9 TC49 D8 TC48 D7 TC47 D6 TC46 D5 TC45 D4 TC44 D3 TC43 D2 TC41 D0 TC40 TC41 D0 TC40 TC41 D0 TC40 TC			DC									
D9												
D8 TC48 D7 TC47 D6 TC46 D5 TC45 D7 TC45 D7 TC43 D7 TC41 D7 TC40 TC40 D7 TC40			DA	TC410						Х		
D7 TC47 D6 TC46 D5 TC45 D4 TC44 D7 TC44 D7 TC42 D7 TC40 TC40 D7 TC40			D9	TC49								
D6				l .								
D5												
D4 TC44 D3 TC43 D4 TC41 D4 TC41 D5 TC40 D6 SELFM4 16-bit timer 4 comparison buffer D5 SELCB4 16-bit timer 4 comparison buffer D7 D7 D7 D7 D7 D7 D7 D			D6	l .								
D3 TC43 D2 TC42 D1 TC41 D0 TC40												
D2 TC42 D1 TC41 D0 TC40				l .								
D1 TC41 D0 TC40			D3	TC43						Х		
D0 TC40			D2	TC42						Х		
16-bit timer 4 16-b			D1	TC41						Х		
Control register B D6 SELFM4 16-bit timer 4 fine mode selection 1 Fine mode 0 Normal 0 R/W			D0	TC40						Х		
Control register Control reg	16-bit timer 4	00481A6	D7	-	reserved					0	-	0 when being read.
D5 SELCRB4 16-bit timer 4 comparison buffer 1 Enabled 0 Disabled 0 R/W	control register	(B)	D6	SELFM4	16-bit timer 4 fine mode selection	1	Fine mode	0	Normal	0	R/W	Ĭ
D4 OUTINV4 16-bit timer 4 output inversion 1 Invert 0 Normal 0 R/W D3 CKSL4 16-bit timer 4 input clock selection 1 External clock 0 Internal clock 0 R/W D2 PTM4 16-bit timer 4 clock output control 1 On 0 Off 0 R/W D1 PRESET4 16-bit timer 4 reset 1 Reset 0 Invalid 0 W 0 when being read.			D5			1		0	Disabled	0	R/W	
D3 CKSL4 16-bit timer 4 input clock selection 1 External clock 0 Internal clock 0 R/W			D4	OUTINV4	·	1	Invert	0	Normal	0	R/W	
D2 PTM4 16-bit timer 4 clock output control 1 On 0 Off 0 R/W D1 PRESET4 16-bit timer 4 reset 1 Reset 0 Invalid 0 W 0 when being read.			D3	CKSL4	·	1	External clock	0	Internal clock	0	R/W	
D1 PRESET4 16-bit timer 4 reset 1 Reset 0 Invalid 0 W 0 when being read.			D2			1		_		0	R/W	
· ·						-		_	Invalid			0 when being read.
ן עוסטן די דיסטוג מוואר איז אווידיסטוגער די דיסטוגער דיסטוגער דיסטוגער דיסטוגער דיסטוגער דיסטוגער דיסטוגער די			D0	PRUN4	16-bit timer 4 Run/Stop control	1		-		0	R/W	Ŭ ·

Register name	Address	Bit	Name	Function		Set	ting	3	Init.	R/W	Remarks
16-bit timer 5	00481A8	DF	CR5A15	16-bit timer 5 comparison data A		0 to 6	355	35	Х	R/W	
comparison	(HW)	DE	CR5A14	CR5A15 = MSB					Х		
data A set-up		DD	CR5A13	CR5A0 = LSB					Х		
register		DC	CR5A12						Х		
_		DB	CR5A11						Х		
		DA	CR5A10						Х		
		D9	CR5A9						Х		
		D8	CR5A8						Х		
		D7	CR5A7						Х		
		D6	CR5A6						Х		
		D5	CR5A5						х		
		D4	CR5A4						X		
		D3	CR5A3						X		
		D2	CR5A2						X		
		D1	CR5A1						X		
		D0	CR5A0						X		
16-bit timer 5	00481AA	DF	CR5B15	16 bit timer 5 comparison data B	H	0 to 6	255	25	X	R/W	
comparison	(HW)	DE	CR5B15	16-bit timer 5 comparison data B CR5B15 = MSB		0 10 6	၁၁၁	30	X	IK/VV	
	(1747)	DD	CR5B14	CR5B0 = LSB					x		
data B set-up		DC	CR5B13	CROBU = LSB							
register		DB	1						X		
			CR5B11						X		
		DA	CR5B10						X		
		D9	CR5B9						X		
		D8 D7	CR5B8						X		
			CR5B7						X		
		D6	CR5B6						X		
		D5	CR5B5						X		
		D4	CR5B4						X		
		D3	CR5B3						X		
		D2	CR5B2						X		
		D1	CR5B1						X		
		D0	CR5B0		<u> </u>				Х		
16-bit timer 5	00481AC	DF	TC515	16-bit timer 5 counter data		0 to 6	355	35	Х	R	
counter data	(HW)	DE	TC514	TC515 = MSB					Х		
register		DD	TC513	TC50 = LSB					Х		
		DC	TC512						Х		
		DB	TC511						Х		
		DA	TC510						Х		
		D9	TC59						Х		
		D8	TC58						Х		
		D7	TC57						Х		
		D6	TC56						Х		
		D5	TC55						Х		
		D4	TC54						Х		
		D3	TC53						Х		
		D2	TC52						Х		
		D1	TC51						Х		
		D0	TC50						Х		
16-bit timer 5	00481AE	D7	-	reserved	L		_		0		0 when being read.
control register	(B)	D6	SELFM5	16-bit timer 5 fine mode selection	1	1	_	Normal	0	R/W	
		D5	SELCRB5	16-bit timer 5 comparison buffer	-	Enabled	_	Disabled	0	R/W	
		D4	OUTINV5	16-bit timer 5 output inversion	1		_	Normal	0	R/W	
		D3	CKSL5	16-bit timer 5 input clock selection	1		0	Internal clock	0	R/W	
		D2	PTM5	16-bit timer 5 clock output control	1		0	Off	0	R/W	
		D1	PRESET5	16-bit timer 5 reset	1		_	Invalid	0	W	0 when being read.
		D0	PRUN5	16-bit timer 5 Run/Stop control	1	Run	0	Stop	0	R/W	

Register name	Address	Bit	Name	Function		Sett	ting	3	Init.	R/W	Remarks
16-bit timer 6	00481B0	DF	CR6A15	16-bit timer 6 comparison data A		0 to 6	355	35	Х	R/W	
comparison	(HW)	DE	CR6A14	CR6A15 = MSB					Х		
data A set-up		DD	CR6A13	CR6A0 = LSB					Х		
register		DC	CR6A12						Х		
_		DB	CR6A11						Х		
		DA	CR6A10						Х		
		D9	CR6A9						Х		
		D8	CR6A8						Х		
		D7	CR6A7						Х		
		D6	CR6A6						X		
		D5	CR6A5						X		
		D4	CR6A4						X		
		D3	CR6A3						X		
		D2	CR6A2						X		
		D1	CR6A1						X		
		D0	CR6A0						x		
					H		_				
16-bit timer 6	00481B2	DF	CR6B15	16-bit timer 6 comparison data B		0 to 6	555	35	X	R/W	
comparison	(HW)	DE	CR6B14	CR6B15 = MSB					X		
data B set-up		DD	CR6B13	CR6B0 = LSB					Х		
register		DC	CR6B12						Х		
		DB	CR6B11						Х		
		DA	CR6B10						Х		
		D9	CR6B9						Х		
		D8	CR6B8						Х		
		D7	CR6B7						Х		
		D6	CR6B6						Х		
		D5	CR6B5						X		
		D4	CR6B4						Х		
		D3	CR6B3						X		
		D2	CR6B2						Х		
		D1	CR6B1						X		
		D0	CR6B0		L				Х		
16-bit timer 6	00481B4	DF	TC615	16-bit timer 6 counter data		0 to 6	555	35	Х	R	
counter data	(HW)	DE	TC614	TC615 = MSB					Х		
register		DD	TC613	TC60 = LSB					Х		
		DC	TC612						Х		
		DB	TC611						Х		
		DA	TC610						Х		
		D9	TC69						Х		
		D8	TC68						Х		
		D7	TC67						Х		
		D6	TC66						Х		
		D5	TC65						Х		
		D4	TC64						Х		
		D3	TC63						Х		
		D2	TC62						Х		
		D1	TC61						X		
		D0	TC60		L				Х		
16-bit timer 6	00481B6	D7	-	reserved		-	_		0		0 when being read.
control register	(B)	D6	SELFM6	16-bit timer 6 fine mode selection	1		0	Normal	0	R/W	
		D5	SELCRB6	16-bit timer 6 comparison buffer	1		0	Disabled	0	R/W	
		D4	OUTINV6	16-bit timer 6 output inversion	1		0	Normal	0	R/W	
		D3	CKSL6	16-bit timer 6 input clock selection	1		_	Internal clock	0	R/W	
		D2	PTM6	16-bit timer 6 clock output control	-		0	Off	0	R/W	
		D1	PRESET6	16-bit timer 6 reset	1		-	Invalid	0	W	0 when being read.
		D0	PRUN6	16-bit timer 6 Run/Stop control	1	Run	0	Stop	0	R/W	

Register name	Address	Bit	Name	Function		Sett	ting	3	Init.	R/W	Remarks
16-bit timer 7	00481B8	DF	CR7A15	16-bit timer 7 comparison data A		0 to 6	355	35	Х	R/W	
comparison	(HW)	DE	CR7A14	CR7A15 = MSB					Х		
data A set-up		DD	CR7A13	CR7A0 = LSB					Х		
register		DC	CR7A12						Х		
		DB	CR7A11						Х		
		DA	CR7A10						Х		
		D9	CR7A9						Х		
		D8	CR7A8						Х		
		D7	CR7A7						Х		
		D6	CR7A6						Х		
		D5	CR7A5						х		
		D4	CR7A4						X		
		D3	CR7A3						X		
		D2	CR7A2						X		
		D1	CR7A1						X		
		D0	CR7A0						X		
16-bit timer 7	00481BA	DF	CR7B15	16-bit timer 7 comparison data B		0 to 6	\$55	35	X	R/W	
comparison	(HW)	DE	CR7B13	CR7B15 = MSB		0 10 0)	33	X	17/ 77	
data B set-up	(1144)	DD	CR7B13	CR7B0 = LSB					X		
register		DC	CR7B13	CK7 B0 = L3B					X		
register		DB	CR7B12						X		
		DA	CR7B11						x		
			1								
		D9	CR7B9						X		
		D8	CR7B8						X		
		D7	CR7B7						X		
		D6	CR7B6						X		
		D5	CR7B5						X		
		D4	CR7B4						X		
		D3	CR7B3						X		
		D2	CR7B2						X		
		D1	CR7B1						Х		
		D0	CR7B0						Х		
16-bit timer 7	00481BC	DF	TC715	16-bit timer 7 counter data		0 to 6	355	35	Х	R	
counter data	(HW)	DE	TC714	TC715 = MSB					Х		
register		DD	TC713	TC70 = LSB					Х		
		DC	TC712						Х		
		DB	TC711						Х		
		DA	TC710						Х		
		D9	TC79						Х		
		D8	TC78						Х		
		D7	TC77						Х		
		D6	TC76						Х		
		D5	TC75						Х		
		D4	TC74						Х		
		D3	TC73						Х		
		D2	TC72						Х		
		D1	TC71						Х		
		D0	TC70						Х		
16-bit timer 7	00481BE	D7		reserved			_		0	L-	0 when being read.
control register	(B)	D6	SELFM7	16-bit timer 7 fine mode selection	1	Fine mode	0	Normal	0	R/W	
		D5	SELCRB7	16-bit timer 7 comparison buffer	1	Enabled	0	Disabled	0	R/W	
		D4	OUTINV7	16-bit timer 7 output inversion	1	Invert	0	Normal	0	R/W	
		D3	CKSL7	16-bit timer 7 input clock selection	1	External clock	0	Internal clock	0	R/W	
		D2	PTM7	16-bit timer 7 clock output control	1	On	0	Off	0	R/W	
		D1	PRESET7	16-bit timer 7 reset	1	Reset	0	Invalid	0	W	0 when being read.
		D0	PRUN7	16-bit timer 7 Run/Stop control	1	Run	0	Stop	0	R/W	
					•	•	•			•	

Register name	Address	Bit	Name	Function		Sett	ting	3	Init.	R/W	Remarks
16-bit timer 8	00481C0	DF	CR8A15	16-bit timer 8 comparison data A		0 to 6	55	35	Х	R/W	
comparison	(HW)	DE	CR8A14	CR8A15 = MSB					Х		
data A set-up		DD	CR8A13	CR8A0 = LSB					Х		
register		DC	CR8A12						Х		
_		DB	CR8A11						Х		
		DA	CR8A10						Х		
		D9	CR8A9						Х		
		D8	CR8A8						Х		
		D7	CR8A7						Х		
		D6	CR8A6						Х		
		D5	CR8A5						Х		
		D4	CR8A4						Х		
		D3	CR8A3						Х		
		D2	CR8A2						Х		
		D1	CR8A1						Х		
		D0	CR8A0						Х		
16-bit timer 8	00481C2	DF	CR8B15	16-bit timer 8 comparison data B	H	0 to 6	55	35	Х	R/W	
comparison	(HW)	DE	CR8B14	CR8B15 = MSB		0 10 0	,00	33	X	10,44	
data B set-up	(,	DD	CR8B13	CR8B0 = LSB					X		
register		DC	CR8B12	OKOBO = LOB					X		
register		DB	CR8B11						x		
		DA	CR8B10						x		
		DA D9	CR8B9						x		
		D8	CR8B8						x		
		D7	CR8B7						x		
		D6	CR8B6						x		
		D5	CR8B5						x		
		D3	CR8B4						x		
		D3	CR8B3						x		
		D3	CR8B2						x		
		D2	CR8B1						x		
		D0	CR8B0						x		
16-bit timer 8	00481C4	DF	TC815	16-bit timer 8 counter data	Ī	0 to 6	555	35	Х	R	
counter data	(HW)	DE	TC814	TC815 = MSB					Х		
register	. ,	DD	TC813	TC80 = LSB					Х		
		DC	TC812						х		
		DB	TC811						Х		
		DA	TC810						Х		
		D9	TC89						х		
		D8	TC88						Х		
		D7	TC87						Х		
		D6	TC86						Х		
		D5	TC85						Х		
		D4	TC84						Х		
		D3	TC83						х		
		D2	TC82						Х		
		D1	TC81						Х		
		D0	TC80						X		
16-bit timer 8	00481C6	D7	i_	reserved	Ħ		_		0	<u> </u>	0 when being read.
control register	(B)	D6	SELFM8	16-bit timer 8 fine mode selection	1	Fine mode	0	Normal	0	R/W	c somy road.
	(-,	D5	SELCRB8	16-bit timer 8 comparison buffer	1		0	Disabled	0	R/W	
		D4	OUTINV8	16-bit timer 8 output inversion	1		0	Normal	0	R/W	
		D3	CKSL8	16-bit timer 8 input clock selection	1		0	Internal clock	0	R/W	
		D2	PTM8	16-bit timer 8 clock output control	-		0	Off	0	R/W	
		D1	PRESET8	16-bit timer 8 reset	1	_	_	Invalid	0	W	0 when being read.
		D0	PRUN8	16-bit timer 8 Run/Stop control	1	_	_	Stop	0	R/W	zo zog roud.
		טכו		10 Dit timer o Ran/Otop Control	<u>'</u>	ITAUIT	٥	Ciop		17/44	I

Register name	Address	Bit	Name	Function		Set	ting	3	Init.	R/W	Remarks
16-bit timer 9	00481C8	DF	CR9A15	16-bit timer 9 comparison data A		0 to 6	355	35	Х	R/W	
comparison	(HW)	DE	CR9A14	CR9A15 = MSB					Х		
data A set-up		DD	CR9A13	CR9A0 = LSB					Х		
register		DC	CR9A12						Х		
		DB	CR9A11						Х		
		DA	CR9A10						Х		
		D9	CR9A9						Х		
		D8	CR9A8						Х		
		D7	CR9A7						Х		
		D6	CR9A6						Х		
		D5	CR9A5						х		
		D4	CR9A4						X		
		D3	CR9A3						X		
		D2	CR9A2						X		
		D1	CR9A1						X		
		D0	CR9A0						X		
16-bit timer 9	00481CA	DF	CR9B15	16 hit timer 0 comparison data B		0 to 6	255	25	X	R/W	
comparison	(HW)	DE	CR9B15 CR9B14	16-bit timer 9 comparison data B CR9B15 = MSB		0 10 6	၁၁၁	30	X	IK/VV	
	(1747)	DD	CR9B14 CR9B13	CR9B0 = LSB					x		
data B set-up		DC	CR9B13	CR9BU = LSB							
register		DB	CR9B12 CR9B11						X		
			CR9B11						X		
		DA	1						X		
		D9	CR9B9						X		
		D8 D7	CR9B8						X		
			CR9B7						X		
		D6	CR9B6						X		
		D5	CR9B5						X		
		D4	CR9B4						X		
		D3	CR9B3						X		
		D2	CR9B2						X		
		D1	CR9B1						X		
		D0	CR9B0						Х		
16-bit timer 9	00481CC	DF	TC915	16-bit timer 9 counter data		0 to 6	355	35	Х	R	
counter data	(HW)	DE	TC914	TC915 = MSB					Х		
register		DD	TC913	TC90 = LSB					Х		
		DC	TC912						Х		
		DB	TC911						Х		
		DA	TC910						Х		
		D9	TC99						Х		
		D8	TC98						Х		
		D7	TC97						Х		
		D6	TC96						Х		
		D5	TC95						Х		
		D4	TC94						Х		
		D3	TC93						Х		
		D2	TC92						Х		
		D1	TC91						Х		
		D0	TC90		<u>_</u>				Х		
16-bit timer 9	00481CE	D7	-	reserved	L		_		0		0 when being read.
control register	(B)	D6	SELFM9	16-bit timer 9 fine mode selection	1	1	_	Normal	0	R/W	
		D5	SELCRB9	16-bit timer 9 comparison buffer	_	Enabled	_	Disabled	0	R/W	
		D4	OUTINV9	16-bit timer 9 output inversion	1		_	Normal	0	R/W	
		D3	CKSL9	16-bit timer 9 input clock selection	1	1	0	Internal clock	0	R/W	
		D2	PTM9	16-bit timer 9 clock output control	1		0	Off	0	R/W	
		D1	PRESET9	16-bit timer 9 reset	1		_	Invalid	0	W	0 when being read.
		D0	PRUN9	16-bit timer 9 Run/Stop control	1	Run	0	Stop	0	R/W	

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
IDMA base	0048200	DF	DBASEL15	IDMA base address			0	R/W	
address low-	(HW)	DE	DBASEL14	low-order 16 bits			0		
order register		DD	DBASEL13	(Initial value: 0x0C003A0)			0		
_		DC	DBASEL12				0		
		DB	DBASEL11				0		
		DA	DBASEL10				0		
		D9	DBASEL9				1		
		D8	DBASEL8				1		
		D7	DBASEL7				1		
		D6	DBASEL6				0		
		D5	DBASEL5				1		
		D4	DBASEL4				0		
		D3	DBASEL3				0		
		D2	DBASEL2				0		
		D1	DBASEL1				0		
		D0	DBASEL0				0		
IDMA base	0048202	DF-C	-	reserved	-	_	_	_	Undefined in read.
address	(HW)	DB	DBASEH11	IDMA base address			0	R/W	
high-order		DA	DBASEH10	high-order 12 bits			0		
register		D9	DBASEH9	(Initial value: 0x0C003A0)			0		
		D8	DBASEH8				0		
		D7	DBASEH7				1		
		D6	DBASEH6				1		
		D5	DBASEH5				0		
		D4	DBASEH4				0		
		D3	DBASEH3				0		
		D2	DBASEH2				0		
		D1	DBASEH1				0		
		D0	DBASEH0				0		
IDMA start	0048204	D7	DSTART	IDMA start	1 IDMA start	0 Stop	0	R/W	
register	(B)	D6-0	DCHN	IDMA channel number	0 to	127	0	R/W	
IDMA enable	0048205	D7-1	-	reserved	-	_	-	-	
register	(B)	D0	IDMAEN	IDMA enable	1 Enabled	0 Disabled	0	R/W	

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
High-speed	0048220	DF	TC0_L7	Ch.0 transfer counter[7:0]		Х	R/W	
DMA Ch.0	(HW)	DE	TC0_L6	(block transfer mode)		Х		
transfer		DD	TC0_L5			Х		
counter		DC	TC0_L4	Ch.0 transfer counter[15:8]		Х		
register		DB	TC0_L3	(single/successive transfer mode)		Х		
		DA	TC0_L2			X		
		D9	TC0_L1			Х		
		D8	TC0_L0			Х		
		D7	BLKLEN07	Ch.0 block length		X	R/W	
		D6	BLKLEN06	(block transfer mode)		X		
		D5	BLKLEN05			X		
		D4	BLKLEN04	Ch.0 transfer counter[7:0]		X		
		D3	BLKLEN03	(single/successive transfer mode)		X		
		D2	BLKLEN02			X		
		D1	BLKLEN01			X		
Llimb opend	0040222	D0	BLKLEN00	Ch O address made calcution	1 Dual adds 0 Cingle adds	X	D/M	
High-speed	0048222	DF	DUALM0	Ch.0 address mode selection	1 Dual addr 0 Single add	0	R/W	
DMA Ch.0	(HW)	DE	D0DIR	D) Invalid S) Ch.0 transfer direction control	1 Memory WR 0 Memory RD	0	R/W	1
control register		DD-8	_	reserved		_	FX/VV	Undefined in read.
Note:		DD-8	TC0_H7	Ch.0 transfer counter[15:8]	_	X	R/W	ondelined in read.
D) Dual address		D6	TC0_H6	(block transfer mode)		X	10,00	
mode		D5	TC0_H6	(Diook transier mode)		x		
S) Single		D4	TC0_H4	Ch.0 transfer counter[23:16]		X		
address mode		D3	TC0_H3	(single/successive transfer mode)		X		
mode		D2	TC0_H2	(e.i.g.o, eaccessive trailerer ineac)		X		
		D1	TC0_H1			X		
		D0	TC0_H0			X		
High-speed	0048224	DF		D) Ch.0 source address[15:0]		Х	R/W	
DMA Ch.0	(HW)	DE	S0ADRL14	S) Ch.0 memory address[15:0]		X	,	
low-order	()	DD	S0ADRL13	c, c, c		X		
source address		DC	S0ADRL12			X		
set-up register		DB	S0ADRL11			Х		
		DA	S0ADRL10			Х		
Note:		D9	S0ADRL9			Х		
D) Dual address		D8	S0ADRL8			Х		
mode S) Single		D7	S0ADRL7			Х		
address		D6	S0ADRL6			Х		
mode		D5	S0ADRL5			1		
		D4	S0ADRL4			X		
			SUADKL4			X		
		D3	S0ADRL3			X X		
		D2	S0ADRL3 S0ADRL2			X X X		
		D2 D1	S0ADRL3 S0ADRL2 S0ADRL1			X X X		
		D2 D1 D0	S0ADRL3 S0ADRL2			X X X		
High-speed	0048226	D2 D1 D0	S0ADRL3 S0ADRL2 S0ADRL1 S0ADRL0	reserved	- -	X X X X X	_	Undefined in read.
DMA Ch.0	0048226 (HW)	D2 D1 D0 DF	S0ADRL3 S0ADRL2 S0ADRL1 S0ADRL0 - DATSIZE0	Ch.0 transfer data size	 1 Half word 0 Byte	X X X X X	– R/W	Undefined in read.
DMA Ch.0 high-order		D2 D1 D0 DF DE DD	S0ADRL3 S0ADRL2 S0ADRL1 S0ADRL0 - DATSIZE0 S0IN1	Ch.0 transfer data size D) Ch.0 source address control	S0IN[1:0] Inc/dec	X X X X X O	- R/W R/W	Undefined in read.
DMA Ch.0 high-order source address		D2 D1 D0 DF	S0ADRL3 S0ADRL2 S0ADRL1 S0ADRL0 - DATSIZE0	Ch.0 transfer data size	S0IN[1:0] Inc/dec 1 1 Inc.(no init)	X X X X X		Undefined in read.
DMA Ch.0 high-order		D2 D1 D0 DF DE DD	S0ADRL3 S0ADRL2 S0ADRL1 S0ADRL0 - DATSIZE0 S0IN1	Ch.0 transfer data size D) Ch.0 source address control	SOIN[1:0] Inc/dec 1	X X X X X O		Undefined in read.
DMA Ch.0 high-order source address set-up register		D2 D1 D0 DF DE DD	S0ADRL3 S0ADRL2 S0ADRL1 S0ADRL0 - DATSIZE0 S0IN1	Ch.0 transfer data size D) Ch.0 source address control	SOIN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	X X X X X O		Undefined in read.
DMA Ch.0 high-order source address set-up register Note:		D2 D1 D0 DF DE DD DC	SOADRL3 SOADRL2 SOADRL1 SOADRL0 - DATSIZE0 SOIN1 SOIN0	Ch.0 transfer data size D) Ch.0 source address control S) Ch.0 memory address control	SOIN[1:0] Inc/dec 1	X X X X X 0 0	R/W	Undefined in read.
DMA Ch.0 high-order source address set-up register		D2 D1 D0 DF DE DD DC	SOADRL3 SOADRL2 SOADRL1 SOADRL0 - DATSIZEO SOIN1 SOIN0 SOADRH11	Ch.0 transfer data size D) Ch.0 source address control S) Ch.0 memory address control D) Ch.0 source address[27:16]	SOIN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	x x x x x - 0 0		Undefined in read.
DMA Ch.0 high-order source address set-up register Note: D) Dual address mode S) Single		D2 D1 D0 DF DE DD DC DB DA	SOADRL3 SOADRL2 SOADRL1 SOADRL0 - DATSIZEO SOIN1 SOINO SOADRH11 SOADRH10	Ch.0 transfer data size D) Ch.0 source address control S) Ch.0 memory address control	SOIN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	x x x x x x x x x x x x x x x x x x x	R/W	Undefined in read.
DMA Ch.0 high-order source address set-up register Note: D) Dual address mode S) Single address		D2 D1 D0 DF DE DD DC DB DA D9	SOADRL3 SOADRL2 SOADRL1 SOADRL0 - DATSIZEO SOIN1 SOINO SOADRH11 SOADRH10 SOADRH9	Ch.0 transfer data size D) Ch.0 source address control S) Ch.0 memory address control D) Ch.0 source address[27:16]	SOIN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	X X X X X O O	R/W	Undefined in read.
DMA Ch.0 high-order source address set-up register Note: D) Dual address mode S) Single		D2 D1 D0 DF DE DD DC DB DA D9 D8	SOADRL3 SOADRL2 SOADRL1 SOADRL0 DATSIZEO SOIN1 SOIN0 SOADRH11 SOADRH10 SOADRH9 SOADRH8	Ch.0 transfer data size D) Ch.0 source address control S) Ch.0 memory address control D) Ch.0 source address[27:16]	SOIN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	X X X X X O O O	R/W	Undefined in read.
DMA Ch.0 high-order source address set-up register Note: D) Dual address mode S) Single address		D2 D1 D0 DF DE DD DC DB DA D9 D8 D7	SOADRL3 SOADRL2 SOADRL1 SOADRL0 - DATSIZE0 SOIN0 SOADRH11 SOADRH10 SOADRH9 SOADRH8 SOADRH7	Ch.0 transfer data size D) Ch.0 source address control S) Ch.0 memory address control D) Ch.0 source address[27:16]	SOIN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	x x x x x x x x x x x x x x x x x x x	R/W	Undefined in read.
DMA Ch.0 high-order source address set-up register Note: D) Dual address mode S) Single address		D2 D1 D0 DF DE DD DC DB DA D9 D8 D7 D6	SOADRL3 SOADRL2 SOADRL1 SOADRL0 - DATSIZE0 SOIN1 SOIN0 SOADRH11 SOADRH10 SOADRH9 SOADRH8 SOADRH7 SOADRH6	Ch.0 transfer data size D) Ch.0 source address control S) Ch.0 memory address control D) Ch.0 source address[27:16]	SOIN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	x x x x x x x x x x x x x x x x x x x	R/W	Undefined in read.
DMA Ch.0 high-order source address set-up register Note: D) Dual address mode S) Single address		D2 D1 D0 DF DE DD DC DB DA D9 D8 D7 D6 D5	SOADRL3 SOADRL2 SOADRL1 SOADRL0 - DATSIZEO SOIN1 SOIN0 SOADRH11 SOADRH10 SOADRH9 SOADRH8 SOADRH7 SOADRH6 SOADRH5	Ch.0 transfer data size D) Ch.0 source address control S) Ch.0 memory address control D) Ch.0 source address[27:16]	SOIN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	x x x x x x x x x x x x x x x x x x x	R/W	Undefined in read.
DMA Ch.0 high-order source address set-up register Note: D) Dual address mode S) Single address		D2 D1 D0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4	SOADRL3 SOADRL2 SOADRL1 SOADRL0 - DATSIZEO SOIN1 SOIN0 SOADRH11 SOADRH10 SOADRH9 SOADRH8 SOADRH7 SOADRH6 SOADRH5 SOADRH4	Ch.0 transfer data size D) Ch.0 source address control S) Ch.0 memory address control D) Ch.0 source address[27:16]	SOIN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	X X X X X X X X X X X X X X X X X X X	R/W	Undefined in read.
DMA Ch.0 high-order source address set-up register Note: D) Dual address mode S) Single address		D2 D1 D0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3	SOADRL3 SOADRL2 SOADRL1 SOADRL0 - DATSIZEO SOIN1 SOIN0 SOADRH11 SOADRH10 SOADRH9 SOADRH7 SOADRH7 SOADRH6 SOADRH5 SOADRH4 SOADRH3	Ch.0 transfer data size D) Ch.0 source address control S) Ch.0 memory address control D) Ch.0 source address[27:16]	SOIN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	X X X X X D O O O	R/W	Undefined in read.
DMA Ch.0 high-order source address set-up register Note: D) Dual address mode S) Single address		D2 D1 D0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4	SOADRL3 SOADRL2 SOADRL1 SOADRL0 - DATSIZEO SOIN1 SOIN0 SOADRH11 SOADRH10 SOADRH9 SOADRH8 SOADRH7 SOADRH6 SOADRH5 SOADRH4	Ch.0 transfer data size D) Ch.0 source address control S) Ch.0 memory address control D) Ch.0 source address[27:16]	SOIN[1:0] Inc/dec 1 1 Inc.(no init) 1 0 Inc.(init) 0 1 Dec.(no init)	X X X X X X X X X X X X X X X X X X X	R/W	Undefined in read.

Register name	Address	Bit	Name	Function		S	etting	Init.	R/W	Remarks
High-speed	0048228	DF	D0ADRL15	D) Ch.0 destination address[15:0]				Х	R/W	
DMA Ch.0	(HW)	DE	D0ADRL14	S) Invalid				Х		
low-order		DD	D0ADRL13					Х		
destination		DC	D0ADRL12					Х		
address set-up		DB	D0ADRL11					Х		
register		DA	D0ADRL10					Х		
		D9	D0ADRL9					Х		
Note:		D8	D0ADRL8					Х		
D) Dual address		D7	D0ADRL7					Х		
mode		D6	D0ADRL6					Х		
S) Single address		D5	D0ADRL5					Х		
mode		D4	D0ADRL4					X		
mode		D3	D0ADRL3					X		
		D2	D0ADRL2					X		
		D1	D0ADRL1					X		
		D0	D0ADRL0					X		
High-speed	004822A	DF	D0MOD1	Ch.0 transfer mode	DOMO	D[1:0]	Mode	0	R/W	
DMA Ch.0	(HW)	DE	D0MOD1	Cit.0 transfer mode	1	1	Invalid	0	I K/VV	
high-order	(1144)		DOWICDO		1	0	Block	0		
destination					0	1	Successive			
					0					
address set-up			DOING	D) Oh O destination address		0	Single	_	DAV	
register		DD	DOIN1	D) Ch.0 destination address	1	J[1:0]	Inc/dec	0	R/W	
Note:		DC	D0IN0	control		1	Inc.(no init)	U		
D) Dual address				S) Invalid	1	0	Inc.(init)			
mode					0	1	Dec.(no init)			
S) Single			DO A D DUIA	D) 01 0 1 11 11	0	0	Fixed		D 04/	
address		DB		D) Ch.0 destination				X	R/W	
mode		DA	D0ADRH10					X		
		D9	D0ADRH9	S) Invalid				Х		
		D8	D0ADRH8					Х		
		D7	D0ADRH7					Х		
		D6	D0ADRH6					Х		
		D5	D0ADRH5					Х		
		D4	D0ADRH4					Х		
		D3	D0ADRH3					Х		
		D2	D0ADRH2					Х		
		D1	D0ADRH1					Х		
		D0	D0ADRH0					Х		
High-speed	004822C	DF-1	-	reserved			-	-	-	Undefined in read.
DMA Ch.0	(HW)									
enable register		D0	HS0_EN	Ch.0 enable	1 En	able	0 Disable	0	R/W	
High-speed	004822E	DF-1	-	reserved			_	-	_	Undefined in read.
DMA Ch.0	(HW)									
trigger flag		D0	HS0_TF	Ch.0 trigger flag clear (writing)	1 Cle	ear	0 No operation	0	R/W	
register				Ch.0 trigger flag status (reading)	1 Se	t	0 Cleared			

Register name	Address	Bit	Name	Function		S	Settin	g	Init.	R/W	Remarks
High-speed	0048230	DF	TC1_L7	Ch.1 transfer counter[7:0]					Х	R/W	
DMA Ch.1	(HW)	DE	TC1_L6	(block transfer mode)					X		
transfer	, ,	DD	TC1_L5	,					Х		
counter		DC	TC1_L4	Ch.1 transfer counter[15:8]					Х		
register		DB	TC1_L3	(single/successive transfer mode)					Х		
		DA	TC1_L2						Х		
		D9	TC1_L1						Х		
		D8	TC1_L0						Х		
		D7	BLKLEN17	Ch.1 block length					Х	R/W	
		D6	BLKLEN16	(block transfer mode)					Х		
		D5	BLKLEN15						X		
		D4	BLKLEN14	Ch.1 transfer counter[7:0]					X		
		D3 D2	BLKLEN13 BLKLEN12	(single/successive transfer mode)					X		
		D2 D1	BLKLEN12						X		
		D0	BLKLEN10						X		
High speed	0048232	DF		Ch 1 address made selection	1 Du	ıal addı	. 10	Single oddr	0	D/M	
High-speed DMA Ch.1	(HW)	DE	DUALM1 D1DIR	Ch.1 address mode selection D) Invalid	ווטע	iai düül	- 0	Single addr		R/W	
control register	(1100)	DE	אוטוע	S) Ch.1 transfer direction control	1 Me	emory M	vRI∩	Memory RD	0	R/W	
- Control register		DD-8	_	reserved	. 1416	y V		I Moniory IND	_	-	Undefined in read.
Note:		D7	TC1_H7	Ch.1 transfer counter[15:8]					Х	R/W	
D) Dual address		D6	TC1_H6	(block transfer mode)					Х		
mode S) Single		D5	TC1_H5	,					Х		
S) Single address		D4	TC1_H4	Ch.1 transfer counter[23:16]					Х		
mode		D3	TC1_H3	(single/successive transfer mode)					Х		
		D2	TC1_H2						Х		
		D1	TC1_H1						Х		
		D0	TC1_H0						Х		
High-speed	0048234	DF	S1ADRL15	D) Ch.1 source address[15:0]					Х	R/W	
DMA Ch.1	(HW)	DE		S) Ch.1 memory address[15:0]					Х		
low-order		DD	S1ADRL13						Х		
source address		DC	S1ADRL12						Х		
set-up register		DB	S1ADRL11						X		
Note:		DA	S1ADRL10						X		
D) Dual address		D9 D8	S1ADRL9 S1ADRL8						X		
mode		D7	S1ADRL7						x		
S) Single		D6	S1ADRL6						X		
address mode		D5	S1ADRL5						X		
mode		D4	S1ADRL4						X		
		D3	S1ADRL3						Х		
		D2	S1ADRL2						Х		
		D1	S1ADRL1						Х		
		D0	S1ADRL0						Х		
High-speed	0048236	DF	-	reserved			_		_	_	Undefined in read.
DMA Ch.1	(HW)	DE	DATSIZE1	Ch.1 transfer data size	_	alf word	0	Byte	0	R/W	
high-order		DD	S1IN1	D) Ch.1 source address control	_	V[1:0]		Inc/dec	0	R/W	
source address		DC	S1IN0	S) Ch.1 memory address control	1	1	l	nc.(no init)	0		
set-up register					1	0	l	Inc.(init)			
Note:					0	1 0	ا ا	ec.(no init) Fixed			
D) Dual address		DB	S1ADRH11	D) Ch.1 source address[27:16]	U	l 0		ı-ıx e u	Х	R/W	
mode		DA	S1ADRH10	S) Ch.1 memory address[27:16]					x	17/44	
S) Single address		D9	S1ADRH9						X		
mode		D8	S1ADRH8						X		
		D7	S1ADRH7						X		
		D6	S1ADRH6						Х		
		D5	S1ADRH5						Х		
		D4	S1ADRH4						Х		
		D3	S1ADRH3						Х		
		D2	S1ADRH2						Х		
		D1	S1ADRH1						X		
		D0	S1ADRH0						Х		

Register name	Address	Bit	Name	Function		Se	etting		Init.	R/W	Remarks
High-speed	0048238	DF	D1ADRL15	D) Ch.1 destination address[15:0]					Х	R/W	
DMA Ch.1	(HW)	DE	D1ADRL14	S) Invalid					Χ		
low-order		DD	D1ADRL13						Χ		
destination		DC	D1ADRL12						Χ		
address set-up		DB	D1ADRL11						Χ		
register		DA	D1ADRL10						Χ		
		D9	D1ADRL9						Χ		
Note:		D8	D1ADRL8						Χ		
D) Dual address		D7	D1ADRL7						Χ		
mode		D6	D1ADRL6						X		
S) Single address		D5	D1ADRL5						Χ		
mode		D4	D1ADRL4						Х		
		D3	D1ADRL3						Х		
		D2	D1ADRL2						Х		
		D1	D1ADRL1						Х		
		D0	D1ADRL0						Χ		
High-speed	004823A	DF	D1MOD1	Ch.1 transfer mode	D1MC	D[1:0]		Mode	0	R/W	
DMA Ch.1	(HW)	DE.	D1MOD0	om radiolor mode	1	1		nvalid	0		
high-order	(,				1	0		Block	·		
destination					0	1 1		ccessive			
address set-up					0	0		Single			
register		DD	D1IN1	D) Ch.1 destination address		J[1:0]		nc/dec	0	R/W	
register		DC	D1IN0	control	1	1		.(no init)	0	10,00	
Note:		50		S) Invalid	1	0		nc.(init)	U		
D) Dual address				3) Ilivalid	0	1		c.(no init)			
mode					0	0		Fixed			
S) Single		DB	D1ADRH11	D) Ch.1 destination	-			i ixcu	Х	R/W	
address mode		DA	D1ADRH10	7					X		
mode		D9	D1ADRH9	S) Invalid					X		
		D8	D1ADRH8	o) invalid					X		
		D7	D1ADRH7						X		
		D6	D1ADRH6						X		
		D5	D1ADRH5						X		
		D3	D1ADRH4						X		
		D3	D1ADRH3						X		
		D2	D1ADRH2						X		
		D1	D1ADRH1						X		
		D0	D1ADRH0						X		
I li ale a a	00.40000									<u> </u>	Undefined:
High-speed	004823C	DF-1	-	reserved			-		-	-	Undefined in read.
DMA Ch.1	(HW)		UC4 EN	Ch 1 anabla	4 ==	ahla	Tali	Diaghla		R/W	
enable register		D0	HS1_EN	Ch.1 enable	1 En	aDIE	0 1	Disable	0	_	
High-speed	004823E	DF-1	-	reserved			-		-	-	Undefined in read.
DMA Ch.1	(HW)	L			L		1.1				
trigger flag		D0	HS1_TF	Ch.1 trigger flag clear (writing)	1 Cle		-	No operation	0	R/W	
register				Ch.1 trigger flag status (reading)	1 Se	t	0 (Cleared		l	

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
High-speed	0048240	DF	TC2_L7	Ch.2 transfer counter[7:0]			Х	R/W	
DMA Ch.2	(HW)	DE	TC2_L6	(block transfer mode)			Χ		
transfer		DD	TC2_L5				Х		
counter		DC	TC2_L4	Ch.2 transfer counter[15:8]			Х		
register		DB	TC2_L3	(single/successive transfer mode)			Χ		
		DA	TC2_L2				Х		
		D9	TC2_L1				Χ		
		D8	TC2_L0				Χ		
		D7	BLKLEN27	Ch.2 block length			X	R/W	
		D6	BLKLEN26	(block transfer mode)			X		
		D5	BLKLEN25				X		
		D4	BLKLEN24	Ch.2 transfer counter[7:0]			X		
		D3	BLKLEN23	(single/successive transfer mode)			X		
		D2	BLKLEN22				X		
		D1	BLKLEN21				X		
11:-1	0040040	D0	BLKLEN20	Ob 0 - dd	4 D . . .		X	DAM	
High-speed	0048242	DF	DUALM2	Ch.2 address mode selection	1 Dual addr 0 S	Single addr	0	R/W	
DMA Ch.2 control register	(HW)	DE	D2DIR	D) Invalid S) Ch.2 transfer direction control	1 Memory WR 0 M	lemon, PD	0	R/W	
Sommer register		DD-8	<u> </u>	reserved	- INCLUDIA AND 10	ioniory IND	_	-	Undefined in read.
Note:		DD=8	TC2 H7	Ch.2 transfer counter[15:8]			X	R/W	Chacimica III Icau.
D) Dual address		D6	TC2_H6	(block transfer mode)			X	17/44	
mode		D5	TC2_H5	(======================================			X		
S) Single		D4	TC2_H4	Ch.2 transfer counter[23:16]			Х		
address mode		D3	TC2 H3	(single/successive transfer mode)			Х		
mode		D2	TC2_H2	(g,			Х		
		D1	TC2_H1				Х		
		D0	TC2_H0				Х		
High-speed	0048244	DF		D) Ch.2 source address[15:0]			Х	R/W	
DMA Ch.2	(HW)	DE	S2ADRL14	S) Ch.2 memory address[15:0]			Х		
low-order	` ,	DD	S2ADRL13	, , , , , , , , , , , , , , , , , , , ,			Х		
source address		DC	S2ADRL12				Х		
set-up register		DB	S2ADRL11				Х		
		DA	S2ADRL10				Χ		
Note:		D9	S2ADRL9				Χ		
D) Dual address		D8	S2ADRL8				Χ		
mode S) Single		D7	S2ADRL7				Χ		
address		D6	S2ADRL6				Х		
mode		D5	S2ADRL5				Х		
		D4	S2ADRL4				Χ		
		D3	S2ADRL3				Х		
		D2	S2ADRL2				Х		
		D1	S2ADRL1				X		
		D0	S2ADRL0				Х		
High-speed	0048246	DF	-	reserved					Undefined in read.
DMA Ch.2	(HW)	DE	DATSIZE2	Ch.2 transfer data size	1 Half word 0 B	-	0	R/W	
	1	DD	S2IN1	D) Ch.2 source address control	S2IN[1:0] In	c/dec	0	R/W	
high-order				7		(no init)	0		1
source address		DC	S2IN0	S) Ch.2 memory address control					
-				7	1 0 Inc	c.(init)			
source address set-up register				7	1 0 Inc	c.(init) .(no init)			
source address		DC	S2IN0	S) Ch.2 memory address control	1 0 Inc	c.(init)	Y	D/W	
source address set-up register Note: D) Dual address mode		DC DB	S2IN0 S2ADRH11	S) Ch.2 memory address control D) Ch.2 source address[27:16]	1 0 Inc	c.(init) .(no init)	X	R/W	
source address set-up register Note: D) Dual address mode S) Single		DB DA	S2IN0 S2ADRH11 S2ADRH10	S) Ch.2 memory address control	1 0 Inc	c.(init) .(no init)	Х	R/W	
source address set-up register Note: D) Dual address mode S) Single address		DB DA D9	S2ADRH11 S2ADRH10 S2ADRH9	S) Ch.2 memory address control D) Ch.2 source address[27:16]	1 0 Inc	c.(init) .(no init)	X X	R/W	
source address set-up register Note: D) Dual address mode S) Single		DB DA D9 D8	S2IN0 S2ADRH11 S2ADRH10 S2ADRH9 S2ADRH8	S) Ch.2 memory address control D) Ch.2 source address[27:16]	1 0 Inc	c.(init) .(no init)	X X X	R/W	
source address set-up register Note: D) Dual address mode S) Single address		DB DA D9 D8 D7	S2ADRH11 S2ADRH10 S2ADRH9 S2ADRH8 S2ADRH7	S) Ch.2 memory address control D) Ch.2 source address[27:16]	1 0 Inc	c.(init) .(no init)	X X X	R/W	
source address set-up register Note: D) Dual address mode S) Single address		DB DA D9 D8 D7 D6	S2ADRH11 S2ADRH10 S2ADRH9 S2ADRH8 S2ADRH7 S2ADRH6	S) Ch.2 memory address control D) Ch.2 source address[27:16]	1 0 Inc	c.(init) .(no init)	X X X X	R/W	
source address set-up register Note: D) Dual address mode S) Single address		DB DA D9 D8 D7 D6 D5	S2ADRH11 S2ADRH10 S2ADRH9 S2ADRH8 S2ADRH7 S2ADRH6 S2ADRH5	S) Ch.2 memory address control D) Ch.2 source address[27:16]	1 0 Inc	c.(init) .(no init)	X X X X X	R/W	
source address set-up register Note: D) Dual address mode S) Single address		DB DA D9 D8 D7 D6	S2ADRH11 S2ADRH10 S2ADRH9 S2ADRH8 S2ADRH7 S2ADRH6 S2ADRH5 S2ADRH4	S) Ch.2 memory address control D) Ch.2 source address[27:16]	1 0 Inc	c.(init) .(no init)	X X X X	R/W	
source address set-up register Note: D) Dual address mode S) Single address		DB DA D9 D8 D7 D6 D5 D4	S2ADRH11 S2ADRH10 S2ADRH9 S2ADRH8 S2ADRH7 S2ADRH6 S2ADRH5	S) Ch.2 memory address control D) Ch.2 source address[27:16]	1 0 Inc	c.(init) .(no init)	x x x x x x	R/W	
source address set-up register Note: D) Dual address mode S) Single address		DB DA D9 D8 D7 D6 D5 D4 D3	S2ADRH11 S2ADRH10 S2ADRH8 S2ADRH8 S2ADRH7 S2ADRH6 S2ADRH5 S2ADRH4 S2ADRH4	S) Ch.2 memory address control D) Ch.2 source address[27:16]	1 0 Inc	c.(init) .(no init)	X X X X X X	R/W	

									I -	
Register name	Address	Bit	Name	Function		S	etting	Init.	R/W	Remarks
High-speed	0048248	DF	D2ADRL15	D) Ch.2 destination address[15:0]				Χ	R/W	
DMA Ch.2	(HW)	DE	D2ADRL14	S) Invalid				Χ		
low-order		DD	D2ADRL13					Χ		
destination		DC	D2ADRL12					Χ		
address set-up		DB	D2ADRL11					Χ		
register		DA	D2ADRL10					Χ		
		D9	D2ADRL9					Х		
Note:		D8	D2ADRL8					Х		
D) Dual address		D7	D2ADRL7					Х		
mode		D6	D2ADRL6					Х		
S) Single		D5	D2ADRL5					Х		
address mode		D4	D2ADRL4					X		
mode		D3	D2ADRL3					X		
		D2	D2ADRL3					X		
		D1	D2ADRL2					X		
		D0	D2ADRL1					X		
	004551				Do: : -	DI4 2-1			D ***	
High-speed	004824A	DF	D2MOD1	Ch.2 transfer mode		D[1:0]	Mode	0	R/W	
DMA Ch.2	(HW)	DE	D2MOD0		1	1	Invalid	0		
high-order					1	0	Block			
destination					0	1	Successive			
address set-up					0	0	Single			
register		DD	D2IN1	D) Ch.2 destination address		N[1:0]	Inc/dec	0	R/W	
		DC	D2IN0	control	1	1	Inc.(no init)	0		
Note:				S) Invalid	1	0	Inc.(init)			
D) Dual address mode					0	1	Dec.(no init)			
S) Single					0	0	Fixed			
address		DB	D2ADRH11	D) Ch.2 destination				Χ	R/W	
mode		DA	D2ADRH10	address[27:16]				Χ		
		D9	D2ADRH9	S) Invalid				Χ		
		D8	D2ADRH8					Χ		
		D7	D2ADRH7					X		
		D6	D2ADRH6					X		
		D5	D2ADRH5					Χ		
		D4	D2ADRH4					Χ		
		D3	D2ADRH3					Χ		
		D2	D2ADRH2					Χ		
		D1	D2ADRH1					Х		
		D0	D2ADRH0					Х		
High-speed	004824C	DF-1	_	reserved			_			Undefined in read.
DMA Ch.2	(HW)	5, -1		10001100						Chasinisa in read.
enable register	(1144)	D0	HS2_EN	Ch.2 enable	1 En	able	0 Disable	0	R/W	
	0049245	DF-1			<u> </u>	abic	o Disable			Lindefined in rec
High-speed	004824E	UF-1	-	reserved			-	-	-	Undefined in read.
DMA Ch.2	(HW)	L	1100 75	Ob O triange flow 1 (''')	4 10.		I O No.		D 247	
trigger flag		D0	HS2_TF	Ch.2 trigger flag clear (writing)	-	ear	0 No operation	0	R/W	
register				Ch.2 trigger flag status (reading)	1 Se	t	0 Cleared			

Register name	Address	Bit	Name	Function	Se	tting	Init.	R/W	Remarks
High-speed	0048250	DF	TC3_L7	Ch.3 transfer counter[7:0]			Х	R/W	
DMA Ch.3	(HW)	DE	TC3_L6	(block transfer mode)			Х		
transfer		DD	TC3_L5				Х		
counter		DC	TC3_L4	Ch.3 transfer counter[15:8]			Х		
register		DB	TC3_L3	(single/successive transfer mode)			Х		
		DA	TC3_L2				X		
		D9	TC3_L1				X		
		D8	TC3_L0				X	D 04/	
		D7	BLKLEN37	Ch.3 block length			X	R/W	
		D6 D5	BLKLEN36 BLKLEN35	(block transfer mode)			X		
		D3	BLKLEN33	Ch.3 transfer counter[7:0]			x		
		D3	BLKLEN33	(single/successive transfer mode)			X		
		D2	BLKLEN32	(onigio/odoccosive transfer mode)			X		
		D1	BLKLEN31				X		
		D0	BLKLEN30				X		
High-speed	0048252	DF	DUALM3	Ch.3 address mode selection	1 Dual addr	0 Single addr	0	R/W	
DMA Ch.3	(HW)	DE	D3DIR	D) Invalid	.	_ _	_	_	
control register	` '/	-		S) Ch.3 transfer direction control	1 Memory WF	R 0 Memory RD	0	R/W	
		DD-8	_	reserved		_	_	-	Undefined in read.
Note:		D7	TC3_H7	Ch.3 transfer counter[15:8]			Х	R/W	
D) Dual address		D6	TC3_H6	(block transfer mode)			Х		
mode S) Single		D5	TC3_H5				Х		
address		D4	TC3_H4	Ch.3 transfer counter[23:16]			Х		
mode		D3	TC3_H3	(single/successive transfer mode)			Х		
		D2	TC3_H2				Х		
		D1	TC3_H1				Х		
		D0	TC3_H0				Х		
High-speed	0048254	DF	S3ADRL15	D) Ch.3 source address[15:0]			Х	R/W	
DMA Ch.3	(HW)	DE	S3ADRL14	S) Ch.3 memory address[15:0]			Х		
low-order		DD	S3ADRL13				Х		
source address		DC	S3ADRL12				Х		
set-up register		DB	S3ADRL11				Х		
		DA	S3ADRL10				Х		
Note: D) Dual address		D9	S3ADRL9				Х		
mode		D8	S3ADRL8				X		
S) Single		D7	S3ADRL7				X		
address		D6	S3ADRL6				X		
mode		D5 D4	S3ADRL5 S3ADRL4				X		
		D3	S3ADRL4 S3ADRL3				X		
		D3	S3ADRL3				X		
		D1	S3ADRL2				x		
		D0	S3ADRL1				X		
High-speed	0048256	DF	_	reserved		_	_	 _ 	Undefined in read.
DMA Ch.3	(HW)	DE	DATSIZE3	Ch.3 transfer data size	1 Half word	0 Byte	0	R/W	
high-order	,	DD	S3IN1	D) Ch.3 source address control	S3IN[1:0]	Inc/dec	0	R/W	
source address		DC	S3IN0	S) Ch.3 memory address control	1 1	Inc.(no init)	0		
set-up register					1 0	Inc.(init)			
					0 1	Dec.(no init)			
Note:					0 0	Fixed			
D) Dual address mode		DB	S3ADRH11	D) Ch.3 source address[27:16]			Х	R/W	
S) Single		DA		S) Ch.3 memory address[27:16]			Х		
address		D9	S3ADRH9				Х		
mode		D8	S3ADRH8				Х		
		D7	S3ADRH7				X		
		D6	S3ADRH6				X		
		D5	S3ADRH5				X		
		D4	S3ADRH4				X		
		D3	S3ADRH3				X		
		D2	S3ADRH2				X		
		D1 D0	S3ADRH1				X		
	l	טט ן	S3ADRH0	1	l		X	Ì	I

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks
High-speed	0048258	DF	D3ADRL15	D) Ch.3 destination address[15:0]				Х	R/W	
DMA Ch.3	(HW)	DE	D3ADRL14	S) Invalid				Х		
low-order		DD	D3ADRL13					Х		
destination		DC	D3ADRL12					Х		
address set-up		DB	D3ADRL11					Х		
register		DA	D3ADRL10					Х		
		D9	D3ADRL9					Х		
Note:		D8	D3ADRL8					Х		
D) Dual address		D7	D3ADRL7					Х		
mode		D6	D3ADRL6					Х		
S) Single address		D5	D3ADRL5					Х		
mode		D4	D3ADRL4					Х		
mode		D3	D3ADRL3					X		
		D2	D3ADRL2					Х		
		D1	D3ADRL1					X		
		D0	D3ADRL0					Х		
High-speed	004825A	DF	D3MOD1	Ch.3 transfer mode	D3MC	D[1:0]	Mode	0	R/W	
DMA Ch.3	(HW)	DE	D3MOD0	On 3 transfer mode	1	1	Invalid	0	10,44	
high-order	(,	"	Domobo		1	0	Block	ľ		
destination					0	1	Successive			
address set-up					0	0	Single			
register		DD	D3IN1	D) Ch.3 destination address	_	J[1:0]	Inc/dec	0	R/W	
register		DC	D3IN1	control	1	1	Inc.(no init)	0	IK/VV	
Note:			DSINO	S) Invalid		0	Inc.(init)	١		
D) Dual address				3) Ilivalid	0	1	Dec.(no init)			
mode					0	0	Fixed			
S) Single		DB	D3ADRH11	D) Ch.3 destination	-	0	Tixeu	Х	R/W	
address mode		DA	D3ADRH10	7				X	17/ 44	
mode		DA D9	D3ADRH9	S) Invalid				X		
		D9	D3ADRH8	3) Irivalid				x		
		D7	D3ADRH7					X		
		D6	D3ADRH6					x		
		D5	D3ADRH5					X		
		D3	D3ADRH4					x		
		D3	D3ADRH3					x		
		D3	D3ADRH3					×		
			_					l .		
		D1 D0	D3ADRH1 D3ADRH0					X		
High-speed	004825C	DF-1	-	reserved			_	-	-	Undefined in read.
DMA Ch.3	(HW)						Taller or			
enable register		D0	HS3_EN	Ch.3 enable	1 En	able	0 Disable	0	R/W	
High-speed	004825E	DF-1	-	reserved			_	-	_	Undefined in read.
DMA Ch.3	(HW)									
trigger flag		D0	HS3_TF	Ch.3 trigger flag clear (writing)	1 Cle		0 No operation	0	R/W	
register			<u> </u>	Ch.3 trigger flag status (reading)	1 Se	t	0 Cleared			

THIS PAGE IS BLANK.

EPSON International Sales Operations

AMERICA

EPSON ELECTRONICS AMERICA, INC.

- HEADQUARTERS -

150 River Oaks Parkway San Jose, CA 95134, U.S.A.

Phone: +1-408-922-0200 Fax: +1-408-922-0238

- SALES OFFICES -

West

1960 E. Grand Avenue El Segundo, CA 90245, U.S.A.

Phone: +1-310-955-5300 Fax: +1-310-955-5400

Central

101 Virginia Street, Suite 290 Crystal Lake, IL 60014, U.S.A.

Phone: +1-815-455-7630 Fax: +1-815-455-7633

Northeast

301 Edgewater Place, Suite 120 Wakefield, MA 01880, U.S.A.

Phone: +1-781-246-3600 Fax: +1-781-246-5443

Southeast

3010 Royal Blvd. South, Suite 170 Alpharetta, GA 30005, U.S.A.

Phone: +1-877-EEA-0020 Fax: +1-770-777-2637

EUROPE

EPSON EUROPE ELECTRONICS GmbH

- HEADQUARTERS -

Riesstrasse 15

80992 Munich, GERMANY

Phone: +49-(0)89-14005-0 Fax: +49-(0)89-14005-110

SALES OFFICE

Altstadtstrasse 176

51379 Leverkusen, GERMANY

Phone: +49-(0)2171-5045-0 Fax: +49-(0)2171-5045-10

UK BRANCH OFFICE

Unit 2.4, Doncastle House, Doncastle Road Bracknell, Berkshire RG12 8PE, ENGLAND

Phone: +44-(0)1344-381700 Fax: +44-(0)1344-381701

FRENCH BRANCH OFFICE

1 Avenue de l' Atlantique, LP 915 Les Conquerants Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE Phone: +33-(0)1-64862350 Fax: +33-(0)1-64862355

BARCELONA BRANCH OFFICE

Barcelona Design Center

Edificio Testa, Avda. Alcalde Barrils num. 64-68 E-08190 Sant Cugat del Vallès, SPAIN

Phone: +34-93-544-2490 Fax: +34-93-544-2491

ASIA

EPSON (CHINA) CO., LTD.

23F, Beijing Silver Tower 2# North RD DongSanHuan

ChaoYang District, Beijing, CHINA

Phone: 64106655 Fax: 64107319

SHANGHAI BRANCH

4F, Bldg., 27, No. 69, Gui Jing Road Caohejing, Shanghai, CHINA

Phone: 21-6485-5552 Fax: 21-6485-0775

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road

Wanchai, Hong Kong

Phone: +852-2585-4600 Fax: +852-2827-4346

Telex: 65542 EPSCO HX

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

10F, No. 287, Nanking East Road, Sec. 3

Taipei

Phone: 02-2717-7360 Fax: 02-2712-9164

Telex: 24444 EPSONTB

HSINCHU OFFICE

13F-3, No. 295, Kuang-Fu Road, Sec. 2

HsinChu 300

Phone: 03-573-9900 Fax: 03-573-9169

EPSON SINGAPORE PTE., LTD.

No. 1 Temasek Avenue, #36-00 Millenia Tower, SINGAPORE 039192

Phone: +65-337-7911 Fax: +65-334-2716

SEIKO EPSON CORPORATION KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-dong

Youngdeungpo-Ku, Seoul, 150-763, KOREA Phone: 02-784-6027 Fax: 02-767-3677

SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

Electronic Device Marketing Department IC Marketing & Engineering Group

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department Europe & U.S.A.

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department Asia

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110

S1C33T01Technical Manual

SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

■ EPSON Electronic Devices Website

http://www.epson.co.jp/device/