


CMOS 32-BIT SINGLE CHIP MICROCOMPUTER **S1C33** ASIC DESIGN GUIDE Embedded Array S1X50000 Series



SEIKO EPSON CORPORATION

NOTICE


No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

MS-DOS, Windows, Windows 95, Windows 98 and Windows NT are registered trademarks of Microsoft Corporation, U.S.A. PC/DOS, PC/AT, PC/2, VGA, EGA and IBM are registered trademarks of International Business Machines Corporation, U.S.A. NEC PC-9800 Series and NEC are registered trademarks of NEC Corporation. All other product names mentioned herein are trademarks and/or registered trademarks of their respective owners.

The information of the product number change

Starting April 1, 2001, the product number will be changed as listed below. To order from April 1, 2001 please use the new product number. For further information, please contact Epson sales representative.

Configuration of product number



*1: For details about tool types, see the tables below. (In some manuals, tool types are represented by one digit.)

*2: Actual versions are not written in the manuals.

Comparison table between | Comparison table between new and previous new and previous number number of development tools

S1C33 Family	/ processor	s	Development too	ls for the S1C	33 Family	
Previous No.	New No.		Previous No.	New No.	Previous No.	New No.
E0C33A104	S1C33104		ICE33	S5U1C33104H	DMT33LIF	S5U1C330L1D1
E0C33202	S1C33202		EM33-4M	S5U1C33104E	DMT33SMT	S5U1C330S1D1
E0C33204	S1C33204		PRC33001	S5U1C33104P1	DMT33LCD26	S5U1C330L2D1
E0C33208	S1C33208		POD33001	S5U1C33104P2	DMT33LCD37	S5U1C330L3D1
E0C33209	S1C33209		ICD33	S5U1C33000H	EPOD33001	S5U1C33208E1
E0C332T01	S1C33T01		DMT33004	S5U1C33104D1	EPOD33001LV	S5U1C33208E2
E0C332L01	S1C33L01		DMT33004PD	S5U1C33104D2	EPOD33208	S5U1C33208E3
E0C332L02 E0C332S08	S1C33L02 S1C33S01		DMT33005	S5U1C33208D1	EPOD33208LV	S5U1C33208E4
E0C332308	S1C33301 S1C33221		DMT33005PD	S5U1C33208D2	EPOD332L01LV	S5U1C33L01E1
E0C33264	S1C33221		DMT33006LV	S5U1C33L01D1	EPOD332T01	S5U1C33T01E1
E0C332F128	S1C33240		DMT33006PDLV	S5U1C33L01D2	EPOD332T01LV	S5U1C33T01E2
	0.0002.0		DMT33007	S5U1C33208D3	EPOD33209	S5U1C33209E1
			DMT33007PD	S5U1C33208D4	EPOD33209LV	S5U1C33209E1
Previous No.	New N	0.	DMT33008LV	S5U1C33Z08D4	EPOD33209EV	S5U1C33209E2
CC33	S5U1C3300	00C	DMT33008PDLV	S5U1C33T01D1	EPOD332128 EPOD332128LV	S5U1C33220E1
CF33	S5U1C3300	C1S				
COSIM33	S5U1C3300	C2S	DMT332S08LV	S5U1C33S01D1	EPOD332S08LV	S5U1C33S01E1
GRAPHIC33	S5U1C3300		DMT332S08PDLV	S5U1C33S01D2	MEM33201	S5U1C33001M1
HMM33	S5U1C330	-	DMT33209LV	S5U1C33209D1	MEM33201LV	S5U1C33001M2
JPEG33	S5U1C330.		DMT33209PDLV	S5U1C33209D2	MEM33202	S5U1C33002M1
MON33	S5U1C330	-	DMT332F128LV	S5U1C33240D1	MEM33202LV	S5U1C33002M2
MELODY33	S5U1C330		DMT33MON	S5U1C330M1D1	MEM33203	S5U1C33003M1
PEN33	S5U1C330	-	DMT33MONLV	S5U1C330M2D1	MEM33203LV	S5U1C33003M2
ROS33 SOUND33	S5U1C330	-	DMT33AMP	S5U1C330A1D1	MEM33DIP42	S5U1C330D1M1
SMT33	S5U1C330		DMT33AMP2	S5U1C330A2D1	MEM33TSOP48	S5U1C330T1M1
TS33	S5U1C330		DMT33AMP3	S5U1C330A3D1	EPOD176CABLE	S5U1C33T00E31
USB33	S5U1C330	-	DMT33AMP4	S5U1C330A4D1	EPOD100CABLE	S5U1C33S00E31
VOX33	S5U1C330		DMT33CF	S5U1C330C1D1	EPOD33SRAM5V	S5U1C33000S
VRE33	S5U1C330		DMT33CPLD400KLV	S5U1C330C2D1	EPOD33SRAM3V	S5U1C33001S

Contents

Chapter 1 Product Overview1
1.1 Introduction1
1.2 Interface and Design Process Flowchart
Chapter 2 C33 Macro Specifications7
2.1 Overview
2.2 Block Diagram8
2.3 C33 Macro Pins 10
2.4 Special Signals
2.5 Clock and Reset Signals
2.6 Electrical Characteristics
2.6.1 Absolute Maximum Ratings
2.6.2 Recommended Operating Conditions
2.6.3 DC Characteristics
2.6.4 Current Consumption
2.6.5 A/D Converter Characteristics
2.6.6 AC Characteristics
2.6.6.1Symbol Description252.6.6.2AC Characteristics Measurement Condition26
2.6.6.3 AC Characteristics Tables (I/O Buffer Pins)
2.6.6.4 AC Characteristics Timing Charts (I/O Buffer Pins)
2.6.6.5 AC Characteristics Tables (User Logic Interface)
2.6.6.6 AC Characteristics Timing Charts (User Logic Interface) 45
2.6.6.7 Oscillation Characteristics
2.6.6.8 PLL Characteristics
Chapter 3 C33 Test Functions
3.1 Test Function Overview
3.2 DC/AC Test Mode (TST_DCT Mode)53
3.2.1 Procedure to Enter Test Mode
3.2.2 Test Mode
3.3 User Circuit Test Mode (TST_USER Mode)
3.3.1 Procedure to Enter Test Mode
3.3.2 Test Mode60

Chapter 4 Special Operations in ASICs that Include C33 Macros 62
 4.1 Special Operations
Macros
4.4.2Connections between C33 Macros and User I/O654.4.3Notes on the Use of 5 V Tolerant I/O Cells654.4.4Connections between C33 Macros and User I/O664.5Test Pattern Creation674.5.1DC/AC Test Pattern Creation674.5.2C33 Macro/User Circuit Connection Verification Test Pattern
Creation67
Chapter 5 Simulation
5.1 Design Flowchart68
5.2 System Level Simulation70
5.3 Test Pattern Creation
5.4 Simulation Environment
5.4.2 Installation Procedure
5.5 Running a Simulation72
5.5.1 Preparing for Simulation
5.5.2Sample Simulation Execution725.5.3Simulation Execution Script73
5.5.4 Test Bench Structure
5.6 Evaluation Program Creation
5.6.1 asm33 Assembler Prototype76
Chapter 6 Board Development79
6.1 Development Environment79
6.2 Evaluation Board Design
Chapter 7 Mounting 85
7.1 Precautions on Mounting
7.2 Others

Chapter 1 Product Overview

1.1 Introduction

This product, abbreviated here as "C33," is an ASIC macro family that consists of Seiko Epson's independently developed S1C33000 Series 32-bit CPU core and macros for a wide range of peripheral functions. The C33 macros can be integrated on Seiko Epson's 0.35 μ m embedded ASIC family (S1X50000 Series) ICs. SRAM, ROM, and flash memory ASIC memory macros that share the same process technology can be integrated on the same chip. Thus Seiko Epson provides a complete ASIC microcontroller design environment, and makes ASIC products (S1C33ASIC) that include C33 macros available to our customers.

The C33 CPU features a RISC architecture. Despite the small size of this CPU core, it provides an extremely powerful instruction set that allows compilers to generate compact code. The C33 macros provide the following features.

Operation from DC to 60 MHz. ASICs with on chip ROM can operate at up to 50 MHz, and ASICs without ROM can operate at up to 60 MHz.
16-bit fixed length, 105 basic instructions.
Most instructions are executed in a single cycle.
16 bits \times 16 bits + 64 bits. Multiply and accumulate operations are executed in 2 clock cycles, thus achieving 25 MOPS at 50 MHz.
Sixteen 32-bit general-purpose registers and five 32-bit special registers.
256 MB linear address space (28-bit addresses) shared by code, data, and I/O registers.
15 configurable memory areas Direct connection to external memory.
Reset, NMI, up to 128 external interrupts, 4 software interrupts, and two instruction execution exceptions
Cold reset, hot reset, and boot from area 10.
Sleep mode and halt mode.
Instruction fetch and data load/store operations are executed in parallel.
Allows software controlled insertion of wait cycles (up to 7 cycles).
Supports #WAIT pin handshake control.
Large memory space for user logic (up to 16M bytes)
BCU registers allow internal software access to areas 4 through 18.
Large numbers of interrupt request signals from the user logic may be connected to the interrupt controller.

• Other features:

Little endian (Certain areas can be set up for big endian operation.)

- *: In addition to this documents, you will also find the following documents of use when designing ASICs.
 - S1L50000 SERIES ASIC DESIGN GUIDE
 - S1L50000 SERIES MSI Cell Library (I/O)
 - S1X50000 SERIES MSI Cell Library (Internal cells)
 - S1C332XX Series Technical Manual
 - S1C33 Family ASIC Macro Manual
 - EVALUATION BOARD MANUAL






Figure 1.1 Total Product Development Process Flowchart

Development step	Work involved
Specifications verification	 Selection of C33 macros and modules used Fixing the specifications of the user logic Verifying the package and pin assignment specifications Verifying the test design specifications Verifying the EPOD specifications
Development environment preparation	• Design kit start-up (S1X50000 Series and C33 design kit)
User logic design	Schematic capture, functional notation, logic synthesisUser logic simulation
Combined simulation	 Chip level net list creation Chip level simulation program creation (C33 assembler code) Chip level simulation
Design rule check	• SNRC(*)
Bulk signoff	• Floorplan creation (macro layout, pin assignment) Finalizing the bulk size
Pre-simulation	• Pre-simulation
Test design	• ATPG (user logic block)
P&R	Automatic placement and routing, CTS insertionBack annotation SDF creation
Post-simulation	Post-simulation
ROM code handling	Finalizing the internal ROM codeROM code data conversion
Metal signoff	
Test production flow	
Sample shipment, evaluation, switchover to mass production	

Table 1.1 Work Involved in Each Step of S1C33ASIC Development

(*) SNRC: Net list rule checker





Figure 1.2 Division of Responsibility in the Development Process (Development Flowchart Organized by Responsibility)

Continued on following page.




Chapter 2 C33 Macro Specifications


2.1 Overview

The C33 macro model has the structure described below. Seiko Epson provides a combination of these elements as specified by user options.

- C33_CORE
 - C33 core macros
 - CPU, BCU (bus control unit), ITC (Interrupt controller), DBG (debugging unit), and high-speed oscillator circuit (including PLL circuit) macros
 - About 60,000 gates
 - Hard macro
- C33_PERI
 - C33 digital peripheral function macros
 - 4-channel 8-bit timer, 6-channel 16-bit timer, prescaler, 2-channel serial interface, watchdog timer, clock timer, low-speed oscillator circuit (32 kHz), and I/O port macros
 - About 20,000 gates
 - Soft macros
- C33_AD
 - C33 analog peripheral function macros
 - 8-channel input and 10-bit successive-approximation converters
 - Conversion time: 10 µs
 - About 10,000 gates
 - Hard macros
- C33_DMA
 - C33 DMA function macros
 - 4-channel high-speed DMA and 128-channel intelligent DMA macros
 - About 10,000 gates
 - Hard macros
- (*)
- Soft macro: Net list or RTL macro for which the layout is not fixed.
- Hard macro: Net list macro for which the layout is fixed.

2.2 Block Diagram





Terminology	
BCU:	Bus control unit
ITC:	Interrupt controller
CLG:	Clock generator (oscillator circuit, PLL, and clock divider circuits built in)
DBG:	Debugging function block (On-chip ICE)
C33_CORE:	Functional blocks such as CPU, BCU, ITC, CLG, and DBG blocks
PAD_CORE:	I/O pad block for C33_CORE blocks

m

.

SBUS:	Bus control block that has an address/data bus structure connected to the user logic.
C33_PERI:	C33 peripheral function blocks. These blocks include prescaler, 8-bit timer (4 channels), 16-bit timer (6 channels), serial interface (2 channels), port (input, output, and I/O), and clock timer blocks.
PSC:	Prescaler
T8:	8-bit timer
SIO:	Serial interface
PAD_PERI:	I/O pads for the C33_PERI blocks
Internal ROM (area 10) [16-bit data bus] (0 to 2 MB)	Basically, area 10 is for user use as an on-chip mask ROM. ASIC ROM is placed in this area.
Internal RAM (area 0): [8-bit data bus] (0 to 128 KB) [Byte write × 32 bits]	Area 0 is used for on-chip data SRAM. This is high-speed access SRAM that requires no wait cycle. ASIC RAM is allocated to this area.
ADC:	A/D converter

2.3 C33 Macro Pins

- (1) C33 Macro Required pins (pad connections)
- (2) C33 Macro Optional pins (pad connections)
- (3) C33 Macro Peripheral function pins (pad connections)
- (4) C33 Macro User pins (chip internal connections)
 - (1) C33 Macro Required pins (pad connections) (57 pins) These required pins must be connected to IC package pins.

Table 2.3.1 Required Pins

Connection: PAD_CORE

Name	I/O	Cell name (****)	Pull-u/d	Function
P_A23 to P_A0	I/O(*)	XHBC1T		24-bit address bus. A0 is shared with the #BSL pin function.
P_D15 to P_D0	I/O	XHBC1T		16-bit data bus
P_CE10EX	I/O(*)	XHBC1T		Area 10 chip enable/test clock
P_RD_X	I/O(*)	XHBC1T		Read strobe
P_WRL_X	I/O(*)	XHBC1T		Lower byte write strobe
P_WRH_X	I/O(*)	XHBC1T		Upper byte write strobe
P_BCLK	Ο	XHTB1T		Bus clock
P_NMI_X	Ι	XHIBHP2	Pull-up	Nonmaskable interrupt
P_RESETX	Ι	XHIBHP2	Pull-up	Reset signal
P_X2SPDX	Ι	XHIBC		Double-speed mode (The CPU clock operates at a frequency twice that of the bus clock.)
P_TST	Ι	XITST1	Pull-down	Test mode
P_EA10M1	Ι	XHIBHP2	Pull-up	Area 10 boot mode specification bit 1 (**)
P_EA10M0	Ι	XHIBC		Area 10 boot mode specification bit 0 (**)
P_DSIO	I/O	XLBH2P2T	Pull-up	On-chip ICE serial I/O
P_OSC4	Ο	XLLOT		High-speed oscillator output
P_OSC3	Ι	XLLIN		High-speed oscillator input (oscillator element con- nection)
P_PLLS1	Ι	XHIBC		PLL mode specification bit 1 (***)
P_PLLS0	Ι	XHIBC		PLL mode specification bit 0 (***)
P_PLLC	0	XLLIN		PLL capacitor connection

(*) Functions as an input in test mode.

(**) Refer to table 2.3.3 for the setting values.

(***) P_PLLS[1:0] pin settings

00: PLL unused. (The OSC3 input is used as the system clock.)

01: $4 \times \text{mode.}$ fin = 10 to 15 MHz, fout = 40 to 60 MHz

11: $2 \times \text{mode.}$ fin = 10 to 30 MHz, fout = 20 to 60 MHz

(****) The type can be modified as specified by the customer. Refer to the "S1L50000 SERIES MSI Cell Library" manual for more information on the cell type. (2) C33 Macro - Optional pins (pad connections) (12 pins)

Name	I/O	Cell name	Pull-u/d	Function
P_LCAS_X	0	XHTB1T		DRAM lower byte CAS signal
P_HCAS_X	0	XHTB1T		DRAM upper byte CAS signal
P_CE10IN	0	XHTB1T		Internal ROM emulation area (area 10) chip enable
P_CE9_X	I/O	XHBC1T		Chip enable (area 9 or area 17)
P_CE8_X	I/O	XHBC1T		Chip enable (area 8 or area 14) or the area 8 and 14 DRAM strobe
P_CE7_X	I/O	XHBC1T		Chip enable (area 7 or area 13) or the area 7 and 13 DRAM strobe
P_CE6_X	I/O	XHBC1T		Chip enable (area 6)
P_CE5_X	I/O	XHBC1T		Chip enable (area 5 or area 15)
P_CE4_X	I/O	XHBC1T		Chip enable (area 4 or area 11)
P_CE3_X	0	XHTB1T		Chip enable (area 3)
P_EMEMRD	0	XHTB1T		Internal ROM emulation area (area 10) read strobe
P_EA10M2	Ι	XHIBC		Area 10 boot mode specification bit 2

Table 2.3.2 Optional Pins

Connection: PAD_CORE_OPTION

(*) Pins P_CE4_X to P_CE9_X function as output pins due to test circuit modifications.

The customer can select whether or not each of the above optional pins is connected to a pad. If the pin is not connected to a pad, it can be used as an internal signal with the same meaning. In that case, the fan-in and fan-out values are equivalent to those for XBF2 from the S1X50000 library.

Table 2.3.3	P_EA10M2, P_EA10M1, and P_EA10M0 Settings
	(Area 10 Boot Mode) Function

P_EA10M2	P_EA10M1	P_EA10M0	Function
0	0	0	Internal ROM emulation
0	0	1	Reserved
0	1	0	Internal ROM
0	1	1	External ROM
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Internal flash ROM

(3) C33 Macro - Peripheral function pins (pad connections) (44 pins)

Table 2.3.4 Peripheral Fu	unction Pins
---------------------------	--------------

Connection: PAD_PERI

Name	I/O	Cell name	Pull-u/d	Function
P_K67	Ι	XHIBCLIN**		Input port. When $/CFK67(D7/0x402C3) = 0$ (default)
P_K66	Ι	XHIBCLIN**		Input port. When /CFK66(D6/0x402C3) = 0 (default)
P_K65	Ι	XHIBCLIN**		Input port. When $/CFK65(D5/0x402C3) = 0$ (default)
P_K64	Ι	XHIBCLIN**		Input port. When $/CFK64(D4/0x402C3) = 0$ (default)
P_K63	Ι	XHIBCLIN**		Input port. When $/CFK63(D3/0x402C3) = 0$ (default)
P_K62	Ι	XHIBCLIN**		Input port. When $/CFK62(D2/0x402C3) = 0$ (default)
P_K61	Ι	XHIBCLIN**		Input port. When $/CFK61(D1/0x402C3) = 0$ (default)
P_K60	Ι	XHIBCLIN**		Input port. When $/CFK60(D0/0x402C3) = 0$ (default)
P_K54	Ι	XHIBHP2	Pull-up	Input port. When $/CFK54(D4/0x402C0) = 0$ (default)
P_K53	Ι	XHIBHP2	Pull-up	Input port. When $/CFK53(D3/0x402C0) = 0$ (default)
P_K52	Ι	XHIBHP2	Pull-up	Input port. When $/CFK52(D2/0x402C0) = 0$ (default)
P_K51	Ι	XHIBHP2	Pull-up	Input port. When $/CFK51(D1/0x402C0) = 0$ (default)
P_k50	Ι	XHIBHP2	Pull-up	Input port. When $/CFK50(D0/0x402C0) = 0$ (default)
P_P35	I/O	XHBH1T		I/O shared function port. When $/CFP35(D5/0x402DC) = 0$ (default)
P_P34	I/O	XHBH1T		I/O shared function port. When $/CFP34(D4/0x402DC) = 0$ (default)
P_P33	I/O	XHBH1T		I/O shared function port. When $/CFP33(D3/0x402DC) = 0$ (default)
P_P32	I/O	XHBH1T		I/O shared function port. When $/CFP32(D2/0x402DC) = 0$ (default)
P_P31	I/O	XHBH1T		I/O shared function port. When $/CFP31(D1/0x402DC) = 0$ (default)
P_P30	I/O	XHBH1T		I/O shared function port. When $/CFP30(D0/0x402DC) = 0$ (default)
P_P27	I/O	XHBH1T		I/O shared function port. When $/CFP27(D7/0x402D8) = 0$ (default)
P_P26	I/O	XHBH1T		I/O shared function port. When $/CFP26(D5/0x402D8) = 0$ (default)
P_P25	I/O	XHBH1T		I/O shared function port. When $/CFP25(D5/0x402D8) = 0$ (default)
P_P24	I/O	XHBH1T		I/O shared function port. When $/CFP24(D4/0x402D8) = 0$ (default)
P_P23	I/O	XHBH1T		I/O shared function port. When $/CFP23(D3/0x402D8) = 0$ (default)
P_P22	I/O	XHBH1T		I/O shared function port. When $/CFP22(D2/0x402D8) = 0$ (default)
P_P21	I/O	XHBH1T		I/O shared function port. When /CFP21(D1/0x402D8) and CFEx2(D2/0x40LDF) = 0 (default)
P_P20	I/O	XHBH1T		I/O shared function port. When $/CFP20(D0/0x402D8) = 0$ (default)
P_P16	I/O	XHBH1T		I/O shared function port. When $/CFP16(D6/0x402D4) = 0$ (default)
 PP15 *	I/O	XHBH1T		I/O shared function port. When $/CFP15(D5/0x402D4) = 0$ (default)
P_P14 *	I/O	XLBH2T		I/O shared function port. When /CFP14(D4/0x402D4) and
				CFEx0(D0/0x402DF) = 0 (default)
P_P13 *	I/O	XLBH2T		I/O shared function port. When /CFP13(D3/0x402D4) and CFEx1(D1/0x402DF) = 0 (default)
P_P12 *	I/O	XLBH2T		I/O shared function port. When /CFP12(D2/0x402D4) and CFEx0(D0/0x402DF) = 0 (default)
P_P11 *	I/O	XLBH2T		I/O shared function port. When /CFP11(D1/0x402D4) and CFEx1(D1/0x402DF) = 0 (default)
P_P10 *	I/O	XLBH2T		I/O shared function port. When /CFP10(D0/0x402D4) and CFEx1(D1/0x402DF) = 0 (default)

Connection: PAD_PERI

Name	I/O	Cell name	Pull-u/d	Function
P_P07	I/O	XHBH1T		I/O shared function port. When /CFP07(D7/0x402D0) and CFEx7(D7/0x402DF) = 0 (default)
P_P06	I/O	XHBH1T		I/O shared function port. When /CFP06(D6/0x402D0) and CFEx6(D6/0x402DF) = 0 (default)
P_P05	I/O	XHBH1T		I/O shared function port. When /CFP05(D5/0x402D0) and CFEx5(D5/0x402DF) = 0 (default)
P_P04	I/O	XHBH1T		I/O shared function port. When /CFP04(D4/0x402D4) and CFEx4(D4/0x402LDF) = 0 (default)
P_P03	I/O	XHBH1T		I/O shared function port. When $/CFP03(D3/0x402DC) = 0$ (default)
P_P02	I/O	XHBH1T		I/O shared function port. When $/CFP02(D2/0x402DC) = 0$ (default)
P_P01	I/O	XHBH1T		I/O shared function port. When $/CFP01(D1/0x402DC) = 0$ (default)
P_P00	I/O	XHBH1T		I/O shared function port. When /CFP00(D0/0x402DC) = 0 (default)
P_OSC2	0	XLLOT		Low-speed oscillator (OSC1) output
P_OSC1	Ι	XLLIN		Low-speed oscillator (OSC1) input (32 kHz oscillator element connection or external clock input)

(*) Pins P_P10 to P_P14 are used as S5U1C33000H interface pins.

(**) Analog input and digital input shared function input buffer

The customer can select whether or not each of the above optional pins is connected to a pad. If the pin is not connected to a pad, it can be used as an internal signal with the same meaning. In that case, the fan-in and fan-out values are equivalent to those for XBF2 from the S1X50000 Series library.

(4) C33 Macro - User logic interface pins (chip internal connections)

When the corresponding area is in on-chip mode due to BCU register settings, the following signals and bus lines will be active when the bus is operational.

The C33 memory area is divided into 19 areas (area 0 through area 18). Basically, areas 4 to 18 are external (off-chip) memory areas, and areas 0 to 3 are internal (on-chip) memory areas. The operating conditions for these areas, such as type of memory used (SRAM, ROM, RAM, DRAM), device size (8-bit or 16-bit data width), and timing (wait cycles and output disable cycles) are set using the BCU registers. Additionally, it is also possible, using other BCU registers, to set up specific areas in areas 4 to 18 as external areas on the external bus and to have the other areas function as internal areas on the internal bus as described later in this section.

Even in cases where specific areas as set up as on-chip (i.e. on the internal bus) areas, the operating conditions for those areas, such as type of memory used (SRAM, ROM, RAM, DRAM), device size (8-bit or 16-bit data width), and timing (wait cycles and output disable cycles), can be set in the same way with the BCU registers.

		1	Connection: User logic
Pin	I/O	Cell name (fanout)	Function
U_ADDR[23:0]	0	XBF4	Address bus
U_DOUT[15:0]	0	XBF4	Output data bus
U_DIN[15:0]	Ι	XAO22V	Input data bus
U_CE10_X	0	XBF4	User logic chip enable
U_CE9_X	0	XBF4	User logic chip enable
U_CE8_X	0	XBF4	User logic chip enable
U_CE7_X	0	XBF4	User logic chip enable
U_CE6_X	0	XBF4	User logic chip enable
U_CE5_X	0	XBF4	User logic chip enable
U_CE4_X	0	XBF4	User logic chip enable
U_WRL_X	0	XBF4	Lower byte write strobe
U_WRH_X	0	XBF4	Upper byte write strobe
U_RD_X	0	XBF4	Read strobe
U_WAIT_X	Ι	XAO22V	Wait signal
U_P3_PIN[5:0]	0	XBF2	P3 port input value (Separated test input)
U_P2_PIN[7:0]	0	XBF2	P2 port input value (Separated test input)
U_P1_PIN[6:0]	0	XBF2	P1 port input value (Separated test input)
U_P0_PIN[7:0]	0	XBF2	P0 port input value (Separated test input)
U_K5_PIN[4:0]	0	XBF2	K5 port input value (Separated test input)
U_BUSMD[2:0]	0	XBF2	Bus cycle status signal
U_BUSSZ[1:0]	0	XBF2	Bus size signal
U_BCLK	0	XBF4	Bus clock
U_OSC1CLK	Ο	XBF4	Low-speed oscillator circuit output
U_OSC3CLK	Ο	XBF4	High-speed oscillator circuit output
U_PLLCLK	Ο	XBF4	PLL circuit output
U_BCUCLK	0	XCRBF6	BCU clock (CTS support)
U_PERICLK	0	XCRBF6	Peripheral circuit clock (CTS support)
U_RST_X	Ο	XBF4	Reset signal
TST_USER	Ο	XBF2	User circuit test mode
TST_TA	0	XBF16	I/O cell TA pin connection signal
TST_TE_X	Ο	XBF16	I/O cell TE pin connection signal
TST_TS	Ο	XBF16	I/O cell TS pin connection signal

Table 2.3.5	User	Logic	Interface P	'ins
-------------	------	-------	-------------	------

2.4 Special Signals

The U_BUSSZ[1:0] and U_BUSMD[2:0] signals indicate the state of the bus cycle currently executing on the chip external bus and the internal bus (the internal bus including the on-chip user logic). First, when U_BUSSZ[1:0] is 11, the bus is in the idle state, and the U_BUSMD[2:0] signals have no meaning. This indicates that the neither the CPU nor the DMA controller is executing a meaningful bus cycle. When U_BUSSZ[1:0] is not 11, U_BUSSZ[1:0] itself indicates the bus operation data cycle at that point and U_BUSMD[2:0] indicates the bus state.

U_BUSMD[2:0]	000	CPU instruction fetch cycle
	001	CPU vector fetch cycle
	010	CPU data read cycle
	011	CPU data write cycle
	100	CPU stack read cycle
	101	CPU stack write cycle
	110	DMA data read cycle
	111	DMA data write cycle
U_BUSSZ[1:0]	00	Byte (8 bits)
	01	Half word (16 bits)
	10	Word (32 bits)
	11	Idle state

Table 2.4 Bus Cycle States

2.5 Clock and Reset Signals

There are 6 clock signals that can be connected to the user logic as follows.

U_PLLCLK, U_OSC1CLK, U_OSC3CLK, U_BCLK, U_BCUCLK, U_PERICLK

Figure 2.2 presents an overview of the clock and reset signals. U_OSC3CLK is the output from the high-speed oscillator circuit (OSC3), and U_PLLCLK is the output from the PLL circuit. This means that the frequency of the U_PLLCLK signal is determined by the inputs to pin P_PLLS1 and P_PLLS0. For example, if the OSC3 oscillator frequency is 20 MHz, P_PLLS1 is 1, and P_PLLS0 is 0, then these clocks will have the following frequencies.

U_PLLCLK=40MHz,


U_OSC3CLK=20MHz


Note that the phases of these clocks do not match the phases of the CPU and BCU internal clocks due to clock tree synthesis. Since both U_OSC3CLK and U_PLLCLK are generated from the OSC3 clock, they will stop when the CPU executes a SLP instruction until sleep mode is cleared. Furthermore, when the OSC3 oscillator starts operating again due to the factor that cleared sleep mode, the U_OSC3CLK and U_PLLCLK signals will be unstable for a certain period, normally about 10 ms.

U_OSC1CLK is the output from the low-speed oscillator circuit.

U_BCUCLK and U_PERICLK are clocks to which the same clock tree synthesis applied as that for the clocks used by the C33 core.

U_BCLK is the bus clock output from the BCU. Refer to the description of the bus clocks in the "S1C33 Family ASIC Macro Manual" for more information on the bus clocks.





C33 MACRO

Figure 2.2 On-Chip User Circuit Clock and Reset Signals

	Halt mode	Halt 2 mode	SLP mode	Debug mode*
U_PERICLK	RUN	RUN	STOP	STOP
U_BCUCLK	RUN	STOP	STOP	RUN

Table 2.5	Clock Operating	Modes
-----------	------------------------	-------

 $(\ast)~$ Debug mode is the mode used when debugging with the S5U1C33000H.

2.6 Electrical Characteristics

The C33 macro I/O cell library is designed based on the S1L50000 Series. Therefore, the electrical characteristics are basically the same as those of the S1L50000 Series. However, since the C33 macros include function blocks, such as CPU, DMA, PLL, oscillator, and A/D converter blocks, that have unique and special characteristics, this manual stipulates the electrical characteristics for this product.

The C33 macros include I/O buffers, such the data bus and the I/O ports. The default I/O buffer setup is based on that of the S1C33209 general-purpose product. Refer to section 2.3, "C33 Macro Pins" for detailed information.

2.6.1 Absolute Maximum Ratings

Item	Symbol	Condition	Rated value	Unit	*
Supply voltage	V _{DD}		-0.3 to +4.0	V	
Input voltage	VI		-0.3 to V _{DD} +0.5* ¹	V	
Output voltage	Vo		-0.3 to V _{DD} +0.5* ¹	V	
Output current per pin	I _{OUT}		±30	mA	
Analog power voltage	AV _{DD}		-0.3 to +7.0	V	
Analog input voltage	AV _{IN}		-0.3 to AV _{DD} +0.3	V	
Storage temperature	T _{STG}		-65 to +150	°C	

1) Single power source

*1: Voltages in the range -0.3 to +7.0 V are allowable for n-channel open-drain bidirectional buffers, IDC and IDH system input buffers, and failsafe cells.

2) Dual power source

 $(V_{SS}=0V)$

 $(V_{SS}=0V)$

Item	Symbol	Condition	Rated value	Unit	*
Cumply voltopo	HV _{DD}		-0.3 to +7.0	V	
Supply voltage	LV _{DD}		$\begin{array}{c c c c c c c c c c c c c c c c c c c $	V	
Turnut 14	HVI		-0.3 to HV _{DD} +0.5* ¹	V	
nput voltage	LVI		-0.3 to V_{DD} +0.5* ¹	V	
	HVO		-0.3 to HV _{DD} +0.5* ¹	V	
Output voltage	LVO		-0.3 to LV _{DD} +0.5* ¹	V	
Output current per pin	I _{OUT}		$\pm 30(\pm 50^{*2})$	mA	
Storage temperature	T _{STG}		-65 to +150	°C	

*1: Voltages in the range -0.3 to +7.5 V are allowable for n-channel open-drain bidirectional buffers, LIDC and LIDH system input buffers, and HIDC and HIDH system input buffers.

*2: Applies to 24 mA output current buffers.

2.6.2 Recommended Operating Conditions

1) 3.3V single power source

 $(V_{SS}=0V)$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Supply voltage	V		3.00	3.30	3.60	V	
Supply voltage	V _{DD}		2.70	3.00	3.30	V	
Input voltage	VI		V _{SS}	-	V_{DD}^{*1}	V	
CPU oprerating clock	£	ROM-less model and 3.0±0.3V	-	-	60	MHz	
frequency	f _{CPU}	ROM model and 3.0±0.3V	-	-	50	MHz	
Low-speed oscillation frequency	f _{OSC1}		-	32.768	-	KHz	
Operating temperature		Tj=0 to 85°C	0	25	70* ²	°C	
Operating temperature	Та	Tj=-40 to 125°C	-40	25	85* ³	°C	
Input rise time (normal input)	tri		-	-	100	ns	
Input fall time (normal input)	tfi		-	-	100	ns	
Input rise time (schmitt input)	tri		-	-	10	ms	
Input fall time (schmitt input)	tfi		-	-	10	ms	

*1: Either 5.25 V or 5.5 V is possible for n-channel open-drain bidirectional buffers and LIDC and LIDH system input buffers.

*2: This temperature range is the recommended ambient temperature assuming a junction temperature of Tj = 0 to 85 °C.

*3: This temperature range is the recommended ambient temperature assuming a junction temperature of Tj = -40 to 125 °C.

2) 2.0V single power source

 $(V_{SS}=0V)$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Supply voltage	V _{DD}		1.80	2.00	2.20	V	
Input voltage	VI		V _{SS}	-	$V_{DD}^{\ast 1}$	V	
CPU oprerating clock frequency	f _{CPU}		_	_	20	MHz	
Low-speed oscillation frequency	f _{OSC1}		_	32.768	-	KHz	
One mating temperature	Та	Tj=0 to 85°C	0	25	70* ²	°C	
Trequency Low-speed oscillation frequency Operating temperature Input rise time (normal input) Input fall time (normal input)		Tj=-40 to 125°C	-40	25	85* ³	°C	
Input rise time (normal input)	tri		-	-	100	ns	
Input fall time (normal input)	tfi		-	-	100	ns	
Input rise time (schmitt input)	tri		-	-	10	ms	
Input fall time (schmitt input)	tfi		-	-	10	ms	

*1: Either 5.25 V or 5.5 V is possible for n-channel open-drain bidirectional buffers and LIDC and LIDH system input buffers.

*2: This temperature range is the recommended ambient temperature assuming a junction temperature of Tj = 0 to 85 °C.

*3: This temperature range is the recommended ambient temperature assuming a junction temperature of Tj = -40 to 125 °C.

3) 3.3 V/5.0 V dual power source

 $(V_{SS}=0V)$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Complex and the end (bight and the e)	1137		4.75	5.00	5.25	v	
Supply voltage (high voltge)	HV _{DD}		4.50	5.00	5.50	V	
Sumply voltage (low voltage)	LV		3.00	3.30	3.60	V	
Supply voltage (low voltge)	LV _{DD}		2.70	3.00	3.30	V	
Input voltage	H _{VI}		V _{SS}	-	HV _{DD}	V	
Input voltage	L _{VI}		V _{SS}	-	V _{SS}	-	1
	f _{CPU}	ROM-less model and 3.0±0.3V	-	-	60	MHz	
CPU operating clock frequency		ROM model and 3.0±0.3V	-	-	50	MHz	
Low-speed oscillation frequency	f _{OSC1}		-	32.768	-	KHz	
Operating temperature	Та	Tj=0 to 85°C	0	25	70* ²	°C	
		Tj=-40 to 125°C	-40	25	85* ³	°C	
Input rise time (normal input)	tri		-	-	100	ns	
Input fall time (normal input)	tfi		-	-	100	ns	
Input rise time (schmitt input)	tri		-	-	10	ms	
Input fall time (schmitt input)	tfi		-	-	10	ms	

*1: Either 5.25 V or 5.5 V is possible for n-channel open-drain bidirectional buffers and LIDC and LIDH system input buffers.

*2: This temperature range is the recommended ambient temperature assuming a junction temperature of Tj = 0 to 85 °C.

*3: This temperature range is the recommended ambient temperature assuming a junction temperature of Tj = -40 to 125 $^{\circ}$ C.

4) 2.0V/3.3V dual power source

 $(V_{SS}=0V)$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Supply voltage (high voltge)	HV _{DD}		3.00	3.30	3.60	V	
Supply voltage (low voltge)	LV _{DD}		1.80	2.20	2.20	V	
Input voltage	H _{VI}		V _{SS}	-	$\mathrm{HV}_{\mathrm{DD}}{}^{*1}$	V	
input vonage	L _{VI}		V _{SS}	-	LV_{DD}^{*1}	V	
CPU operating clock frequency	f _{CPU}		-	-	20	MHz	
Low-speed oscillation frequency	f _{OSC1}		_	32.768	-	KHz	
Operating temperature	Та	0	25	70* ²	°C		
	1a		-40	25	85* ³	°C	
In mut vice time (normal in mut)	Htri		I	-	50	ns	
Input rise time (normal input)	Ltri				100	ns	
Innut fall time (normal innut)	Htri		_	-	50	ns	
Input fall time (normal input)	Ltri				100	ns	
In most wind this and the second	Htri		_	-	5	ms	
Input rise time (schmitt input)	Ltri				10	ms	
Input fall time (schmitt input)	Htri		I	-	5	ms	
input fan time (schinitt input)	Ltri				10	ms	

*1: Either 5.25 V or 5.5 V is possible for n-channel open-drain bidirectional buffers and the LIDC and LIDH system or HIDC and HIDH system input buffers.

*2: This temperature range is the recommended ambient temperature assuming a junction temperature of Tj = 0 to 85 °C.

*3: This temperature range is the recommended ambient temperature assuming a junction temperature of Tj = -40 to 125 °C.

2.6.3 DC Characteristics

1) 3.3V/5.0V dual power source

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Input leakage current	I _{LI}		-1	-	1	μΑ	
Off-state leakage current	I _{OZ}		-1	-	1	μΑ	
High-level output voltage	V _{OH}	I _{OH} =-3mA, V _{DD} =Min.	V _{DD} -0.4	-	-	v	
Low-level output voltage	V _{OL}	I _{OL} =3mA, V _{DD} =Min.	-	-	0.4	V	
High-level input voltage	V _{IH}	CMOS level, V _{DD} =Max.	3.5	-	-	V	
Low-level input voltage	V _{IL}	CMOS level, V _{DD} =Min.	-	-	1.0	V	
Positive trigger input voltage	V_{T+}	CMOS schmitt	2.0	-	4.0	V	
Negative trigger input voltage	V _{T-}	CMOS schmitt	0.8	-	3.1	V	
Hysteresis voltage	V _H	CMOS schmitt	0.3	-	-	V	
Pull-up resistor	R _{PU}	V _I =0V	60	120	288	KΩ	
Pull-down registor	R _{PD}	V _I = V _{DD} (#ICEMD)	30	60	144	KΩ	
Input pin capacitance	CI	f=1MHz, V _{DD} =0V	-	-	10	pF	
Output pin capacitance	CO	f=1MHz, V _{DD} =0V	-	-	10	pF	
I/O pin capacitance	C _{IO}	f=1MHz, V _{DD} =0V	-	-	10	pF	

2) 3.3V single power source

Item	Symbol	Conditio	on	Min.	Тур.	Max.	Unit	*
Input leakage current	I _{LI}			-1	-	1	μΑ	
Off-state leakage current	I _{OZ}			-1	-	1	μΑ	
High-level output voltage	V _{OH}	I _{OH} =-2mA, V _{DD} =Min.		V _{DD} -0.4	-	-	v	
Low-level output voltage	V _{OL}	I _{OL} =2mA, V _{DD} =Min.		-	-	0.4	V	
High-level input voltage	V _{IH}	CMOS level, V _{DD} =Max.		2.4	-	-	V	
Low-level input voltage	V _{IL}	CMOS level, V _{DD} =Min.		-	-	0.4	V	
Positive trigger input voltage	V_{T+}	LVTTL schmitt		1.1	-	2.4	V	
Negative trigger input volt- age	V _{T-}	LVTTL schmitt		0.6	-	1.8	v	
Hysteresis voltage	V _H	LVTTL schmitt		0.1	-	_	V	
Pull-up resistor	р	V -0V	Other than DSIO	80	200	480	kΩ	
run-up resision	R _{PU}	V _I =0V	DSIO	40	100	240	kΩ	
Pull-down registor	R _{PD}	$V_I = V_{DD}$ (#ICEMD)	$V_I = V_{DD}$ (#ICEMD)		100	240	kΩ	
Input pin capacitance	CI	f=1MHz, V _{DD} =0V		-	-	10	pF	
Output pin capacitance	Co	f=1MHz, V _{DD} =0V		-	-	10	pF	
I/O pin capacitance	C _{IO}	f=1MHz, V _{DD} =0V		-	-	10	pF	

3)	2.0V	single	power	source
----	------	--------	-------	--------

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Input leakage current	I _{LI}		-1	-	1	μΑ	
Off-state leakage current	I _{OZ}		-1	-	1	μΑ	
High-level output voltage	V _{OH}	I _{OH} =-0.6mA, V _{DD} =Min.	V _{DD} -0.2	-	-	V	
Low-level output voltage	V _{OL}	I _{OL} =0.6mA, V _{DD} =Min.	-	-	0.2	V	
High-level input voltage	V _{IH}	CMO level, V _{DD} =Max.	1.6	-	-	V	
Low-level input voltage	V _{IL}	CMO level, V _{DD} =Min.	-	-	0.3	V	
Positive trigger input voltage	V _{T+}	CMO schmitt	0.4	-	1.6	V	
Negative trigger input voltage	V _{T-}	CMO schmitt	0.3	-	1.4	V	
Hysteresis voltage	V _H	CMO schmitt	0	-	-	V	
Pull-up resistor	R _{PU}	V _I =0V	60	240	600	KΩ	
Pull-down registor	R _{PD}	V _I =V _{DD} (#ICEMD)	30	120	300	KΩ	
Input pin capacitance	CI	f=1MHz, V _{DD} =0V	-	-	10	pF	
Output pin capacitance	Co	f=1MHz, V _{DD} =0V	-	-	10	pF	
I/O pin capacitance	C _{IO}	f=1MHz, V _{DD} =0V	-	-	10	pF	

(Unless otherwise specified: V_{DD}=1.8V to 2.2V, V_{SS}=0V, Ta=-40 to +85°C)

2.6.4 Current Consumption

The current consumption of C33 ICs is defined as that for the C33 macro block V_{DD} system. The current consumption of user circuits and functional blocks other than C33 macros is not included in these ratings.

1) 3.3V single power source

(Unless otherwise specified: V_{DD} =2.7V to 3.6V, V_{SS} =0V, Ta=-40 to +85°C)

Item	Symbol	Condition		Min.	Тур.	Max.	Unit	*
			20MHz	-	25	35	mA	
Operating current	I _{DD1}	When CPU is operating	33MHz	-	40	60	mA	
			50MHz	-	65	85	mA	
			20MHz	-	12	16	mA	
Operating current	I _{DD2}	HALT mode	33MHz	-	20	26	mA	
			50MHz	-	30	40	mA	
Operating current	I _{DD3}	HALT2 mode, 20MHz		-	1.8	2.5	mA	
Operating current	I _{DD4}	Sleep mode		-	1	30	μΑ	
Clock timer operation current	I _{DDCT}	When clock timer only is oper- ating OSC10scillation: 32KHz		_	7	_	μΑ	

2) 2.0V single power source

Item	Symbol	Condition		Min.	Тур.	Max.	Unit	*
Operating current	I _{DD1}	When CPU is operating	20MHz	-	13	19	mA	
Operating current	I _{DD2}	HALT mode	20MHz	-	6	9	mA	
Operating current	I _{DD3}	HALT2 mode, 20MHz	20MHz	_	0.4	1.0	mA	
Operating current	I _{DD4}	Sleep mode		-	1	30	μΑ	
Clock timer operation current	I _{DDCT}	When clock timer only is operating OSC10scillation: 32KHz		-	1.5	-	μΑ	

(Unless otherwise specified: V_{DD}=1.8V to 2.2V, V_{SS}=0V, Ta=-40 to +85°C)

3) Analog power current

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
AD converter	ΔŢ	$AV_{DD}=HV_{DD}=4.5V$ to $5.5V$	Ι	800	1400		
operating current	AI _{DD1}	$V_{DD} = AV_{DD} = 2.7V$ to 3.6V	-	500	800	μΑ	

Current consumption measurement condition:

VIH= V_{DD} , $V_{IL}=0V$, output pins are open, V_{DD} current is not included

No.	OSC3	OSC1	CPU	Clock timer	Other peripheral circuits
1	On	Off	Normal operation ^{* 1}	Stop	Stop
2	On	Off	HALT mode	Stop	Stop
3	On	Off	HALT2 mode	Stop	Stop
4	Off	Off	SLEEP mode	Stop	Stop
5	Off	On	HALT mode	Run	Stop
6	On	Off	HALT mode	Stop	A/D converter only operated, conversion clock frequency=2MHz

*1: The values of current consumption while the CPU is operating were measured when a test program that consists of 55% load instructions, 23% arithmetic operation instructions, 1% mac instruction, 12% branch instructions and 9% ext instruction is being executed in the built-in RAM continuously.

2.6.5 A/D Converter Characteristics

1) 3.3V/5.0V dual power source

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Resolution	-		-	10	-	bit	
Conversion time	t _{ADC}	ST[1:0]=00(Min.), 11(Max.)	5	-	-	μs	1
Zero scale error	E _{ZS}		0	2	4	LSB	
Full scale error	E _{FS}		-2	-	2	LSB	
Integral linearity error	E _{IL}	Best straight line method	-3	-	3	LSB	
Differential linearity error	E _{DL}		-3	-	3	LSB	
Permissible signal source impedance	A _{IMP}		-	-	5	KΩ	
Analog input capacitance	A _{CIN}		-	-	45	pF	

(Unless otherwise specified: $HV_{DD}=AV_{DD}=4.5V$ to 5.5V, $V_{SS}=AV_{SS}=0V$, Ta=-40 to +85°C, ST[1:0]=11)

* Note 1: Indicates the minimum value when A/D clock = 4MHz (maximum clock frequency in 5V system).

2) 3.3V single power source

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Resolution	-		-	10	-	bit	
Conversion time	t _{ADC}	ST[1:0]=00(Min.), 11(Max.)	10	-	-	μs	1
Zero scale error	E _{ZS}		0	2	4	LSB	
Full scale error	E _{FS}		-2	-	2	LSB	
Integral linearity error	E _{IL}	Best straight line method	-3	-	3	LSB	
Differential linearity error	E _{DL}		-3	_	3	LSB	
Permissible signal source imped- ance	A _{IMP}		_	-	5	ΚΩ	
Analog input capacitance	A _{CIN}		-	-	45	pF	


 $(Unless otherwise specified: V_{DD}=AV_{DD}=2.7V \ to \ 3.6V, \ V_{SS}=AV_{SS}=0V, \ Ta=0 \ to \ +70^{\circ}C, \ A/D \ converter \ clock \ input f=2MHz, \ ST[1:0]=11)$


Note 1: Indicates the minimum value when A/D clock = 2MHz (maximum clock frequency in 3V system).

Note 2: • Be sure to use as $V_{DDE} = AV_{DD}$.

• The A/D converter cannot be used when the S1C33209/204/202 is used with a 2V power source.

A/D conversion error





2.6.6 AC Characteristics

The C33 macro block AC characteristics fall into two major sets.

One is the AC characteristics for the I/O buffer pins built into the C33 macros. These characteristics stipulate the timing conditions for the interface with circuits outside the chip. These AC characteristics are listed in section 2.6.6.3, "AC Characteristics Tables (I/O Buffer Pins)" and the timing charts are shown in section 2.6.6.4, "AC Characteristics Timing Charts (I/O Buffer Pins)."

The other set is the AC characteristics for the signals that connect the C33 macro blocks to the user circuits on the same chip. These AC characteristics are listed in section 2.6.6.5, "AC Characteristics Tables (User Logic Interface)" and the timing charts are shown in section 2.6.6.6, "AC Characteristics Timing Charts (User Logic Interface)."

The C33 macro bus interface can connect a wide range of external memory types, from SRAM and ROM to EDO DRAM and burst ROM. The bus interface with chip internal user logic can only be used as an SRAM type interface.

2.6.6.1 Symbol Description

tCYC: Bus-clock cycle time

• In x1 mode, $t_{CYC} = 50 \text{ nS} (20 \text{ MHz})$ when the CPU is operated with a 20-MHz clock $t_{CYC} = 30 \text{ nS} (33 \text{ MHz})$ when the CPU is operated with a 33-MHz clock t $t_{CYC} = 50 \text{ nS} (20 \text{ MHz})$ when the CPU is operated with a 40-MHz clock $t_{CYC} = 40 \text{ nS} (25 \text{ MHz})$ when the CPU is operated with a 50-MHz clock $t_{CYC} = 33 \text{ nS} (30 \text{ MHz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ MHz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ MHz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ MHz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ MHz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ MHz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ MHz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ MHz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ MHz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ MHz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ MHz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ MHz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ MHz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ MHz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ MHz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ Mz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ Mz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ Mz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ Mz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ Mz})$ when the CPU is operated with a 60-MHz clock t $t_{CYC} = 33 \text{ nS} (30 \text{ Mz})$ when the CPU is operated with a 60-MHz c

WC: Number of wait cycles

Up to 7 wait cycles can be specified using the BCU control register. It is also possible to extend the number of wait cycles by inputs (wait request inputs) to the P_P30 (#WAIT) pin or the U_WAIT_X pin when it is necessary.

The minimum number of read cycles with no wait (0) inserted is 1 cycle.

The minimum number of write cycles with no wait cycle (0) inserted is 2 cycles. It does not change even if 1-wait cycle is set. The write cycle is actually extended when 2 or more wait cycles are set.

When inserting wait cycles by controlling the wait request inputs from external circuits, the sampling timing of the wait request input requires careful attention. Read cycles are terminated on the cycle that the negation of the wait request input was sampled. Write cycles are terminated on the cycle following the cycle that the negation of the wait request input was sampled.

C1, C2, C3, Cn: Cycle number

C1 indicates the first cycle when the BCU transfers data from/to an external memory or another device. Similarly, C2 and Cn indicate the second cycle and nth cycle, respectively.

Cw: Wait cycle

Indicates that the cycle is wait cycle inserted.

2.6.6.2 AC Characteristics Measurement Condition

Signal detection level:	Input signal	High level	$V_{IH} = V_{DD} - 0.4 V$
		Low level	$V_{IL} = 0.4 V$
	Output signal	High level	$V_{OH} = 1/2 V_{DD}$
		Low level	$V_{OL} = 1/2 V_{DD}$
	The following	applies when	OSC3 is external clock input:
	Input signal	High level	$V_{IH} = 1/2 V_{DD}$
		Low level	$V_{IL} = 1/2 V_{DD}$
Input signal waveform:	Rise time (10%	$6 \rightarrow 90\% V_{DI}$	_O) 5 ns (I/O buffer pins)
	Fall time (90%	$5 \rightarrow 10\% V_{DD}$) 5 ns (I/O buffer pins)
Output load capacitance:	CL = 50 pF (I/FO) = 1 (User)	1	• /

2.6.6.3 AC Characteristics Tables (I/O Buffer Pins)

The tables in this section stipulate the timing of the interface between the C33 macros and circuits external to the chip.

External clock input characteristics

Note: These AC characteristics apply to input signals from outside the IC.

1) 3.3V/5.0V dual power source

(Unless otherwise specified: HV_{DD}=4.5V to 5.5V, LV_{DD}=2.7V to 3.6V, V_{SS}=0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
High-speed clock cycle time	t _{C3}	30		ns	
P_OSC3 clock input duty	t _{C3ED}	45	55	%	
P_OSC3 clock input rise time	t _{IF}		5	ns	
P_OSC3 clock input fall time	t _{IR}		5	ns	
P_BCLK high-level output delay time	t _{CD1}		35	ns	
P_BCLK low-level output delay time	t _{CD2}		35	ns	
Minimum reset pulse width (P_RESETX input)	t _{RST}	$6 \times t_{CYC}$		ns	

Note: The input to the OSC3 pin must be in the range V_{SS} to LV_{DD} .

2) 3.3V single power source

(Unless otherwise specified: V_{DD} =2.7V to 3.6V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
High-speed clock cycle time	t _{C3}	30		ns	
P_OSC3 clock input duty	t _{C3ED}	45	55	%	
P_OSC3 clock input rise time	t _{IF}		5	ns	
P_OSC3 clock input fall time	t _{IR}		5	ns	
P_BCLK high-level output delay time	t _{CD1}		35	ns	
P_BCLK low-level output delay time	t _{CD2}		35	ns	
Minimum reset pulse width (P_RESETX input)	t _{RST}	6×t _{CYC}		ns	

Note: The input to the OSC3 pin must be in the range V_{SS} to $V_{\text{DD}}.$

3) 2.0V single power source

(Unless otherwise specified:	$V_{PP} = 1.8V$ to 2.2V	$V_{cc}=0V$ Ta=-40 to 85°C)
(Unless otherwise specified.	$v_{\rm DD}$ -1.0 v to 2.2 v ,	$v_{SS}=0v, 1a=-4010.05 C)$

Item	Symbol	Min.	Max.	Unit	*
High-speed clock cycle time	t _{C3}	30		ns	
P_OSC3 clock input duty	t _{C3ED}	45	55	%	
P_OSC3 clock input rise time	t _{IF}		5	ns	
P_OSC3 clock input fall time	t _{IR}		5	ns	
P_BCLK high-level output delay time	t _{CD1}		60	ns	
P_BCLK low-level output delay time	t _{CD2}		60	ns	
Minimum reset pulse width (P_RESETX input)	t _{RST}	$6 \times t_{CYC}$		ns	

Note: The input to the OSC3 pin must be in the range V_{SS} to V_{DD} .

BCLK clock output chracteristics

Note: These AC characteristic values are applied only when the high-speed oscillation circuit is used.

1) 3.3V/5.0V dual power source

(Unless otherwise specified: HV_{DD}=4.5V to 5.5V, LV_{DD}=2.7V to 3.6V, V_{SS}=0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
P_BCLK clock output duty	t _{CBD}	40	60	%	

2) 3.3V single power source

(Unless otherwise specified: V_{DD}=2.7V to 3.6V, V_{SS}=0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
P_BCLK clock output duty	t _{CBD}	40	60	%	

3) 2.0V single power source

(Unless otherwise specified: V_{DD} =1.8V to 2.2V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
P_BCLK clock output duty	t _{CBD}	40	60	%	

Common characteristics

1) 3.3/5.0V dual power source

(Unless otherwise specified: HV_{DD} =4.5V to 5.5V, LV_{DD} =2.7V to 3.6V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Address delay time	t _{AD}	_	8	ns	
P_CEx delay time (1)	t _{CE1}	_	8	ns	
P_CEx delay time (2)	t _{CE2}	_	8	ns	
Wait setup time	t _{WTS}	15	_	ns	
Wait hold time	t _{WTH}	0	_	ns	
Read signal delay time (1)	t _{RDD1}		8	ns	
Read data setup time	t _{RDS}	12		ns	
Read data hold time	t _{RDH}	0		ns	
Write signal delay time (1)	t _{WRD1}		8	ns	
Write data delay time (1)	t _{WDD1}		10	ns	
Write data delay time (2)	t _{WDD2}	0	10	ns	
Write data hold time	t _{WDH}	0		ns	

2) 3.3V single power source

Item	Symbol	Min.	Max.	Unit	*
Address delay time	t _{AD}	—	10	ns	
P_CEx delay time (1)	t _{CE1}	—	10	ns	
P_CEx delay time (2)	t _{CE2}	_	10	ns	
Wait setup time	t _{WTS}	15	-	ns	
Wait hold time	t _{WTH}	0	-	ns	
Read signal delay time (1)	t _{RDD1}		10	ns	
Read data setup time	t _{RDS}	15		ns	
Read data hold time	t _{RDH}	0		ns	
Write signal delay time (1)	t _{WRD1}		10	ns	
Write data delay time (1)	t _{WDD1}		10	ns	
Write data delay time (2)	t _{WDD2}	0	10	ns	
Write data hold time	t _{WDH}	0		ns	

(Unless otherwise specified: V_{DD}=2.7V to 3.6V, V_{SS}=0V, Ta=-40 to 85°C)

3) 2.0V single power source

(Unless otherwise specified: V_{DD} = 1.8V to 2.2V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Address delay time	t _{AD}	_	20	ns	
P_CEx delay time (1)	t _{CE1}	_	20	ns	
P_CEx delay time (2)	t _{CE2}	_	20	ns	
Wait setup time	t _{WTS}	40	-	ns	
Wait hold time	t _{WTH}	0	-	ns	
Read signal delay time (1)	t _{RDD1}		20	ns	
Read data setup time	t _{RDS}	40		ns	
Read data hold time	t _{RDH}	0		ns	
Write signal delay time (1)	t _{WRD1}		20	ns	
Write data delay time (1)	t _{WDD1}		20	ns	
Write data delay time (2)	t _{WDD2}	0	20	ns	
Write data hold time	t _{WDH}	0		ns	

SRAM read cycle

1) 3.3/5.0V dual power source

(Unless otherwise specified: HV_{DD} =4.5V to 5.5V, LV_{DD} =2.7V to 3.6V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Read signal delay time (2)	t _{RDD2}		8	ns	
Read signal pulse width	t _{RDW}	t _{CYC} (0.5+WC)-8		ns	
Read address access time (1)	t _{ACC1}		t _{CYC} (1+WC)-20	ns	
Chip enable access time (1)	t _{CEAC1}		$t_{CYC}(1+WC)-20$	ns	
Read signal access time (1)	t _{RDAC1}		t _{CYC} (0.5+WC)-20	ns	

2) 3.3V single power source

Item	Symbol	Min.	Max.	Unit	*
Read signal delay time (2)	t _{RDD2}		10	ns	
Read signal pulse width	t _{RDW}	t _{CYC} (0.5+WC)-10		ns	
Read address access time (1)	t _{ACC1}		t _{CYC} (1+WC)-25	ns	
Chip enable access time (1)	t _{CEAC1}		t _{CYC} (1+WC)-25	ns	
Read signal access time (1)	t _{RDAC1}		t _{CYC} (0.5+WC)-25	ns	

(Unless otherwise specified: V_{DD}=2.7V to 3.6V, V_{SS}=0V, Ta=-40 to 85°C)

3) 2.0V single power source

(Unless otherwise specified: V_{DD}=1.8V to 2.2V, V_{SS}=0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Read signal delay time (2)	t _{RDD2}		10	ns	
Read signal pulse width	t _{RDW}	t _{CYC} (0.5+WC)-10		ns	
Read address access time (1)	t _{ACC1}		t _{CYC} (1+WC)-60	ns	
Chip enable access time (1)	t _{CEAC1}		t _{CYC} (1+WC)-60	ns	
Read signal access time (1)	t _{RDAC1}		t _{CYC} (0.5+WC)-60	ns	

SRAM write cycle

1) 3.3V/5.0V dual power source

(Unless otherwise specified: HV_{DDE} =4.5V to 5.5V, LV_{DD} =2.7V to 3.6V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Write signal delay time (2)	t _{WRD2}		8	ns	
Write signal pulse width	t _{WRW}	t _{CYC} (1+WC)-10		ns	

2) 3.3V single power source

(Unless otherwise specified: V_{DD}=2.7V to 3.6V, V_{SS}=0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Write signal delay time (2)	t _{WRD2}		10	ns	
Write signal pulse width	t _{WRW}	t _{CYC} (1+WC)-10		ns	

3) 2.0V single power source

(Unless otherwise specified: V_{DD} =1.8V to 2.2V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Write signal delay time (2)	t _{WRD2}		20	ns	
Write signal pulse width	t _{WRW}	t _{CYC} (1+WC)-20		ns	

DRAM access cycle common characteristics

The **#RAS** and **#CAS** symbols in the stipulations for the DRAM interface in the following tables are to be interpreted as follows.

- #RAS refers to that signal any one of the chip enable signals (P_CE_X signals) set up by the bus controller (BCU) to operate as a RAS signal for the DRAM.
- #CAS refers to the P_HCAS_X or the P_LCAS_X signal.

1) 3.3V/5.0V dual power source

(Unless otherwise specified: HV_{DD} =4.5V to 5.5V, LV_{DD} =2.7V to 3.6V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
#RAS signal delay time (1)	t _{RASD1}		10	ns	
#RAS signal delay time (2)	t _{RASD2}		10	ns	
#RAS signal pulse width	t _{RASW}	t _{CYC} (2+WC)-10		ns	
#CAS signal delay time (1)	t _{CASD1}		10	ns	
#CAS signal delay time (2)	t _{CASD2}		10	ns	
#CAS signal pulse width	t _{CASW}	t _{CYC} (0.5+WC)-5		ns	
Read signal delay time (3)	t _{RDD3}		10	ns	
Read signal pulse width (2)	t _{RDW2}	t _{CYC} (2+WC)-10		ns	
Write signal delay time (3)	t _{WRD3}		10	ns	
Write signal pulse width (2)	t _{WRW2}	t _{CYC} (2+WC)-10		ns	

2) 3.3V single power source

(Unless otherwise specified: V_{DD}=2.7V to 3.6V, V_{SS}=0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
#RAS signal delay time (1)	t _{RASD1}		10	ns	
#RAS signal delay time (2)	t _{RASD2}		10	ns	
#RAS signal pulse width	t _{RASW}	t _{CYC} (2+WC)-10		ns	
#CAS signal delay time (1)	t _{CASD1}		10	ns	
#CAS signal delay time (2)	t _{CASD2}		10	ns	
#CAS signal pulse width	t _{CASW}	t _{CYC} (0.5+WC)-10		ns	
Read signal delay time (3)	t _{RDD3}		10	ns	
Read signal pulse width (2)	t _{RDW2}	t _{CYC} (2+WC)-10		ns	
Write signal delay time (3)	t _{WRD3}		10	ns	
Write signal pulse width (2)	t _{WRW2}	t _{CYC} (2+WC)-10		ns	

3) 2.0V single power source

(Unless otherwise specified: VDD=1.8V to 2.2V, VSS=0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
#RAS signal delay time (1)	t _{RASD1}		20	ns	
#RAS signal delay time (2)	t _{RASD2}		20	ns	
#RAS signal pulse width	t _{RASW}	t _{CYC} (2+WC)-20		ns	
#CAS signal delay time (1)	t _{CASD1}		20	ns	
#CAS signal delay time (2)	t _{CASD2}		20	ns	
#CAS signal pulse width	t _{CASW}	t _{CYC} (0.5+WC)-20		ns	
Read signal delay time (3)	t _{RDD3}		20	ns	
Read signal pulse width (2)	t _{RDW2}	t _{CYC} (2+WC)-20		ns	
Write signal delay time (3)	t _{WRD3}		20	ns	
Write signal pulse width (2)	t _{WRW2}	t _{CYC} (2+WC)-20		ns	

DRAM random access cycle and DRAM fast-page cycle

1) 3.3V/5.0V dual power source

(Unless otherwise specified: HV_{DD} =4.5V to 5.5V, LV_{DD} =2.7V to 3.6V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Column address access time	t _{ACCF}		$t_{CYC}(1+WC)-25$	ns	
#RAS access time	t _{RACF}		t _{CYC} (1.5+WC)-25	ns	
#CAS access time	t _{CACF}		t _{CYC} (0.5+WC)-25	ns	

2) 3.3V single power source

(Unless otherwise specified: V_{DD}=2.7V to 3.6V, V_{SS}=0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Column address access time	t _{ACCF}		t _{CYC} (1+WC)-25	ns	
#RAS access time	t _{RACF}		t _{CYC} (1.5+WC)-25	ns	
#CAS access time	t _{CACF}		$t_{CYC}(0.5+WC)-25$	ns	

3) 2.0V single power source

(Unless otherwise specified: V_{DD} =1.8V to 2.2V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Column address access time	t _{ACCF}		t _{CYC} (1+WC)-60	ns	
#RAS access time	t _{RACF}		t _{CYC} (1.5+WC)-60	ns	
#CAS access time	t _{CACF}		t _{CYC} (0.5+WC)-60	ns	

EDO DRAM random access cycle and EDO DRAM page cycle

1) 3.3V/5.0V dual power source

(Unless otherwise specified: HV_{DD} =4.5V to 5.5V, LV_{DD} =2.7V to 3.6V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Column address access time	t _{ACCE}		t _{CYC} (1.5+WC)-25	ns	
#RAS access time	t _{RACE}		$t_{CYC}(2+WC)-25$	ns	
#CAS access time	t _{CACE}		t _{CYC} (1+WC)-15	ns	
Read data setup time	t _{RDS2}	20		ns	

2) 3.3V single power source

(Unless otherwise specified: V_{DD}=2.7V to 3.6V, V_{SS}=0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Column address access time	t _{ACCE}		t _{CYC} (1.5+WC)-25	ns	
#RAS access time	t _{RACE}		$t_{CYC}(2+WC)-25$	ns	
#CAS access time	t _{CACE}		$t_{CYC}(1+WC)-20$	ns	
Read data setup time	t _{RDS2}	20		ns	

3) 2.0V single power source

(Unless otherwise specified: V_{DD} =1.8V to 2.2V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Column address access time	t _{ACCE}		t _{CYC} (1.5+WC)-60	ns	
#RAS access time	t _{RACE}		$t_{CYC}(2+WC)-60$	ns	
#CAS access time	t _{CACE}		t _{CYC} (1+WC)-60	ns	
Read data setup time	t _{RDS2}	20		ns	

Burst ROM read cycle

1) 3.3V/5.0V dual power source

(Unless otherwise specified: HV_{DD} =4.5V to 5.5V, LV_{DD} =2.7V to 3.6V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Read address access time (2)	t _{ACC2}		t _{CYC} (1+WC)-20	ns	
Chip enable access time (2)	t _{CEAC2}		t _{CYC} (1+WC)-20	ns	
Read signal access time (2)	t _{RDAC2}		t _{CYC} (0.5+WC)-20	ns	
Burst address access time	t _{ACCB}		t _{CYC} (1+WC)-20	ns	

2) 3.3V single power source

(Unless otherwise specified: V_{DD} =2.7V to 3.6V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Read address access time (2)	t _{ACC2}		$t_{CYC}(1+WC)-25$	ns	
Chip enable access time (2)	t _{CEAC2}		t _{CYC} (1+WC)-25	ns	
Read signal access time (2)	t _{RDAC2}		t _{CYC} (0.5+WC)-25	ns	
Burst address access time	t _{ACCB}		t _{CYC} (1+WC)-25	ns	

3) 2.0V single power source

(Unless otherwise specified: V_{DD}=1.8V to 2.2V, V_{SS}=0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Read address access time (2)	t _{ACC2}		t _{CYC} (1+WC)-60	ns	
Chip enable access time (2)	t _{CEAC2}		t _{CYC} (1+WC)-60	ns	
Read signal access time (2)	t _{RDAC2}		t _{CYC} (0.5+WC)-60	ns	
Burst address access time	t _{ACCB}		t _{CYC} (1+WC)-60	ns	

External bus master and NMI

The #BUSRE0, #BUSACK, and #NMI symbols in the external bus master and NMI timing stipulations in the following tables are to be interpreted as follows.

#BUSRE0: When the P_34 pin is set up as bus request signal input from an external bus master.

#BUSACK: When the P_35 pin is set up as the bus acknowledge signal output to an external bus master.

#NMI: The P_NMI_X input

1) 3.3V/5.0V dual power source

Item	Symbol	Min.	Max.	Unit	*
#BUSREQ signal setup time	t _{BRQS}	15		ns	
#BUSREQ signal hold time	t _{BRQH}	0		ns	
#BUSACK signal output delay time	t _{BAKD}		10	ns	
High-impedance \rightarrow output delay time	t _{Z2E}		10	ns	
$Output \rightarrow high-impedance delay time$	t _{B2Z}		10	ns	
#NMI pulse width	t _{NMIW}	30		ns	

2) 3.3V single power source

(Unless otherwise specified: V_{DD} =2.7V to 3.6V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
#BUSREQ signal setup time	t _{BRQS}	15		ns	
#BUSREQ signal hold time	t _{BRQH}	0		ns	
#BUSACK signal output delay time	t _{BAKD}		10	ns	
High-impedance \rightarrow output delay time	t _{Z2E}		10	ns	
$Output \rightarrow high-impedance delay time$	t _{B2Z}		10	ns	
#NMI pulse width	t _{NMIW}	30		ns	

3) 2.0V single power source

(Unless otherwise specified: V_{DD} =1.8V to 2.2V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
#BUSREQ signal setup time	t _{BRQS}	40		ns	
#BUSREQ signal hold time	t _{BRQH}	0		ns	
#BUSACK signal output delay time	t _{BAKD}		20	ns	
High-impedance \rightarrow output delay time	t _{Z2E}		20	ns	
$Output \rightarrow high-impedance delay time$	t _{B2Z}		20	ns	
#NMI pulse width	t _{NMIW}	90		ns	

Input, Output and I/O port

The tables in this section stipulate the AC characteristics of the P_Pxx and P_Kxx ports.

1) 3.3V/5.0V single power source

(Unless otherwise specified: $HV_{DD}=4.5V$ to 5.5V, $LV_{DD}=2.7V$ to 3.6V, $V_{SS}=0V$, $Ta=-40$ to 85°C	rwise specified: HV_{DD} =4.5V to 5.5V, LV_{DD} =2.7V to 3.6V, V_{SS} =0V, Ta=-40 to 85°C)	
---	--	--

	Item	Symbol	Min.	Max.	Unit	*
Input data setup time		t _{INPS}	20		ns	
Input data hold time		t _{INPH}	10		ns	
Output data delay time		t _{OUTD}		20	ns	
P_Kxx-port interrupt	SLEEP, HALT2 mode	t _{KINW}	30		ns	
input pulse width	Others		$2 \times t_{CYC}$		ns	

2) 3.3V single power source

(Unless otherwise specified: V_{DD}=2.7V to 3.6V, V_{SS}=0V, Ta=-40 to 85°C)

	Item	Symbol	Min.	Max.	Unit	*
Input data setup time		t _{INPS}	20		ns	
Input data hold time		t _{INPH}	10		ns	
Output data delay time		t _{OUTD}		20	ns	
P_Kxx-port interrupt	SLEEP, HALT2 mode	t _{KINW}	30		ns	
input pulse width	Others		$2 \times t_{CYC}$		ns	

3) 2.0V single power source


(Unless otherwise specified: V_{DD}=1.8V to 2.2V, V_{SS}=0V, Ta=-40 to 85°C)

Item		Symbol	Min.	Max.	Unit	*
Input data setup time		t _{INPS}	40		ns	
Input data hold time		t _{INPH}	20		ns	
Output data delay time		t _{OUTD}		30	ns	
P_Kxx-port interrupt	SLEEP, HALT2 mode	t _{KINW}	90		ns	
input pulse width	Others		$2 \times t_{CYC}$		ns	


2.6.6.4 AC Characteristics Timing Charts (I/O Buffer Pins)

This section presents the timing charts for the interface between the C33 macros and chip-external circuits.


Clock



SRAM read cycle (basic cycle: 1 cycle)




*1 tRDH is measured with respect to the first signal change (negation) from among the P_RD, P_CEx, or the P_A[23:0] signals.




SRAM read cycle (when a wait cycle is inserted)

*1 tRDH is measured with respect to the first signal change (negation) from among the P_RD, P_CEx, or the P_A[23:0] signals.


SRAM write cycle (basic cycle: 2 cycles)






SRAM write cycle (when wait cycles are inserted)

DRAM random access cycle (basic cycle)




*1 tRDH is measured with respect to the first signal change (negation) of either the P_RD or the P_A[23:0] signals.




DRAM fast-page access cycle

*1 tRDH is measured with respect to the first signal change (negation) of either the P_RD or the P_A[23:0] signals.

EDO DRAM random access cycle (basic cycle)




*1 tRDH is measured with respect to the first signal change (negation) of either the P_RD or the P_RASx signals.




EDO DRAM page access cycle

*1 tRDH is measured with respect to the first signal change from among the P_RD (negation), P_RASx (negation), or the #CAS (fall) signals.


DRAM CAS-before-RAS refresh cycle



DRAM self-refresh cycle




Burst ROM read cycle




*1 tRDH is measured with respect to the first signal change (negation) from among the P_RD, P_CEx, or the P_A[23:0] signals.

External bus master and NMI timing



*1 eBUS_OUT indicates the following pins: P_A[23:0], P_RD_X, P_WRL_X, P_WRH_X, P_HCAS_X, P_LCAS_X, P_CEx[17:4], P_D[15:0]

Input, output and I/O port timing



2.6.6.5 AC Characteristics Tables (User Logic Interface)

The tables in this section stipulate the timing of the interface between the C33 macros and the user logic on the same chip. (Note that these timing values must be verified by simulation at the end of the development process.)

External clock input characteristic

This table stipulates the AC characteristics for V_{DD} in the range 3.0 to 3.6 V.

Consult your Seiko Epson representative for details on AC characteristics under other conditions.

Item	Symbol	Min.	Max.	Unit	*
Low-speed clock cycle time	t _{C1}	_	_	ns	1
U_OSC1CLK clock duty	t _{UC1D}	45	55	%	
High-speed clock cycle time	t _{C3}	30	_	ns	
U_OSC3CLK clock duty	t _{U3D}	40	60	%	
U_PLLCLK clock cycle time	t _{UPLL}	16.66	_	ns	
U_PLLCLK clock duty	t _{UCPD}	40	60	%	
U_PLLCLK clock delay time	t _{UCDP}	_	5	ns	
U_BCLK clock cycle time	t _{CBCLK}	16.66	_	ns	
U_BCLK clock duty	t _{UCBD}	40	60	%	
U_BCLK clock delay time	t _{UCDB}	-	13	ns	
U_PERICLK clock cycle time	t _{CPSC}	16.66	_	ns	
U_PERICLK clock duty	t _{VPD}	40	60	%	
U_PERICLK clock delay time	t _{UDP}	-	10	ns	
U_BCUCLK clock cycle time	t _{CBCU}	16.66	_	ns	
U_BCUCLK clock duty	t _{UBD}	40	60	%	
U_BUCLK clock delay time	t _{UDB}	-	10	ns	
Reset assert delay time	t _{URA}	-	10	ns	
Reset deassert delay time	t _{URD}	-	6	ns	
Minimum reset pulse width	t _{URST}	6 t _{cyc}	-	ns	l

(Unless otherwise specified: $V_{DD} = 3.0$ to 3.6 V, $V_{SS} = 0$ V, Ta = -40 to $85^{\circ}C$)

Note 1: For the OSC1 clock cycle time, the frequency adjustment range is 50 ppm at f_{OSC1} = 32.768 MHz. Refer to section 2.6.6.7, "Oscillator Characteristics" for details.

Note 2: The AC characteristics for the clocks shown above assume that the clocks are generated by the OSC1 and OSC3 oscillator circuits.

Common Characteristics (User Logic Interface)

The V_{DD} and V_{SS} levels are always used for the interface with user logic.

Item	Symbol	Min.	Max.	Unit	*
Address delay time	t _{UAD}	_	7	ns	
U_CE_X delay time (1)	t _{UCE1}	_	7	ns	
U_CE _X delay time (2)	t _{UCE2}	_	7	ns	
Wait setup time	t _{UWTS}	10	-	ns	
Wait hold time	t _{UWTH}	0	-	ns	
Read signal delay time (1)	t _{URDD1}		7	ns	
Read data setup time	t _{URDS}	13		ns	
Read data hold time	t _{URDH}	0		ns	
Write signal delay time (1)	t _{UWRD1}		7	ns	
Write data delay time (1)	t _{UWDD1}		7	ns	
Write data delay time (2)	t _{UWDD2}	0	7	ns	
Write data hold time	t _{UWDH}	0		ns	

(Unless otherwise specified: V_{DD} =3.0V to 3.6V, V_{SS} =0V, Ta=-40 to 85°C)

SRAM read cycle

(Unless otherwise specified: V_{DD}=2.7V to 3.6V, V_{SS}=0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Read signal delay time (2)	t _{URDD2}		7	ns	
Read signal pulse width	t _{URDW}	t _{CYC} (0.5+WC)-7		ns	
Read address access time (1)	t _{UACC1}		t _{CYC} (1+WC)-20	ns	
Chip enable access time (1)	t _{UCEAC1}		t _{CYC} (1+WC)-20	ns	
Read signal access time (1)	t _{URDAC1}		t _{CYC} (0.5+WC)-20	ns	

SRAM write cycle

(Unless otherwise specified: V_{DD} =3.0V to 3.6V, V_{SS} =0V, Ta=-40 to 85°C)

Item	Symbol	Min.	Max.	Unit	*
Write signal delay time	t _{WRD2}		7	ns	
Write signal pulse width	t _{WRW}	t _{CYC} (1+WC)-7		ns	

Input, Output, I/O Ports (User Logic Interface)


(Unless otherwise specified: V_{DD}=3.0V to 3.6V, V_{SS}=0V, Ta=-40 to 85°C)

Item		Symbol	Min.	Max.	Unit	*
Input data setup time		t _{UINPS}	10		ns	
Input data hold time		t _{UINPH}	5		ns	
Output data delay time		t _{UOUTD}		10	ns	
K-port interrupt	SLEEP, HALT2 mode	t _{UKINW}	30		ns	
input pulse width	Others		$2 \times t_{CYC}$		ns	


2.6.6.6 AC Characteristics Timing Charts (User Logic Interface)

This section presents the timing charts for the interface between C33 macros and the user logic on the same chip.


Clock signals




Reset



SRAM read cycle (Basic cycle: 1 cycle)




*1 tRDH is measured with respect to the first signal change (negation) of either the P_RD, P_CEx, or the $P_A[23:0]$ signals.




SRAM read cycle (when a wait cycle is inserted)

*1 tRDH is measured with respect to the first signal change (negation) of either the P_RD, P_CEx, or the $P_A[23:0]$ signals.


SRAM write cycle (basic cycle: 2 cycles)





SRAM write cycle (when wait cycles are inserted)

Input, output and I/O port timing



2.6.6.7 Oscillation Characteristics

Oscillation characteristics change depending on conditions (board pattern, components used, etc.). Use the following characteristics as reference values. In particular, when a ceramic or crystal oscillator is used, use the oscillator manufacturer recommended values for constants such as capacitance and resistance.

OSC1 crystal oscillation

(Unless otherwise specified: crystal=C-002RX^{*1}, 32.768kHz, Rf₁=20M\Omega, C_{G1}=C_{D1}=15_PF^{*2})

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Operating temperature	T _a	V _{DD} =2.7 to 3.6V	-40		85	°C	
		V _{DD} =1.9 to 2.2V	-40		85	°C	
		V _{DD} =1.8 to 2.2V	0		70	°C	

*1 Q11C02RX: Crystal resonator made by Seiko Epson

*2 " $C_{G1}=C_{D1}=15$ pF" includes board capacitance.

(Unless otherwise specified: crystal=C-002RX^{*1}, V_{DD} =3.3V, V_{SS} =0V, crystal=C-002RX^{*1} C_{G1}=C_{D1}=10_PF, Rf₁=20M\Omega, Ta=25°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Oscillation start time	t _{STA1}				3	sec	
External gate/drain capacitance	C_{G1}, C_{D1}		5		25	pF	
Frequency/IC deviation	f/IC		-10		10	ppm	
Frequency/power voltage deviation	f/V	C _G =15pF	-10		10	ppm/V	
Frequency adjustment range	f/C _G	C _G =5 to 25pF	50			ppm	

*1 Q11C02RX: Crystal resonator made by Seiko Epson

*2 " $C_{G1}=C_{D1}=15pF$ " includes board capacitance.

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Oscillation start time	t _{STA1}				3	sec	
External gate/drain capacitance	C_{G1}, C_{D1}		5		25	pF	
Frequency/IC deviation	f/IC		-10		10	ppm	
Frequency/power voltage deviation	f/V	C _G =15pF	-10		10	ppm/V	
Frequency adjustment range	f/C _G	C _G =5 to 25pF	50			ppm	

*1 Q11C02RX: Crystal resonator made by Seiko Epson

*2 "C_{G1}=C_{D1}=15pF" includes board capacitance.

OSC3 crystal oscillation

Note: A "crystal resonator that uses a fundamental" should be used for the OSC3 crystal oscillation circuit.

(Unless otherwise specified: $V_{SS}=0V$, crystal=MA-306^{*1}, 33.8688MHz, Rf₂=1M\Omega, C_{G1}=C_{D1}=15pF^{*2}, Ta=25°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Oscillation start time	t _{STA3}	V _{DD} =3.3V			10	ms	
		V _{DD} =2.0V			25	ms	

*1 Q22MA306: Crystal resonator made by Seiko Epson

*2 " $C_{G1}=C_{D1}=15pF$ " includes board capacitance.

OSC3 ceramic oscillation

(Unless otherwise specified: V_{SS}=0V, T_a=25°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Oscillation start time	t _{STA3}	10MHz ceramic oscillator			10	ms	
		16MHz ceramic oscillator			10	ms	
		20MHz ceramic oscillator			10	ms	
		250MHz ceramic oscillator			5	ms	
		33MHz ceramic oscillator			5	ms	

Note:	No.	Ceramic oscillator	Recom	Recommended constants			Remarks
Note:	INO.	Ceramic oscillator	C _{G2} (pF)	C _{D2} (pF)	$Rf_2(M\Omega)$	range (V)	Remarks
	1	CST10.0MTW	30	30	1	1.8 to 2.2	(Murata Mfg. corporation) *1
	2	CST16.00MXTW0C1	5	5	1	1.8 to 2.2	(Murata Mfg. corporation)
	3	CST20.00MXTW0H1	5	5	1	1.8 to 2.2	(Murata Mfg. corporation)
	4	CST25.00MXW0H1	5	5	1	2.7 to 3.6	(Murata Mfg. corporation)
	5	CST33.00MXZ040	Open	Open	1	2.7 to 3.6	(Murata Mfg. corporation)

*1 This oscillator has a tendency to rise to the frequency of 0.3%.

2.6.6.8 PLL Characteristics

Setting the PLLS0 and PLLS1 pins (recommended operating condition)

V_{DD}=2.7V to 3.6V

PLL	PLLS0	Mode	Fin (OSC3 clock)	Fout
1	1	×2	10 to 25MHz	20 to 50MHz
0	1	×4	10 to 12.5MHz	40 to 50MHz
0	0	PLL not used	-	-

 $V_{DD}=2.0V \pm 0.2V$

PLLSL	PLLS0	Mode	Fin (OSC3 clock)	Fout
1	1	×2	10MHz	20MHz
0	0	PLL not used	-	-

PLL characteristics

 $(Unless otherwise specified: V_{DD}=2.7V \text{ to } 3.6V, V_{SS}=0V, crystal oscillator=SG-8002^{*1}, R_1=4.7k\Omega, C_1=100pF, C_2=5pF, T_a=-40 \text{ to } +85^{\circ}C)$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Jitter (peak jitter)	t _{pj}		-1		1	ns	
Lockup time	t _{pl1}				1	ms	

*1 Q3204DC: Crystal oscillator made by Seiko Epson

 $(\text{Unless otherwise specified: V}_{\text{DD}} = 2.0 \text{V} \pm 0.2 \text{V}, \text{V}_{\text{SS}} = 0 \text{V}, \text{crystal oscillator} = \text{SG} - 8002^{*1}, \text{R}_1 = 4.7 \text{k}\Omega, \text{C}_1 = 100 \text{pF}, \text{C}_2 = 5 \text{pF}, \text{T}_a = -40 \text{ to } +85^{\circ}\text{C})$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	*
Jitter (peak jitter)	t _{pj}		-2		2	ns	
Lockup time	t _{pll}				2	ms	

*1 Q3204DC: Crystal oscillator made by Seiko Epson

Chapter 3 C33 Test Functions

3.1 Test Function Overview

The C33 macros provide an extensive set of test modes for testing and pre-shipment inspection of the C33 CPU core, I/O, and user circuits. Of these, the following two test modes are provided for use by the user. Note that the test mode is set up by the four pins P_TST, P_RESETX, P_X2SPD, and P_EA10M0, which are C33 macro required pins.

(1) DC/AC test mode (TST_DCT mode)

This mode allows the testing of all I/O pins to be controlled from the test input pins, and makes DC/AC testing easy to perform. The C33 macros include the TCIR test circuit, which is recommended for the S1X50000 Series, and XACPI, which is used for AC path measurement. DC/AC testing uses the TCIR and XACPI functions. The following 4 DC/AC tests can be performed by using the C33 macro built-in TCIR circuit.

a. DC tests

- 1. Quiescent current drain measurement
- 2. Output characteristics (V_{OH}/V_{OL}) measurement
- 3. Input logic level validation
- b. AC test
 - 1. Special-purpose AC path measurement

(2) User circuit test mode (TST_USER mode)

In this test mode, addresses, data, read, write, chip enable, and data bus direction control functionality can all be controlled directly from pads. This mode allows to access user circuit internal registers.

Note that the C33 system clock stops in this test mode.

3.2 DC/AC Test Mode (TST_DCT mode)

3.2.1 Procedure to Enter Test Mode

Use the following procedure entering test mode.

- (1) With P_RESETX = 0 and P_TST = 0, input at least 4 clock cycles from P_OSC3 to stabilize the C33 macro internal state. After that, set P_TST to 1.
- (2) With $P_RESETX = 0$ and $P_TST = 1$, input 4 rising edges on the P_X2SPDX signal, which is stable signal in normal mode.
- (3) Set P_RESETX to 1. At this transition, C33 mode is determined to DC/AC Test Mode, the C33 internal signal tst_dct will switch from low to high. (The tst_dct signal being at the high level indicates that the IC in DC/AC Test Mode.)

Note that the tst_dct signal can be monitored by AAA.tst_dct.

- Note 1: AAA is the instance name of the C33 macro.
- Note 2: Since it is possible for the chip to switch to another mode, be sure to hold all input pins that can affect the initial state fixed at either the high or low level. The following pins must be held fixed: P_NMI_X, P_EA10M0, P_EA10M1, P_EA10M2, P_DSIO, P_PLLS0, P_PLLS1, and P_OSC1. In particular, the P_NMI_X and P_DSIO must be held at their inactive state, namely the high level.




Figure 3.1 Transition to Test Mode

3.2.2 Test Mode

In the DC/AC test mode, the user I/O cells are controlled by the C33 macro user pin internal signals, namely the TST_TA, TST_TE_X, and TST_TS signals. Note that when P_TST is high, the I/O pull-up/pull-down resistors are set to the inactive state.

The control and output pins function as follows in this test mode.

External pin	I/O	Function
P_X2SPDX	In	The TCIR IP0 pin
P_EA10M1	In	The TCIR IP1 pin
P_EA10M0	In	The TCIR IP2 pin
P_A1	Out	Output pin for the special-purpose AC path measurement mode
P_BCLK	Out	Output pin for input logic level verification mode

 Table 3.1 DC/AC Test Mode External Pin Functions

Table 3.2	Test Mode Signals for DC/AC Test Mode
-----------	---------------------------------------

Macro internal signal	I/O	Function
tst_dct	Out	Goes to 1 when the chip enters DC/AC test mode

Measurement Mode Descriptions (The following descriptions are identical to those provided in the S1L50000 SERIES DESIGN GUIDE.)

- 1) Quiescent current drain measurement mode
 - High-impedance mode: bidirectional pins function as inputs, and 3-state outputs go to the high-impedance state.

P_X2SPDX (IP0) ... Fixed at the high level

P_EA10M1 (IP1) ... Fixed at either high or low (Either can be selected.)

P_EA10M0 (IP2) ... Fixed at the high level

• Output mode: both bidirectional pins and 3-state output pins go to the output state.

P_X2SPDX (IP0 ... Fixed at the high levelP_EA10M1 (IP1) ... Fixed at either high or low (Either can be selected.)P_EA10M0 (IP2) ... Fixed at the low level

2) Output characteristics (V_{OH}/V_{OL}) measurement mode

P_X2SPDX (IP0)	Fixed at the high level
P_EA10M1 (IP1)	High level or low level input
	This input state is output to all output cells and bidirectional cells (if
	EA10MD0 is low).
P_EA10M0 (IP2)	Controls the bidirectional pin mode.
	High High-impedance (input) mode
	Low Output mode

3) Input logic level verification mode

P_X2SPDX (IP0)	Fixed at the high level	
P_EA10M1 (IP1)	Fixed at either high or low (Either can be selected.)	
P_EA10M0 (IP2)	Fixed at the high level	
	Test pins High or low level input	
P_BCLK	Outputs a high or low level.	
 Special-purpose AC path measurement mode P_X2SPDX (IP0) Fixed at the low level 		

- P_EA10M1 (IP1) ... Data (high or low level) input
- P_EA10M0 (IP2) ... Fixed at the high level
- P_A1 ... Data (high or low level) output (the state of P_EA10M1)

<APF Format Example>

	•		
\$RATE		100000	
\$STROBE		85000	
\$RESOLUTION		0.001n	S
\$NODE			
P_RESETX	IU	0	
P_X2SPDX	I	0	
P_TST	ID	0	
P_OSC3	P	20000	50000
P_EA10M1	IU	0	
P_EA10M0	I		
P_BCLK	0		
P_A1	в	0	
P_D15	в	75000	
P_D14	в	75000	
P_D13	в	75000	
P_D12	в	75000	
P_D11	в	75000	
P_D10	в	75000	
P_D9	В	75000	
P_D8	в	75000	
P_D7	В	75000	
P_D6	в	75000	
P_D5	в	75000	
P_D4	В	75000	
P_D3	в	75000	
P_D2	В	75000	
P_D1	в	75000	
 PD0	в	75000	
BIO1	в	0	
OUT1	0		
OUT1	0		
\$ENDNODE			

\$PATTERN

#		PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	
#		IUU	
#		RXIOEEBADDDDDDDDDDDDDDDDDTT	
#		E2CSAAC11111119876543210112	
#		SSEC11L 543210	
#		EPM300K	
#		TDD MM	
#		XX 10	
#			
#		IIIPIIOBBBBBBBBBBBBBBBBBBB	
#		UDU	
#			
	0	000P00LXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
	1	000P00LXXXXXXXXXXXXXXXXXHLH	
	2	000P00LL0000000000000000HLH	
	3	000P00LL0000000000000000HLH	
	4	001P00L0000000000000000002L	
	5	001P00L000000000000000002L	Test mode input sequence
	б	011P00L000000000000000002L	
	7	001P00L0000000000000000002L	
	8	011P00L000000000000000002L	
	9	001P00L0000000000000000002L	
	10	011P00L0000000000000000002L	
	11	001P00L0000000000000000002L	
	12	001P00L0000000000000000002L	
	14	111P00XLLLLLLLLLLLLLLLLLLLL	
	15	111P11X0000000000000000002H	Quiescent current drain measurement (Bidirectional pins in
	20	111P01X0000000000000000002H	input mode and 3-state pins in the high-impedance state)
	25	111р10хннннннннннннннннн	Quiescent current drain measurement (Bidirectional pins
	30	111P00XLLLLLLLLLLLLLLLLLLL	and 3-state pins in output mode)
	35	111P00XLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL	
	36	111P11X000000000000000000	Output characteristics (V _{OH} /V _{OL}) measurement
	40	111р11хнннннннннннннннн	
	41	111Р10хнннннннннннннннннн	All outputs: high level
	45	111р10хннннннннннннннннн	-

46 111P11X0000000000000000000 47 111P01X0000000000000000000 50 111P01X0000000000000000000000

80 101P01XLHHHHHHHHHHHHHHHHHHHH 85 101P11XHHHHHHHHHHHHHHHHHH 88 111P11X0000000000000000000 90 111P11X0000000000000000000 93 111P11H000000000000000000000

95 111P11H00000000000000000

98 111P11L00000000000000000ZH

100 111P11L0000000000000000002H 103 111P11H000000000000000002H

105 111P11H000000000000000000

Special-purpose AC path measurement

(Used to measure the delay from P_EA10M1 to P_A1.)

Input logic level verification (Created by Seiko Epson.) Monitors the high/low level inputs to a certain input pin from the P_BCLK pin. (This cannot be simulated.) Since this example is the result of simulating forcing high/low data on the XITST1 (P_TST) LG pin, the high/low state can be verified from the P_BCLK pin.

\$ENDPATTERN

#

EOF




Figure 3.2 Sample Pattern Waveforms

3.3 User Circuit Test Mode (TST_USER mode)

3.3.1 Procedure to Enter Test Mode

The following presents the procedure entering test mode.

- (1) With P_RESETX = 0 and P_TST = 0, input at least 4 clock cycles from P_OSC3 to stabilize the C33 macro internal state. After that, set P_TST to 1. After that, system clock input is disabled internally in the C33 macros.
- (2) With P_RESETX = 0 and P_TST = 1, input 1 rising edge on the P_EA10M0 signal, which is stable signal in normal mode. At this transition, C33 mode is determined to User Circuit Test Mode, the TST_USER macro pin will switch from low to high. (The TST_USER signal being at the high level indicates that the IC in User Circuit Test Mode.)
- (3) Set P_RESETX to 1.
- Caution: Since it is possible for the chip to switch to another mode, be sure to hold all input pins that can affect the initial state fixed at either the high or low level. The following pins must be held fixed: P_NMI_X, P_X2SPD, P_EA10M1, P_EA10M2, P_DSIO, P_PLLS0, P_PLLS1, and P_OSC1. In particular, the P_NMI_X and P_DSIO must be held at their inactive state, namely the high level.




Figure 3.3 Transition to User Circuit Test Mode

3.3.2 Test Mode

In user circuit test mode, the clock, address, data, read, write, chip enable, and data bus direction control signals can be controlled from external pins. This allows direct control of user circuits without using C33 CPU operation.

The external pins function as follows in this test mode.

External pin	I/O	Macro pin	Function
P_A[17:0]	In	U_ADDR[17:0]	Address input
P_RD_X	In	U_RD_X	Read signal
P_WRL_X	In	U_WRL_X	Low byte write signal
P_WRH_X	In	U_WRH_X	High byte write signal
P_X2SPDX	In	-	Data bus direction control: 1: Read (output), 0: Write (input)
P_D[15:0]	I/O	U_DOUT[15:0]	Data input in write mode
		U_DIN[15:0]	Data output in read mode
P_CE10EX	In	U_BCLK	Clock input
		U_OSC1CLK	(In user circuit test mode, all 5 pins function as P_CE10EX input.)
		U_OSC3CLK	
		U_PLLCLK	
		U_BCUCLK	
		U_PERICLK	

 Table 3.3 User Circuit Test Mode External Pin Functions

Table 3.4 Test Mode Signals in User Circuit Test Mode

Macro pin	I/O	Function
TST_USER	Out	Goes to 1 when the IC enters user circuit test mode.

Caution: In user circuit test mode, system clock supply is stopped since the C33 core block is stopped. Therefore, the test clock (P_CE10EX) must be used for clock supply to the user circuit block in user test mode.




Figure 3.4 Clock Supply in User Circuit Test Mode

Caution: Provide the chip enable signal to the user circuit as shown below.




Figure 3.5 Creating the Chip Enable Signal Supplied to the User Circuit

Chapter 4 Special Operations in ASICs that Include C33 Macros

4.1 Special Operations

This chapter describes certain special operations that arise when developing ASICs that include C33 macros in the S1X50000 Series. Refer to the S1L50000 SERIES DESIGN GUIDE for information not provided in this chapter.

4.2 Verifying the C33 Macro Specifications

In the verification stage for ASICs that include C33 macros, the customer must verify the following items in advance. Seiko Epson releases the C33 macro library based on these specifications.

1) C33 macro module selection

Refer to section 2.1, "Overview," and inform us of which modules will be used, whether or not internal RAM/ROM is used, and other items.

2) C33 option pad selection

Refer to section 2.3, "C33 Macro Pins," and inform us which, if any, of the C33 optional pins are not required.

3) C33 user pin selection

Refer to section 2.3, "C33 Macro Pins," and inform us which, if any, C33 optional pads must be provided as C33 pins (internal signals) with the same function.

4) C33 macro pin I/O cell type selection

Refer to section 2.3, "C33 Macro Pins," and the "S1L50000 SERIES MSI Cell Library" document, and inform us of the C33 macro pin I/O cell types.

4.3 Verifying the Constraints on the Pin Arrangement

The chip floorplan will differ depending on the chip size and the C33 macro modules selected. The following constraints on the pin arrangement arise due to these variations. Please consult your Seiko Epson ASIC representative when verifying the pin arrangement.

4.3.1 Constraints on PLL, Low-speed, and High-speed Oscillator Circuit Pins

The positions of the PLL pin (P_PLLC) and the two high-speed oscillator circuit pins (P_OSC3 and P_OSC4) depend on the layout of the C33 macros. The positions of the low-speed oscillator circuit pins (P_OSC1 and P_OSC2) depend on the position of the low-speed oscillator circuit. These pins should be flanked by either power supply pins or, at least by input pins whose values do not change. (Refer to the example shown in figure 4.1.)

4.3.2 Constraints on A/D Converter Pins

The positions of the analog power supply (AV_{DD}) and analog input pins (P_K60 to P_K67) depend on the position of the A/D converter macro. While the A/D converter macro can be moved up, down, left, or right on the chip, there are cases where its position is constrained by the size of the chip and the positions of other macros. The power supply (AV_{DD}) for the A/D converter macro and the A/D converter I/O cells is isolated from the other power supplies (HV_{DD}) and LV_{DD}). I/O cells for the separate power supply flank the A/D converter I/O cells. This means that pins other than A/D converter pins must not be located in the AV_{DD} area. (Refer to the example shown in figure 4.1. Note that only the V_{DD} system is a separate power supply and that V_{SS} is shared.)

4.3.3 Number of Power Supply Pins

Refer to the S1L50000 SERIES ASIC DESIGN GUIDE for details on the number of power supply pins.

4.3.4 Floorplan

Figure 4.1 presents an example of the floorplan for a device for which all of the blocks (C33_CORE, C33_DMA, C33_ADC, and C33_PERI) have been selected. Note that this figure is an example of a floorplan, and does not indicate the relationships between the sizes of the blocks and I/O areas. As a result, the actual sizes of the blocks and I/O areas on the chip differ from those shown.




Figure 4.1 Sample Floorplan and Pin Constraints

4.4 Connections between User I/O, User Circuits, and C33 Macros

4.4.1 Connections between C33 Macros and User Circuits

The connections between C33 macros and user circuits are handled by connecting the required pins as desired from the C33 macro user pins. Since the user pins can be controlled from external pins in user circuit test mode, there is no need to add special test circuits.

4.4.2 Connections between C33 Macros and User I/O

As a basic policy, I/O with built-in test functions is used for user I/O, and the user I/O is connected to the C33 macros as listed in the table below. This connection method allows the DC/AC test mode functions provided by the C33 macros to be used. This means that there is no need to add DC/AC test circuits in the user circuits.

C33 macro pins	Usage
TST_USER	Use this signal to set user circuits to the test state.
TST_TA	Connect this signal to the I/O cell TA pin.
TST_TE_X	Connect this signal to the I/O cell TE pin.
TST_TS	Connect this signal to the I/O cell TS pin.

4.4.3 Notes on the Use of 5 V Tolerant I/O Cells

Note that since there are no I/O cells with built-in test functions in the S1X50000 Series 5 V tolerant I/O cells, the C33 macro DC/AC test mode cannot be used. If these cells are used, the user must provide the following test patterns for the pins that use the 5 V tolerant I/O cells.

A. Input logic level verification:	Test patterns in which all inputs transition from the 0 to 1 state, and patterns in which all inputs transition from the 1 to 0 state.
B. Output characteristics (V_{OH}/V_{OL}) :	Test patterns for which all outputs transition from the low to high levels, and patterns in which all outputs transition from the high to low levels.
C. Bidirectional pins:	Test patterns which meet both conditions A and B above.

4.4.4 Connections between C33 Macros and User I/O

Figure 4.2 shows examples of connections between C33 macros and user circuits and user I/O.




Figure 4.2 Example of Connection Between C33 Macros and User I/O

4.5 Test Pattern Creation

4.5.1 DC/AC Test Pattern Creation

Of the DC/AC test items, the user must create all the test patterns except the input level verification test. Refer to section 3.2, "DC/AC Test Mode," in this document and the S1L50000 SERIES DESIGN GUIDE for more information on test pattern creation.

4.5.2 C33 Macro/User Circuit Connection Verification Test Pattern Creation

While the test patterns for verifying user circuit functionality must be created to operate in user circuit test mode, in addition to this functional verification, the user must also create test patterns to verify the connections between the C33 macros and the user circuits. These connection verification test patterns must be created in accordance with the contents of chapter 5, "Simulation," in this document. These test patterns must include patterns that operate the C33 blocks and access the user circuits, as well as patterns that can observe, from outside the IC, all signals that connect C33 macros to user circuits. Below, we present the flowchart for an example of verifying connection of the address, data, chip enable, read, and write signals that connect to the user circuits.

- Set up the areas allocated for user circuits internal access by setting the BCU register. (Set an arbitrary bit in 0x48132/D[F:8] to 1.)
- (2) Write an arbitrary data value to an arbitrary register in the user circuits.

↓

(3) Read out the register written in step (2).

 \downarrow

(4) Write the read data to an arbitrary address in an external area that does not exist on the chip.

Verify the following signals during the above sequence.

- (2) Verify the address (U_ADDR), data (U_DOUT), chip enable (U_CEx_X), and write (U_WRL_X/U_WRH_X) connections.
- (3) Verify the address (U_ADDR), data (U_IN), chip enable (U_CEx_X), and read (U_RD_X) connections.
- (4) The read data is output from P_D[15:0] by writing that read data to an external area. These values are then the expected values for the test pattern.

Chapter 5 Simulation

5.1 Design Flowchart




Figure 5.1 Design Flowchart




Figure 5.2 Simulation Flowchart

Table 5.1	Simulation	Conditions
-----------	------------	------------

Simulation condition	C33 hard macros (CPU core, DMA)	User logic, C33 soft macros	
T0 timing	No SDF	No SDF	
Forward Annotation	Assumed wiring SDF	Assumed wiring SDF	
Back Annotation	Post-layout SDF	Post-layout SDF	

Note: Current there is only a gate level simulation model.

5.2 System Level Simulation




Figure 5.3 System Level Simulation

5.3 Test Pattern Creation

When the logic design is complete, the next step is test pattern creation. Test patterns are not only used in simulation to verify operation of the circuit design, but are also used in product pre-shipment inspection.

5.4 Simulation Environment

5.4.1 Operating Environment

The standard simulation environment that Seiko Epson supports with the C33 product consists of the following. Contact your Seiko Epson representative for details on using other environments.

Machine :Sun workstationOS:Solaris 2.5.1 or 2.6Verilog :Verilog-XL 2.6 or later

5.4.2 Installation Procedure

The C33 simulation environment is provided on CD-ROM.

Create the direct for installation and define "C33" as an environment variable with that directory as its value. Execute the script "c33_install.csh" from the CD-ROM to install the environment.

```
csh> mkdir {install directory}
csh> setenv C33 {install_directory}
csh> cd {CD-ROM directory}
csh> c33_install.csh
```

The directory structure will be as follows after the installation.

Tool directory
Library directory
C33 library
Megacell library
Gate array cell library
Simulation directory
C33 assembler program
Verilog simulation
Verilog environment
Verilog startup tool
Test bench components (C33)
Test bench components (user)
Sample simulation directory
t0 delay simulation environment
Back annotation environment

The C33 macro net list consists of the hard macros, the soft macros, and the I/O cells used. The libraries shown above include a sample that forms the S1C33208, which is a general-purpose model in the C33 Series that uses the C33 macros. Seiko Epson provided hard macros are included in the megacell library.

5.5 Running a Simulation

5.5.1 Preparing for Simulation

The following setup is required prior to executing a simulation.

- 1) Define the C33 environment variable to point to the install directory.
- 2) Set up your system so that the verilog command runs the Verilog simulator.

The file \$C33/bin/SETUP performs the settings required in the C33 simulation environment.

5.5.2 Sample Simulation Execution

The following procedure executes the sample simulation.

```
csh> cd $C33/sim/verilog/Sample/t0
csh> mv trc trc_back
csh> ./qa_sample.csh
```

The results of the simulation will be stored in the following directory. Compare the results here to the backed up results in the trc_back directory.

```
$C33/sim/verilog/Sample/t0/trc/sample/...Output directory
```

sample_f10emux1.log: Log file
sample_f10emux1.tb: Test bench file
sample_f10emux1.trc: Trace output file

5.5.3 Simulation Execution Script

The C33 simulation is executed by the following script.

\$C33/sim/verilog/Sample/t0/verilog.boo \$C33/sim/verilog/Sample/t0/qa_sample.csh \$C33/sim/verilog/ENV/bin/c33 sim.csh

The file verilog.boo is a shell script that sets up the Verilog simulator startup command options and actually starts the Verilog simulator.

The file qa_sample.csh is a script that prepares to manage the operations associated with running the simulation using the file c33_sim.csh.

The file c33_sim.csh executes the following sequence of operations.

- Generates the C33 machine language code that is read into the Verilog ROM model.
- Generates the test bench for the Verilog simulation.
- Starts the Verilog simulator using the verilog.boo file.

Format of the file c33_sim.csh

c33_sim.csh ASM file [option...]

ASM_file: Name of the C33 assembler program file

The following options can be used.

(There must be no spaces around the equal signs (=) in the options.)

trc=file	: Specifies the name of the file to which the trace results are output.
cycle=n	: Specifies the number of simulation execution cycles.
tcyc=n	: Specifies the cycle time for the simulation. (Units: ns)
tb=file	: Specifies a test bench component file. This option may be used multiple times.
incl=file	: Specifies a file that lists test bench component files. This option may be used in conjunction with the tb= option. This option may be used multiple times.
debug	: Used to debug the test bench environment. The verilog.boo file is not run if this option is specified.

Example 1) Normal simulation

csh> c33_sim.csh sample.asm trc=test1 tcyc=100 cycle=300 tb=abc.tb tb=def.tb

The file sample.asm is input and executed at 10 MHz (10 ns) for 300 cycles. The files abc.tb and def.tb are added to the test bench. The output file is ./trc/sample/test1.trc.

A directory with the same name as the ASM_file is created in the trc directory, and the results of the Verilog simulation are stored in a file with the name specified with the trc= option.

Example 2) Debug simulation

csh> debug_sample.csh

```
>>>verilog debug files copied to directory --> ./samplex_f10emux1
>>> edit test bench samplex_f10emux1.tb
>>>run verilog with following command
   source $C33/bin/SETUP
   cd samplex_f10emux1
   verilog.boo samplex_f10emux1.tb
```

The debug_sample.csh file consists of the qa_sample.csh file with the debug option added. In this case, a directory with the same name as the ASM_file is created, and the files necessary for simulation are set up. To execute a Verilog simulation, execute the Source of the SETUP file, switch to the generated directory, and execute verilog.boo with the test bench as the argument.

5.5.4 Test Bench Structure

The test bench consists of the assembled test bench component files specified by the "tb=" and "incl=" options to the c33_sim.csh script. Directories are searched in the following order to find these files.

- (1) The tb directory where the simulation is performed.
- (2) The user shared test bench in \$C33/sim/verilog/ENV/user_tb
- (3) The C33 shared test bench in \$C33/sim/verilog/ENV/c33_tb

If multiple files with the same name exist in two or more of the above directories, the first file found by the search procedure will be used.

When $c33_sim.csh$ generates a test bench, it uses the "//__" format (two forward slashes and two underscores) in places where component files are used as test benches.

The locations of the files can be displayed easily by using grep to search for the test bench files.

csh> grep //__ samplex_fl0emux1.tb //__.../sim/verilog/ENV/tb/header.tb //__.../sim/verilog/ENV/tb/c33_chip.tb //__.../sim/verilog/ENV/tb/pll_00.tb //__.../sim/verilog/ENV/tb/c33_init.tb //__.../sim/verilog/ENV/tb/osc1_5MHz.tb //__.../sim/verilog/ENV/tb/mode_x1spd.tb //__.../sim/verilog/ENV/tb/ea10md_00.tb //__.../sim/verilog/ENV/tb/ea3md_0.tb //__.../sim/verilog/ENV/tb/mode_normal.tb //__.../sim/verilog/ENV/tb/top1.tb //__.../sim/verilog/Sample/t0/tb/cpu_trace.tb ("..." indicates the actual installation directory.)

The c33_sim.csh script replaces the character string "TRACE_FILE" in the test bench with the name of the output file name specified by tb = option. Therefore, it is possible to output a trace file or a waveform file with the name of the output file using a common test bench component file.

5.6 Evaluation Program Creation

5.6.1 asm33 Assembler Prototype

The procedure for using the asm33 assembler prototype and limitations on its use are described below. Other issues follow the contents of the S1C33 Family C Compiler Package Manual. Refer to that manual for more information.

(1) Running asm33

After executing \$C33/bin/SETUP, enter the following command.

csh > asm33 <source file>

Input file: source file Output lst file: (*.lst)

Example: asm33 test.asm

This creates the file test.lst.

When this command is executed, the following message is output to standard output, and the LST file (*.lst) is created in the current directory.

```
Assembler33 Rev1.4 (Proto)
Copyright (C) SEIKO EPSON CORP. 1995
```

When the assembly completes without error, the following message will be output to standard output.

Assembler complete.

If an assembly error occurs, the source file, line number, and error information will be output to standard output.

The following message will be output to standard output if the argument is missing or if multiple file names are specified.

- (2) Limitations on registers, values, and labels
 - Character set

There are 3 delimiters: space, tab and comma.

If the first character is:

	;	Pseudoinstruction
0x[0-9a-fA-F]*	;	Number
a-z,A-Z,_	;	Label or instruction
;	;	Comment

A single line can hold any one of label definition (label:), instruction, or pseudoinstruction.

Only lower case letters may be used in instruction and register names.

Both upper and lower case may be used in labels.

%rs, %rd,	%ra, %rb	: General-purpose regis	sters(%r0, %r1, %r2
		%r15)	
%ss, %sd,	%sp	: Special-purpose regist	ters(%sp, %psr, %alr,
		%ahr)	
immediate ?	values	:0x0-0xfffffff	(hexadecimal only)
LABEL@rh		:bit22-31[12:3]	For jp, call, jrcc instructions
LABEL@rm		:bit9-21	For jp, call, jrcc instructions
LABEL@rl		:bit1-8(sign9[8:	:1]) For jp,call,jrcc instructions

(3) Allowed pseudoinstructions

.org imm32	: Address specification, only for increasing values of the
	address
.half imm16	: 16-bit data

(4) Limitations

- 1) Only a single source file can be assembled.
- 2) Labels cannot be used with instructions other than jp, call and jrcc.
- Of the extended instructions, only the 32-bit immediate value load instructions can be used.

Example: xld.w %r0,0xabcd1234

4) Jump instructions that require an immediate value extended instruction must be coded as following order. (A syntax error results if this is not obeyed.)

```
extLABEL@rh extLABEL@rm
extLABEL@rm -or- jp LABEL@rl
jpLABEL@rl
```

5) Jump instructions that require an immediate value extended instruction must be coded successively after the extended instruction. (A syntax error results if this is not obeyed.)

0	ext LABEL@rh	
	ext LABEL@rm	
	jp LABEL@rl	
×	ext LABEL@rh	ext LABEL@rh
	[Other instruction] -or-	ext LABEL@rm
	ext LABEL@rm	[Other instruction]
	jp LABEL@rl	jpLABEL@rl

6) The maximum number of lines per source file is 65536 lines.

Chapter 6 Board Development

6.1 Development Environment




Figure 6.1 S1C33 Software Development Environment

6 Board Development


- Host computer
 - Personal computer running Windows 95, 98, or NT
- Software tools
 - S5U1C33000
 - Provides tools from a C compiler to a debugger
- Hardware and debugging tools
 - S5U1C33000H (Minimal pin count ICE)
 - Support for C33 model 2 or later
 - S5U1C330M2S and S5U1C330M1D1
 - Provides a simple debugging environment
 - S5U1C33XXXE
 - Adapter board used during ASIC design


The following development software is also available.

- Real-time OS
 - S5U1C330R1S
 - Conforms to the ITRON 3.0 specifications
- Middleware
 - S5U1C330V2S

- Audio compression and expansion. Supports a variety of compression types, from ADPCM to original techniques. Conversation speed modification software is also supported.

- S5U1C330V2S
 - Voice recognition engine
- S5U1C330J1S
 - Supports JPEG compression and expansion
- S5U1C330M1S, S5U1C330S1S
 - Supports music performance, from simplified PWM playback to WAVE sound source playback.
- Demonstration boards and other items
 - \$5U1C33104D1, \$5U1C33208D1, \$5U1C33041D1
 - Evaluation boards that can evaluate the above set of middleware with the 33A104 and 33209.
 - FLS33(provided with the C33 version 2)
 - Utility that allows AMD and Intel type flash memory to be erased and written from the debugger





6.2 Evaluation Board Design




Figure 6.3 Board Development Flowchart

- (1) Board development process (example 1)
 - Step 1: Determine the C33 ASIC product package and pin arrangement.
 - Step 2: Perform performance and user circuit evaluation by creating a target board (mass production version), and, at the same time, creating an EPOD board with an FPGA by using a C33209 (a general-purpose product). Also, start software development.
 - Step 3: Design and manufacture the C33 ASIC product.
 - Step 4: Mount the C33 ASIC product in the target board, verify software operation, and perform final evaluation.
 - Step 5: Release to production.




Figure 6.4 Board Development Structure (Example 1)

(2) Board development process (example 2)

Use the following procedure when the package and pin arrangement cannot be determined initially.

- Step 1: Create an evaluation board using the C33209 (general-purpose product), FPGA, and the required memory. Evaluate the performance and the FPGA circuit. Also, start software development at this time.
- Step 2: Create the target board (mass production version), and at the same time design and manufacture the C33 ASIC.
- Step 3: Mount the C33 ASIC on the target board, verify software operation, and perform final evaluation.
- Step 4: Release to production.

Target board (evaluation version) Either S1C33209 that includes an FPGA or ROM. RAM, flash memory G/A, and other devices a circuit block equivalent to that product S1C33 CPU, BCU basic peripheral functions, and internal RAM S1C33209 pin pattern / Internal ROM S1C33209/ SRAM or else During board and software development emulation Flash Target board (mass production version) FPGA ROM. RAM, flash memory G/A, and other devices <u>/others</u>, 5 ď QFP I/F Pin pattern for the IC with internal S1C33 C33 ASIC manufacturing macros For mass production C33 ASIC product

Figure 6.5 Board Development Structure (Example 2)

Chapter 7 Mounting

7.1 Precautions on Mounting

The following shows the precautions when designing the board and mounting the IC.

Oscillation Circuit

• Oscillation characteristics change depending on conditions (board pattern, components used, etc.).

In particular, when a ceramic oscillator or crystal oscillator is used, use the oscillator manufacturer's recommended values for constants such as capacitance and resistance.

- Disturbances of the oscillation clock due to noise may cause a malfunction. Consider the following points to prevent this:
- Components which are connected to the OSC3 (OSC1), OSC4 (OSC2) and PLLC pins, such as oscillators, resistors and capacitors, should be connected in the shortest line.
- (2) As shown in the figure below, make a V_{SS} pattern as large as possible at circumscription of the OSC3 (OSC1) and OSC4 (OSC2) pins and the components connected to these pins. The same applies to the PLLC pin.

Furthermore, do not use this V_{SS} pattern to connect other components than the oscillation system.




Figure 7.1 Sample V_{SS} Pattern

- (3) When supplying an external clock to the OSC3 (OSC1) pin, the clock source should be connected to the OSC3 (OSC1) pin in the shortest line. Furthermore, do not connect anything else to the OSC4 (OSC2) pin.
- In order to prevent unstable operation of the oscillation circuit due to current leak between OSC3 (OSC1) and V_{DD} , please keep enough distance between OSC3 (OSC1) and V_{DD} or other signals on the board pattern.

Reset Circuit

- The power-on reset signal which is input to the P_RESETX pin changes depending on conditions (power rise time, components used, board pattern, etc.). Decide the time constant of the capacitor and resistor after enough tests have been completed with the application product.
- In order to prevent any occurrences of unnecessary resetting caused by noise during operating, components such as capacitors and resistors should be connected to the P_RESETX pin in the shortest line.

Power Supply Circuit

- Sudden power supply variation due to noise may cause malfunction. Consider the following points to prevent this:
- The power supply should be connected to the V_{DD}, V_{SS} and AV_{DD} pins with patterns as short and large as possible.

In particular, the power supply for $\mathrm{AV}_{\mathrm{DD}}$ affects A/D conversion precision.

(2) When connecting between the V_{DD} and V_{SS} pins with a bypass capacitor, the pins should be connected as short as possible.





Figure 7.2 Bypass Capacitor Connection Example

Recommended Circuit



- *1: When the PLL is not used, leave the PLLC pin open.
- *2: The portion of the circuit enclosed in wide lines must be mounted as close to the device as possible.
 Also, power supply should be as short and as wide as possible.

Crystal oscillator	32.768 kHz
Gate capacitor	10 pF
Drain capacitor	10 pF
Feedback resistor	10 MΩ
Crystal oscillator	33 MHz (Max.)
Ceramic oscillator	33 MHz (Max.)
Gate capacitor	10 pF
Drain capacitor	10 pF
Feedback resistor	1 MΩ
Resistor	4.7 kΩ
Capacitor	100 pF
Capacitor	5 pF
	Drain capacitor Feedback resistor Crystal oscillator Ceramic oscillator Gate capacitor Drain capacitor Feedback resistor Resistor Capacitor

Note: The above table is simply an example, and is not guaranteed to work.

Arrangement of Signal Lines

- In order to prevent generation of electromagnetic induction noise caused by mutual inductance, do not arrange a large current signal line near the circuits that are sensitive to noise such as the oscillation unit and analog input unit.
- When a signal line is parallel with a high-speed line in long distance or intersects a high-speed line, noise may generated by mutual interference between the signals and it may cause a malfunction.

Do not arrange a high-speed signal line especially near circuits that are sensitive to noise such as the oscillation unit and analog input unit.




Figure 7.3 Prohibited Pattern

Precautions for Visible Radiation (when bare chip is mounted)

- Visible radiation causes semiconductor devices to change the electrical characteristics. It may cause this IC to malfunction. When developing products which use this IC, consider the following precautions to prevent malfunctions caused by visible radiation.
- (1) Design the product and implement the IC on the board so that it is shielded from visible radiation in actual use.
- (2) The inspection process of the product needs an environment that shields the IC from visible radiation.
- (3) As well as the face of the IC, shield the back and side too.

7.2 Others

The positions (layout) of the following pins is extremely important to prevent incorrect operation of the end device when the C33 macros are used. In some cases, we may request consultation with the customer concerning these positions, depending on the pin arrangement table created by the customer.

P_OSC4, P_OSC3, P_OSC2, P_OSC1, P_PLLC,

P_K67, P_K66, P_K65, P_K64, P_K63, P_K62, P_K61, P_K60

EPSON International Sales Operations

AMERICA

EPSON ELECTRONICS AMERICA, INC.

- HEADQUARTERS -

150 River Oaks Parkway San Jose, CA 95134, U.S.A. Phone: +1-408-922-0200 Fax: +1-408-922-0238

- SALES OFFICES -

West

1960 E. Grand Avenue El Segundo, CA 90245, U.S.A. Phone: +1-310-955-5300 Fax: +1-310-955-5400

Central

101 Virginia Street, Suite 290 Crystal Lake, IL 60014, U.S.A. Phone: +1-815-455-7630 Fax: +1-815-455-7633

Northeast

301 Edgewater Place, Suite 120 Wakefield, MA 01880, U.S.A. Phone: +1-781-246-3600 Fax: +1-781-246-5443

Southeast

3010 Royal Blvd. South, Suite 170 Alpharetta, GA 30005, U.S.A. Phone: +1-877-EEA-0020 Fax: +1-770-777-2637

EUROPE

EPSON EUROPE ELECTRONICS GmbH

- HEADQUARTERS -

Riesstrasse 15 80992 Munich, GERMANY Phone: +49-(0)89-14005-0 Fax: +49-(0)89-14005-110

SALES OFFICE

Altstadtstrasse 176 51379 Leverkusen, GERMANY Phone: +49-(0)2171-5045-0 Fax: +49-(0)2171-5045-10

UK BRANCH OFFICE

Unit 2.4, Doncastle House, Doncastle Road Bracknell, Berkshire RG12 8PE, ENGLAND Phone: +44-(0)1344-381700 Fax: +44-(0)1344-381701

FRENCH BRANCH OFFICE

1 Avenue de l' Atlantique, LP 915 Les Conquerants Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE Phone: +33-(0)1-64862350 Fax: +33-(0)1-64862355

BARCELONA BRANCH OFFICE

Barcelona Design Center

Edificio Prima Sant Cugat Avda. Alcalde Barrils num. 64-68 E-08190 Sant Cugat del Vallès, SPAIN Phone: +34-93-544-2490 Fax: +34-93-544-2491

ASIA

EPSON (CHINA) CO., LTD.

28F, Beijing Silver Tower 2# North RD DongSanHuan ChaoYang District, Beijing, CHINA Phone: 64106655 Fax: 64107319

SHANGHAI BRANCH

4F, Bldg., 27, No. 69, Gui Jing Road Caohejing, Shanghai, CHINA Phone: 21-6485-5552 Fax: 21-6485-0775

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road Wanchai, Hong Kong Phone: +852-2585-4600 Fax: +852-2827-4346 Telex: 65542 EPSCO HX

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

10F, No. 287, Nanking East Road, Sec. 3 Taipei Phone: 02-2717-7360 Fax: 02-2712-9164 Telex: 24444 EPSONTB

HSINCHU OFFICE

13F-3, No. 295, Kuang-Fu Road, Sec. 2 HsinChu 300 Phone: 03-573-9900 Fax: 03-573-9169

EPSON SINGAPORE PTE., LTD.

No. 1 Temasek Avenue, #36-00 Millenia Tower, SINGAPORE 039192 Phone: +65-337-7911 Fax: +65-334-2716

SEIKO EPSON CORPORATION KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-dong Youngdeungpo-Ku, Seoul, 150-763, KOREA Phone: 02-784-6027 Fax: 02-767-3677

SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

Electronic Device Marketing Department IC Marketing & Engineering Group 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department Europe & U.S.A. 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department Asia 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110



EPSON Electronic Devices Website

http://www.epson.co.jp/device/