S1C88848

8-bit Single Chip Microcomputer



- Original Architecture Core CPU
- Remote-control Carrier Output
- ◆ Dot-matrix LCD Driver (51×32/66×17/67×16, 8 dots)

■ DESCRIPTION


The S1C88848 microcomputer features the S1C88 (Model 3) CMOS 8-bit core CPU along with ROM, RAM, a remote-control carrier output, a dot-matrix LCD controller/driver that allows driving of up to 1,632 pixels, three different timers and a serial interface with optional asynchronization or clock synchronization. The S1C88848 is fully operable over a wide range of voltages, and can perform stable operations even at low voltage (1.8 V Min.). Like all the devices in the S1C Family, this microcomputer has low current consumption (1.7 μ A at standby mode). The S1C88848 also contains the SVD circuit for detecting drop of battery voltage, and is most suitable for remote controllers for home electric appliances.

■ FEATURES


| ● Core CPU | S1C88 (MODEL3) CMOS 8-bit core CPU |
|---------------------------------|---|
| Main (OSC3) oscillation circuit | Crystal oscillation circuit/ceramic oscillation circuit/CR oscillation circuit 8.2MHz (Max.) (*1) (start clock source) |
| Sub (OSC1) oscillation circuit | Crystal oscillation circuit/CR oscillation circuit 32.768kHz (Typ.) (*1) |
| Instruction set | 608 types (usable for multiplication and division instructions) |
| Min. instruction execution time | 0.244µsec/8.2MHz (2-clock) |
| Internal ROM capacity | 48K bytes |
| Internal RAM capacity | RAM: 1.5K bytes Display memory: 402 bytes |
| Input port | 10 bits (2 bits can be configured for event counter external clock inputs) Internal pull-up resistors are available (*1) |
| Output port | 5 bits (can be configured for buzzer*2, TOUT*2, FOUT*2 and infrared remote-control carrier*1 outputs) SEG40–SEG50 are usable as DC output ports (*1) |
| ● I/O port | 8 bits (4 bits can be configured for serial interface inputs/outputs *2) Internal pull-up resistors are available (*1) |
| LCD driver | Dot matrix type 51 segments × 32 commons (*1, *2) 66 segments × 17 commons (*1) 67 segments × 16 commons (*1, *2) 67 segments × 8 commons (*1) Built-in LCD power supply circuit (booster type, 5 or 4 potentials) |
| Remote controller | Infrared remote-control carrier output or DC output |
| Serial interface | 1 ch. (optional clock synchronous system or asynchronous system *2) |
| Programmable timer | 16-bit \times 2 ch. or 8-bit \times 4 ch.(*2), with event counter function |
| Clock timer | 8-bit × 1 ch. |
| Stopwatch timer | 8-bit \times 1 ch. |

| Sound generator | Envelope function, equipped with volume con | ntrol |
|--|--|--|
| Watchdog timer | Built-in | |
| Supply voltage detection (SVD) circuit | it 16 value programmable (1.8V to 4.35V) (*2) | |
| ● Interrupt | Internal interrupt: Input port interrupt Internal interrupt: Clock timer interrupt Stopwatch timer interrupt Programmable timer interrupt Serial interface interrupt Remote-control output interru | pt 2 systems (4 types) 1 system (3 types) |
| Supply voltage | 1.8V to 5.5V (*3) | |
| ● Current consumption (Typ.) | HALT mode (32kHz crystal oscillation): 1.7 HALT mode (8.2MHz ceramic oscillation): 10 Run (32kHz crystal oscillation): 4µ | 7μΑ 0μΑ |
| Supply form | QFP15-128pin or chip | |
| | *1 Mask option*2 Software selection*3 A supply voltage of less than 2.4 V affects the I | |

■ BLOCK DIAGRAM



■ PIN LAYOUT DIAGRAM




■ PIN DESCRIPTION

| Pin name | Pin No. | In/out | Function |
|------------------|---------------|--------|--|
| VDD | 71 | _ | Power supply (+) terminal |
| Vss | 72 | _ | Power supply (GND) terminal |
| V _D 1 | 70 | _ | Internal operating voltage output terminal |
| VC1-VC5 | 67–63 | 0 | LCD drive voltage output terminals |
| CA-CG | 62–58, 95, 96 | _ | LCD voltage boost/reduce-capacitor connection terminals |
| OSC1 | 73 | I | OSC1 oscillation input terminal (select crystal or CR oscillation by mask option) |
| OSC2 | 74 | 0 | OSC1 oscillation output terminal |
| OSC3 | 68 | I | OSC3 oscillation input terminal (select crystal, ceramic or CR oscillation by mask option) |
| OSC4 | 69 | 0 | OSC3 oscillation output terminal |
| K00-K07 | 86–79 | I | Input port terminals (K00–K07) |
| K10/EVIN0 | 78 | I | Input port terminal (K10) or event counter external clock input terminal (EVIN0) |
| K11/EVIN2 | 77 | I | Input port terminal (K11) or event counter external clock input terminal (EVIN2) |
| R26/TOUT/REM | 97 | 0 | Output port terminal (R26), programmable timer underflow signal inverted output terminal (TOUT) |
| | | | or remote-control carrier output terminal (REM) (selectable by mask option) |
| R27/TOUT | 98 | 0 | Output port terminal (R27) or programmable timer underflow signal output terminal (TOUT) |
| R34/FOUT | 99 | 0 | Output port terminal (R34) or clock output terminal (FOUT) |
| R50/BZ | 100 | 0 | Output port terminal (R50) or buzzer output terminal (BZ) |
| R51/BZ | 101 | 0 | Output port terminal (R51) or buzzer inverted output terminal ($\overline{\text{BZ}}$) (selectable by mask option) |
| P10/SIN | 94 | I/O | I/O port terminal (P10) or serial I/F data input terminal (SIN) |
| P11/SOUT | 93 | I/O | I/O port terminal (P11) or serial I/F data output terminal (SOUT) |
| P12/SCLK | 92 | I/O | I/O port terminal (P12) or serial I/F clock I/O terminal (SCLK) |
| P13/SRDY | 91 | I/O | I/O port terminal (P13) or serial I/F ready signal output terminal (SRDY) |
| P14-P17 | 90–87 | I/O | I/O port terminals (P14–P17) |
| COM0-COM15 | 102–117 | 0 | LCD common output terminals |
| COM16-COM31 | 56–41 | 0 | LCD common output terminals or LCD segment output terminals |
| /SEG66-SEG51 | | | COM16–COM31 (when 1/32 duty is selected) |
| | | | SEG66-SEG51 (when 1/16 or 1/8 duty is selected) |
| | | | COM16, SEG65-SEG51 (when 1/17 duty is selected) |
| SEG0-SEG39 | 118–128, 1–29 | 0 | LCD segment output terminals |
| SEG40-SEG50 | 30–40 | 0 | LCD segment output terminals or DC output terminals (selectable by mask option) |
| RESET | 76 | I | Initial reset input terminal |
| TEST *1 | 75 | I | Test input terminal |

^{*1} $\overline{\text{TEST}}$ is the terminal used for shipping inspection of the IC. For normal operation be sure it is connected to VDD.

EPSON 3

■ BASIC EXTERNAL CONNECTION DIAGRAM



NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2004, All right reserved.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING & SALES DIV.

ED International Sales Dept.

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-42-587-5814 Fax: +81-42-587-5117

■ EPSON Electronic Devices Website

http://www.epsondevice.com